<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\Pmod\Pmod_Matrix256\sample\tetris\impl\gwsynthesis\tetris.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 24 01:07:18 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>78</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>61</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>16</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>serial_clk_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>serial_clk_s2/Q </td>
</tr>
<tr>
<td>m_clk_Z</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>ti/m_clk_s0/Q </td>
</tr>
<tr>
<td>n294_4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n294_s0/F </td>
</tr>
<tr>
<td>n302_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n302_s2/F </td>
</tr>
<tr>
<td>n310_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n310_s2/F </td>
</tr>
<tr>
<td>n318_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n318_s2/F </td>
</tr>
<tr>
<td>n326_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n326_s1/F </td>
</tr>
<tr>
<td>n334_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n334_s1/F </td>
</tr>
<tr>
<td>n342_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n342_s1/F </td>
</tr>
<tr>
<td>n350_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n350_s1/F </td>
</tr>
<tr>
<td>n358_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n358_s1/F </td>
</tr>
<tr>
<td>n366_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n366_s1/F </td>
</tr>
<tr>
<td>n374_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n374_s1/F </td>
</tr>
<tr>
<td>n382_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n382_s1/F </td>
</tr>
<tr>
<td>n390_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n390_s1/F </td>
</tr>
<tr>
<td>n398_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n398_s1/F </td>
</tr>
<tr>
<td>n406_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n406_s1/F </td>
</tr>
<tr>
<td>n414_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n414_s1/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>218.011(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>serial_clk_d</td>
<td>50.000(MHz)</td>
<td>122.192(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>n294_4</td>
<td>50.000(MHz)</td>
<td>643.508(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>n302_6</td>
<td>50.000(MHz)</td>
<td>101.732(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>n310_6</td>
<td>50.000(MHz)</td>
<td>98.944(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>n318_6</td>
<td>50.000(MHz)</td>
<td>99.604(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>n326_5</td>
<td>50.000(MHz)</td>
<td>122.381(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>n334_5</td>
<td>50.000(MHz)</td>
<td>121.385(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>n342_5</td>
<td>50.000(MHz)</td>
<td>115.694(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>n350_5</td>
<td>50.000(MHz)</td>
<td>116.598(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>n358_5</td>
<td>50.000(MHz)</td>
<td>122.428(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>n366_5</td>
<td>50.000(MHz)</td>
<td>109.662(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>13</td>
<td>n374_5</td>
<td>50.000(MHz)</td>
<td>128.779(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>14</td>
<td>n382_5</td>
<td>50.000(MHz)</td>
<td>130.283(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>15</td>
<td>n390_5</td>
<td>50.000(MHz)</td>
<td>133.904(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>16</td>
<td>n398_5</td>
<td>50.000(MHz)</td>
<td>121.719(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>17</td>
<td>n406_5</td>
<td>50.000(MHz)</td>
<td>386.664(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>18</td>
<td>n414_5</td>
<td>50.000(MHz)</td>
<td>265.522(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of m_clk_Z!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m_clk_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m_clk_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n294_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n294_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n302_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n302_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n310_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n310_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n318_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n318_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n326_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n326_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n334_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n334_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n342_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n342_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n350_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n350_5</td>
<td>Hold</td>
<td>-1.842</td>
<td>1</td>
</tr>
<tr>
<td>n358_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n358_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n366_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n366_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n374_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n374_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n382_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n382_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n390_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n390_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n398_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n398_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n406_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n406_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n414_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n414_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.468</td>
<td>fb[9][3]_1_s0/Q</td>
<td>serial_data_s2/D</td>
<td>n342_5:[F]</td>
<td>serial_clk_d:[R]</td>
<td>10.000</td>
<td>1.889</td>
<td>9.149</td>
</tr>
<tr>
<td>2</td>
<td>10.773</td>
<td>n9_s2/I0</td>
<td>serial_clk_s2/D</td>
<td>serial_clk_d:[F]</td>
<td>m_clk_Z:[R]</td>
<td>10.000</td>
<td>-1.857</td>
<td>0.655</td>
</tr>
<tr>
<td>3</td>
<td>14.167</td>
<td>serial_count_0_s0/Q</td>
<td>serial_count_3_s0/RESET</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>5.783</td>
</tr>
<tr>
<td>4</td>
<td>14.167</td>
<td>serial_count_0_s0/Q</td>
<td>serial_count_4_s0/RESET</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>5.783</td>
</tr>
<tr>
<td>5</td>
<td>14.542</td>
<td>serial_count_0_s0/Q</td>
<td>serial_count_1_s0/RESET</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.415</td>
</tr>
<tr>
<td>6</td>
<td>14.542</td>
<td>serial_count_0_s0/Q</td>
<td>serial_count_2_s0/RESET</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.415</td>
</tr>
<tr>
<td>7</td>
<td>15.085</td>
<td>serial_count_4_s0/Q</td>
<td>rclk_s2/D</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>20.000</td>
<td>-0.910</td>
<td>5.425</td>
</tr>
<tr>
<td>8</td>
<td>15.185</td>
<td>serial_count_0_s0/Q</td>
<td>column_count_0_s0/CE</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>20.000</td>
<td>0.794</td>
<td>3.978</td>
</tr>
<tr>
<td>9</td>
<td>15.413</td>
<td>ti/counter_1_s0/Q</td>
<td>ti/counter_6_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.544</td>
</tr>
<tr>
<td>10</td>
<td>8.117</td>
<td>n290_s1/I0</td>
<td>fb[0][3]_1_s0/D</td>
<td>n414_5:[R]</td>
<td>n414_5:[F]</td>
<td>10.000</td>
<td>-1.061</td>
<td>2.544</td>
</tr>
<tr>
<td>11</td>
<td>8.642</td>
<td>n284_s1/I0</td>
<td>fb[3][3]_1_s0/D</td>
<td>n390_5:[R]</td>
<td>n390_5:[F]</td>
<td>10.000</td>
<td>-3.112</td>
<td>4.070</td>
</tr>
<tr>
<td>12</td>
<td>8.707</td>
<td>n288_s1/I0</td>
<td>fb[1][3]_1_s0/D</td>
<td>n406_5:[R]</td>
<td>n406_5:[F]</td>
<td>10.000</td>
<td>-1.546</td>
<td>2.439</td>
</tr>
<tr>
<td>13</td>
<td>8.778</td>
<td>n286_s1/I0</td>
<td>fb[2][3]_1_s0/D</td>
<td>n398_5:[R]</td>
<td>n398_5:[F]</td>
<td>10.000</td>
<td>-2.777</td>
<td>3.598</td>
</tr>
<tr>
<td>14</td>
<td>8.796</td>
<td>n270_s1/I0</td>
<td>fb[10][3]_1_s0/D</td>
<td>n334_5:[R]</td>
<td>n334_5:[F]</td>
<td>10.000</td>
<td>-0.809</td>
<td>1.613</td>
</tr>
<tr>
<td>15</td>
<td>9.075</td>
<td>n278_s1/I0</td>
<td>fb[6][3]_1_s0/D</td>
<td>n366_5:[R]</td>
<td>n366_5:[F]</td>
<td>10.000</td>
<td>-3.777</td>
<td>4.302</td>
</tr>
<tr>
<td>16</td>
<td>9.173</td>
<td>n262_s1/I0</td>
<td>fb[14][3]_1_s0/D</td>
<td>n302_6:[R]</td>
<td>n302_6:[F]</td>
<td>10.000</td>
<td>-1.459</td>
<td>1.886</td>
</tr>
<tr>
<td>17</td>
<td>9.186</td>
<td>n266_s1/I0</td>
<td>fb[12][3]_1_s0/D</td>
<td>n318_6:[R]</td>
<td>n318_6:[F]</td>
<td>10.000</td>
<td>-1.475</td>
<td>1.889</td>
</tr>
<tr>
<td>18</td>
<td>9.195</td>
<td>n272_s1/I0</td>
<td>fb[9][3]_1_s0/D</td>
<td>n342_5:[R]</td>
<td>n342_5:[F]</td>
<td>10.000</td>
<td>-3.931</td>
<td>4.336</td>
</tr>
<tr>
<td>19</td>
<td>9.223</td>
<td>fb[15][3]_1_s0/D</td>
<td>fb[15][3]_1_s0/D</td>
<td>n294_4:[R]</td>
<td>n294_4:[F]</td>
<td>10.000</td>
<td>-1.789</td>
<td>2.166</td>
</tr>
<tr>
<td>20</td>
<td>9.323</td>
<td>n268_s1/I0</td>
<td>fb[11][3]_1_s0/D</td>
<td>n326_5:[R]</td>
<td>n326_5:[F]</td>
<td>10.000</td>
<td>-1.140</td>
<td>1.417</td>
</tr>
<tr>
<td>21</td>
<td>9.340</td>
<td>n282_s1/I0</td>
<td>fb[4][3]_1_s0/D</td>
<td>n382_5:[R]</td>
<td>n382_5:[F]</td>
<td>10.000</td>
<td>-3.762</td>
<td>4.022</td>
</tr>
<tr>
<td>22</td>
<td>9.451</td>
<td>n280_s1/I0</td>
<td>fb[5][3]_1_s0/D</td>
<td>n374_5:[R]</td>
<td>n374_5:[F]</td>
<td>10.000</td>
<td>-3.446</td>
<td>3.595</td>
</tr>
<tr>
<td>23</td>
<td>9.481</td>
<td>n276_s1/I0</td>
<td>fb[7][3]_1_s0/D</td>
<td>n358_5:[R]</td>
<td>n358_5:[F]</td>
<td>10.000</td>
<td>-3.777</td>
<td>3.896</td>
</tr>
<tr>
<td>24</td>
<td>9.659</td>
<td>n264_s1/I0</td>
<td>fb[13][3]_1_s0/D</td>
<td>n310_6:[R]</td>
<td>n310_6:[F]</td>
<td>10.000</td>
<td>-1.475</td>
<td>1.416</td>
</tr>
<tr>
<td>25</td>
<td>12.263</td>
<td>n274_s1/I0</td>
<td>fb[8][3]_1_s0/D</td>
<td>n350_5:[R]</td>
<td>n350_5:[F]</td>
<td>10.000</td>
<td>-3.766</td>
<td>1.103</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.842</td>
<td>n274_s1/I0</td>
<td>fb[8][3]_1_s0/D</td>
<td>n350_5:[F]</td>
<td>n350_5:[F]</td>
<td>0.000</td>
<td>-2.575</td>
<td>0.733</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.946</td>
<td>n9_s2/I0</td>
<td>serial_clk_s2/D</td>
<td>serial_clk_d:[R]</td>
<td>m_clk_Z:[R]</td>
<td>0.000</td>
<td>-1.296</td>
<td>0.380</td>
</tr>
<tr>
<td>3</td>
<td>0.121</td>
<td>n268_s1/I0</td>
<td>fb[11][3]_1_s0/D</td>
<td>n326_5:[F]</td>
<td>n326_5:[F]</td>
<td>0.000</td>
<td>-0.842</td>
<td>0.963</td>
</tr>
<tr>
<td>4</td>
<td>0.121</td>
<td>n264_s1/I0</td>
<td>fb[13][3]_1_s0/D</td>
<td>n310_6:[F]</td>
<td>n310_6:[F]</td>
<td>0.000</td>
<td>-1.035</td>
<td>1.155</td>
</tr>
<tr>
<td>5</td>
<td>0.372</td>
<td>fb[15][3]_1_s0/D</td>
<td>fb[15][3]_1_s0/D</td>
<td>n294_4:[F]</td>
<td>n294_4:[F]</td>
<td>0.000</td>
<td>-1.263</td>
<td>1.635</td>
</tr>
<tr>
<td>6</td>
<td>0.473</td>
<td>n282_s1/I0</td>
<td>fb[4][3]_1_s0/D</td>
<td>n382_5:[F]</td>
<td>n382_5:[F]</td>
<td>0.000</td>
<td>-2.690</td>
<td>3.163</td>
</tr>
<tr>
<td>7</td>
<td>0.473</td>
<td>n266_s1/I0</td>
<td>fb[12][3]_1_s0/D</td>
<td>n318_6:[F]</td>
<td>n318_6:[F]</td>
<td>0.000</td>
<td>-1.035</td>
<td>1.507</td>
</tr>
<tr>
<td>8</td>
<td>0.496</td>
<td>n262_s1/I0</td>
<td>fb[14][3]_1_s0/D</td>
<td>n302_6:[F]</td>
<td>n302_6:[F]</td>
<td>0.000</td>
<td>-1.012</td>
<td>1.508</td>
</tr>
<tr>
<td>9</td>
<td>0.556</td>
<td>n270_s1/I0</td>
<td>fb[10][3]_1_s0/D</td>
<td>n334_5:[F]</td>
<td>n334_5:[F]</td>
<td>0.000</td>
<td>-0.591</td>
<td>1.147</td>
</tr>
<tr>
<td>10</td>
<td>0.600</td>
<td>n288_s1/I0</td>
<td>fb[1][3]_1_s0/D</td>
<td>n406_5:[F]</td>
<td>n406_5:[F]</td>
<td>0.000</td>
<td>-1.133</td>
<td>1.733</td>
</tr>
<tr>
<td>11</td>
<td>0.623</td>
<td>n276_s1/I0</td>
<td>fb[7][3]_1_s0/D</td>
<td>n358_5:[F]</td>
<td>n358_5:[F]</td>
<td>0.000</td>
<td>-2.594</td>
<td>3.217</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>ti/counter_0_s0/Q</td>
<td>ti/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>column_count_0_s0/Q</td>
<td>column_count_0_s0/D</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>serial_count_1_s0/Q</td>
<td>serial_count_1_s0/D</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>serial_count_4_s0/Q</td>
<td>serial_count_4_s0/D</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.711</td>
<td>serial_count_0_s0/Q</td>
<td>serial_count_0_s0/D</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>17</td>
<td>0.720</td>
<td>column_count_0_s0/Q</td>
<td>column_count_1_s0/D</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>0.000</td>
<td>-0.540</td>
<td>1.260</td>
</tr>
<tr>
<td>18</td>
<td>0.727</td>
<td>n286_s1/I0</td>
<td>fb[2][3]_1_s0/D</td>
<td>n398_5:[F]</td>
<td>n398_5:[F]</td>
<td>0.000</td>
<td>-1.957</td>
<td>2.684</td>
</tr>
<tr>
<td>19</td>
<td>0.727</td>
<td>n280_s1/I0</td>
<td>fb[5][3]_1_s0/D</td>
<td>n374_5:[F]</td>
<td>n374_5:[F]</td>
<td>0.000</td>
<td>-2.342</td>
<td>3.069</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>ti/counter_3_s0/Q</td>
<td>ti/counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.731</td>
<td>column_count_2_s0/Q</td>
<td>column_count_2_s0/D</td>
<td>serial_clk_d:[R]</td>
<td>serial_clk_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>22</td>
<td>0.952</td>
<td>n290_s1/I0</td>
<td>fb[0][3]_1_s0/D</td>
<td>n414_5:[F]</td>
<td>n414_5:[F]</td>
<td>0.000</td>
<td>-0.778</td>
<td>1.730</td>
</tr>
<tr>
<td>23</td>
<td>0.977</td>
<td>n272_s1/I0</td>
<td>fb[9][3]_1_s0/D</td>
<td>n342_5:[F]</td>
<td>n342_5:[F]</td>
<td>0.000</td>
<td>-2.697</td>
<td>3.674</td>
</tr>
<tr>
<td>24</td>
<td>0.977</td>
<td>n278_s1/I0</td>
<td>fb[6][3]_1_s0/D</td>
<td>n366_5:[F]</td>
<td>n366_5:[F]</td>
<td>0.000</td>
<td>-2.594</td>
<td>3.571</td>
</tr>
<tr>
<td>25</td>
<td>1.079</td>
<td>n284_s1/I0</td>
<td>fb[3][3]_1_s0/D</td>
<td>n390_5:[F]</td>
<td>n390_5:[F]</td>
<td>0.000</td>
<td>-2.150</td>
<td>3.229</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.353</td>
<td>8.603</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m_clk_Z</td>
<td>serial_clk_s2</td>
</tr>
<tr>
<td>2</td>
<td>7.401</td>
<td>8.651</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>serial_clk_d</td>
<td>rclk_s2</td>
</tr>
<tr>
<td>3</td>
<td>7.401</td>
<td>8.651</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>serial_clk_d</td>
<td>serial_data_s2</td>
</tr>
<tr>
<td>4</td>
<td>8.040</td>
<td>9.290</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>serial_clk_d</td>
<td>serial_count_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.040</td>
<td>9.290</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>serial_clk_d</td>
<td>serial_count_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.040</td>
<td>9.290</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>serial_clk_d</td>
<td>serial_count_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.044</td>
<td>9.294</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>serial_clk_d</td>
<td>serial_count_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.044</td>
<td>9.294</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>serial_clk_d</td>
<td>serial_count_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.185</td>
<td>9.435</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>serial_clk_d</td>
<td>column_count_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.185</td>
<td>9.435</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>serial_clk_d</td>
<td>column_count_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb[9][3]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serial_data_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n342_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n342_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>n342_s1/F</td>
</tr>
<tr>
<td>13.931</td>
<td>3.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>fb[9][3]_1_s0/G</td>
</tr>
<tr>
<td>14.389</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">fb[9][3]_1_s0/Q</td>
</tr>
<tr>
<td>15.845</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>n573_s30/I1</td>
</tr>
<tr>
<td>16.944</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">n573_s30/F</td>
</tr>
<tr>
<td>16.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>n573_s24/I0</td>
</tr>
<tr>
<td>17.093</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">n573_s24/O</td>
</tr>
<tr>
<td>17.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>n573_s21/I0</td>
</tr>
<tr>
<td>17.256</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">n573_s21/O</td>
</tr>
<tr>
<td>17.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n573_s19/I1</td>
</tr>
<tr>
<td>17.419</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n573_s19/O</td>
</tr>
<tr>
<td>18.712</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][B]</td>
<td>n652_s2/I3</td>
</tr>
<tr>
<td>19.773</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C30[3][B]</td>
<td style=" background: #97FFFF;">n652_s2/F</td>
</tr>
<tr>
<td>20.192</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>n652_s0/I1</td>
</tr>
<tr>
<td>21.291</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">n652_s0/F</td>
</tr>
<tr>
<td>23.079</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">serial_data_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>22.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>serial_data_s2/CLK</td>
</tr>
<tr>
<td>22.012</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serial_data_s2</td>
</tr>
<tr>
<td>21.612</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>serial_data_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.889</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.734, 40.815%; route: 4.956, 54.175%; tC2Q: 0.458, 5.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>n9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>serial_clk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>10.029</td>
<td>0.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">n9_s2/I0</td>
</tr>
<tr>
<td>10.655</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">n9_s2/F</td>
</tr>
<tr>
<td>10.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">serial_clk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>ti/m_clk_s0/Q</td>
</tr>
<tr>
<td>21.857</td>
<td>1.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/CLK</td>
</tr>
<tr>
<td>21.827</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_s2</td>
</tr>
<tr>
<td>21.427</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.857</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 95.619%; route: 0.000, 0.000%; tC2Q: 0.029, 4.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.857, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>serial_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serial_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>1.139</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>serial_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">serial_count_0_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>n480_s1/I0</td>
</tr>
<tr>
<td>3.255</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">n480_s1/F</td>
</tr>
<tr>
<td>3.266</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>n480_s0/I0</td>
</tr>
<tr>
<td>4.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">n480_s0/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>n765_s1/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">n765_s1/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">serial_count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>21.132</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>serial_count_3_s0/CLK</td>
</tr>
<tr>
<td>21.088</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>serial_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.947, 50.963%; route: 2.377, 41.112%; tC2Q: 0.458, 7.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.132, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>serial_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serial_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>1.139</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>serial_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">serial_count_0_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>n480_s1/I0</td>
</tr>
<tr>
<td>3.255</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">n480_s1/F</td>
</tr>
<tr>
<td>3.266</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>n480_s0/I0</td>
</tr>
<tr>
<td>4.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">n480_s0/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>n765_s1/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">n765_s1/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">serial_count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>21.132</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>serial_count_4_s0/CLK</td>
</tr>
<tr>
<td>21.088</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>serial_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.947, 50.963%; route: 2.377, 41.112%; tC2Q: 0.458, 7.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.132, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>serial_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serial_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>1.139</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>serial_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">serial_count_0_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>n480_s1/I0</td>
</tr>
<tr>
<td>3.255</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">n480_s1/F</td>
</tr>
<tr>
<td>3.266</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>n480_s0/I0</td>
</tr>
<tr>
<td>4.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">n480_s0/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>n765_s1/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">n765_s1/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">serial_count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>21.139</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>serial_count_1_s0/CLK</td>
</tr>
<tr>
<td>21.096</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>serial_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.947, 54.422%; route: 2.010, 37.114%; tC2Q: 0.458, 8.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.139, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>serial_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serial_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>1.139</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>serial_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">serial_count_0_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>n480_s1/I0</td>
</tr>
<tr>
<td>3.255</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">n480_s1/F</td>
</tr>
<tr>
<td>3.266</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>n480_s0/I0</td>
</tr>
<tr>
<td>4.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">n480_s0/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>n765_s1/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">n765_s1/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" font-weight:bold;">serial_count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>21.139</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>serial_count_2_s0/CLK</td>
</tr>
<tr>
<td>21.096</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>serial_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.947, 54.422%; route: 2.010, 37.114%; tC2Q: 0.458, 8.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.139, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>serial_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rclk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>serial_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">serial_count_4_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>n488_s1/I3</td>
</tr>
<tr>
<td>3.074</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">n488_s1/F</td>
</tr>
<tr>
<td>3.497</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>n488_s0/I1</td>
</tr>
<tr>
<td>4.123</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" background: #97FFFF;">n488_s0/F</td>
</tr>
<tr>
<td>6.556</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">rclk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>22.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>rclk_s2/CLK</td>
</tr>
<tr>
<td>21.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>rclk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.910</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.132, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.687, 31.098%; route: 3.279, 60.453%; tC2Q: 0.458, 8.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>serial_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>column_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>1.139</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>serial_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">serial_count_0_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>n480_s1/I0</td>
</tr>
<tr>
<td>3.255</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">n480_s1/F</td>
</tr>
<tr>
<td>3.266</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>n480_s0/I0</td>
</tr>
<tr>
<td>4.327</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">n480_s0/F</td>
</tr>
<tr>
<td>5.117</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">column_count_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>20.345</td>
<td>0.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>column_count_0_s0/CLK</td>
</tr>
<tr>
<td>20.302</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>column_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 47.332%; route: 1.637, 41.147%; tC2Q: 0.458, 11.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.345, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>ti/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ti/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>ti/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">ti/counter_1_s0/Q</td>
</tr>
<tr>
<td>2.104</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>ti/n8_s1/I1</td>
</tr>
<tr>
<td>3.203</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">ti/n8_s1/F</td>
</tr>
<tr>
<td>3.209</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>ti/n8_s0/I1</td>
</tr>
<tr>
<td>4.235</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">ti/n8_s0/F</td>
</tr>
<tr>
<td>5.769</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">ti/counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>ti/counter_6_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>ti/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 46.769%; route: 1.960, 43.143%; tC2Q: 0.458, 10.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>n290_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[0][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n414_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n414_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n414_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C20[3][A]</td>
<td>n414_s1/F</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">n290_s1/I0</td>
</tr>
<tr>
<td>2.544</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">n290_s1/F</td>
</tr>
<tr>
<td>2.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">fb[0][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n414_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][A]</td>
<td>n414_s1/F</td>
</tr>
<tr>
<td>11.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>fb[0][3]_1_s0/G</td>
</tr>
<tr>
<td>10.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>fb[0][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 43.192%; route: 0.000, 0.000%; tC2Q: 1.445, 56.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>n284_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[3][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n390_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n390_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n390_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C18[0][A]</td>
<td>n390_s1/F</td>
</tr>
<tr>
<td>2.971</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">n284_s1/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">n284_s1/F</td>
</tr>
<tr>
<td>4.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">fb[3][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n390_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][A]</td>
<td>n390_s1/F</td>
</tr>
<tr>
<td>13.112</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>fb[3][3]_1_s0/G</td>
</tr>
<tr>
<td>12.712</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>fb[3][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 27.003%; route: 0.000, 0.000%; tC2Q: 2.971, 72.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.112, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>n288_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[1][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n406_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n406_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n406_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C18[1][A]</td>
<td>n406_s1/F</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">n288_s1/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">n288_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">fb[1][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n406_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[1][A]</td>
<td>n406_s1/F</td>
</tr>
<tr>
<td>11.546</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>fb[1][3]_1_s0/G</td>
</tr>
<tr>
<td>11.146</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>fb[1][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 25.666%; route: 0.000, 0.000%; tC2Q: 1.813, 74.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.546, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>n286_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[2][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n398_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n398_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n398_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td>n398_s1/F</td>
</tr>
<tr>
<td>2.972</td>
<td>2.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">n286_s1/I0</td>
</tr>
<tr>
<td>3.598</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">n286_s1/F</td>
</tr>
<tr>
<td>3.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">fb[2][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n398_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td>n398_s1/F</td>
</tr>
<tr>
<td>12.777</td>
<td>2.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>fb[2][3]_1_s0/G</td>
</tr>
<tr>
<td>12.377</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>fb[2][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.777</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 17.396%; route: 0.000, 0.000%; tC2Q: 2.972, 82.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.777, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>n270_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[10][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n334_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n334_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n334_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C18[2][A]</td>
<td>n334_s1/F</td>
</tr>
<tr>
<td>0.791</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">n270_s1/I0</td>
</tr>
<tr>
<td>1.613</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">n270_s1/F</td>
</tr>
<tr>
<td>1.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">fb[10][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n334_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[2][A]</td>
<td>n334_s1/F</td>
</tr>
<tr>
<td>10.809</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>fb[10][3]_1_s0/G</td>
</tr>
<tr>
<td>10.409</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>fb[10][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 50.959%; route: 0.000, 0.000%; tC2Q: 0.791, 49.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.809, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>n278_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[6][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n366_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n366_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n366_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C18[2][B]</td>
<td>n366_s1/F</td>
</tr>
<tr>
<td>3.270</td>
<td>3.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">n278_s1/I0</td>
</tr>
<tr>
<td>4.302</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">n278_s1/F</td>
</tr>
<tr>
<td>4.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">fb[6][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n366_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[2][B]</td>
<td>n366_s1/F</td>
</tr>
<tr>
<td>13.777</td>
<td>3.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>fb[6][3]_1_s0/G</td>
</tr>
<tr>
<td>13.377</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>fb[6][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.777</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.986%; route: 0.000, 0.000%; tC2Q: 3.270, 76.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.777, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>n262_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[14][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n302_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n302_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n302_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C18[1][B]</td>
<td>n302_s2/F</td>
</tr>
<tr>
<td>0.787</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">n262_s1/I0</td>
</tr>
<tr>
<td>1.886</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">n262_s1/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">fb[14][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n302_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[1][B]</td>
<td>n302_s2/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>fb[14][3]_1_s0/G</td>
</tr>
<tr>
<td>11.059</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>fb[14][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.459</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 58.276%; route: 0.000, 0.000%; tC2Q: 0.787, 41.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.459, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>n266_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[12][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n318_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n318_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n318_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>n318_s2/F</td>
</tr>
<tr>
<td>0.790</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">n266_s1/I0</td>
</tr>
<tr>
<td>1.889</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>1.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">fb[12][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n318_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>n318_s2/F</td>
</tr>
<tr>
<td>11.475</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>fb[12][3]_1_s0/G</td>
</tr>
<tr>
<td>11.075</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>fb[12][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 58.194%; route: 0.000, 0.000%; tC2Q: 0.790, 41.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.475, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n272_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[9][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n342_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n342_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n342_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>n342_s1/F</td>
</tr>
<tr>
<td>3.304</td>
<td>3.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">n272_s1/I0</td>
</tr>
<tr>
<td>4.336</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">n272_s1/F</td>
</tr>
<tr>
<td>4.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">fb[9][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n342_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>n342_s1/F</td>
</tr>
<tr>
<td>13.931</td>
<td>3.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>fb[9][3]_1_s0/G</td>
</tr>
<tr>
<td>13.531</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>fb[9][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.931</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.802%; route: 0.000, 0.000%; tC2Q: 3.304, 76.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb[15][3]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[15][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n294_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n294_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n294_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C19[1][A]</td>
<td>n294_s0/F</td>
</tr>
<tr>
<td>2.166</td>
<td>2.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">fb[15][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n294_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C19[1][A]</td>
<td>n294_s0/F</td>
</tr>
<tr>
<td>11.789</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>fb[15][3]_1_s0/G</td>
</tr>
<tr>
<td>11.389</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>fb[15][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.166, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.789, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>n268_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[11][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n326_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n326_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n326_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C18[3][B]</td>
<td>n326_s1/F</td>
</tr>
<tr>
<td>0.791</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">n268_s1/I0</td>
</tr>
<tr>
<td>1.417</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">n268_s1/F</td>
</tr>
<tr>
<td>1.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">fb[11][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n326_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[3][B]</td>
<td>n326_s1/F</td>
</tr>
<tr>
<td>11.140</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>fb[11][3]_1_s0/G</td>
</tr>
<tr>
<td>10.740</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>fb[11][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 44.176%; route: 0.000, 0.000%; tC2Q: 0.791, 55.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.140, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>n282_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[4][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n382_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n382_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n382_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td>n382_s1/F</td>
</tr>
<tr>
<td>2.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">n282_s1/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">n282_s1/F</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">fb[4][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n382_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td>n382_s1/F</td>
</tr>
<tr>
<td>13.762</td>
<td>3.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>fb[4][3]_1_s0/G</td>
</tr>
<tr>
<td>13.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>fb[4][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 27.324%; route: 0.000, 0.000%; tC2Q: 2.923, 72.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.762, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>n280_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[5][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n374_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n374_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n374_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td>n374_s1/F</td>
</tr>
<tr>
<td>2.969</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">n280_s1/I0</td>
</tr>
<tr>
<td>3.595</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">n280_s1/F</td>
</tr>
<tr>
<td>3.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">fb[5][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n374_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td>n374_s1/F</td>
</tr>
<tr>
<td>13.446</td>
<td>3.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>fb[5][3]_1_s0/G</td>
</tr>
<tr>
<td>13.046</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>fb[5][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.446</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 17.411%; route: 0.000, 0.000%; tC2Q: 2.969, 82.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.446, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>n276_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[7][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n358_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n358_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n358_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>n358_s1/F</td>
</tr>
<tr>
<td>3.270</td>
<td>3.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">n276_s1/I0</td>
</tr>
<tr>
<td>3.896</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">n276_s1/F</td>
</tr>
<tr>
<td>3.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">fb[7][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n358_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>n358_s1/F</td>
</tr>
<tr>
<td>13.777</td>
<td>3.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>fb[7][3]_1_s0/G</td>
</tr>
<tr>
<td>13.377</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>fb[7][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.777</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 16.066%; route: 0.000, 0.000%; tC2Q: 3.270, 83.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.777, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>n264_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[13][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n310_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n310_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n310_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>n310_s2/F</td>
</tr>
<tr>
<td>0.790</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">n264_s1/I0</td>
</tr>
<tr>
<td>1.416</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">n264_s1/F</td>
</tr>
<tr>
<td>1.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">fb[13][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n310_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>n310_s2/F</td>
</tr>
<tr>
<td>11.475</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>fb[13][3]_1_s0/G</td>
</tr>
<tr>
<td>11.075</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>fb[13][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 44.224%; route: 0.000, 0.000%; tC2Q: 0.790, 55.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.475, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>n274_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[8][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n350_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n350_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n350_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>n350_s1/F</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">n274_s1/I0</td>
</tr>
<tr>
<td>1.103</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">n274_s1/F</td>
</tr>
<tr>
<td>1.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">fb[8][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n350_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>n350_s1/F</td>
</tr>
<tr>
<td>13.766</td>
<td>3.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>fb[8][3]_1_s0/G</td>
</tr>
<tr>
<td>13.366</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>fb[8][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 99.649%; route: 0.000, 0.000%; tC2Q: 0.004, 0.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.766, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>n274_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[8][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n350_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n350_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n350_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>n350_s1/F</td>
</tr>
<tr>
<td>10.009</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">n274_s1/I0</td>
</tr>
<tr>
<td>10.733</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">n274_s1/F</td>
</tr>
<tr>
<td>10.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">fb[8][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n350_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>n350_s1/F</td>
</tr>
<tr>
<td>12.575</td>
<td>2.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>fb[8][3]_1_s0/G</td>
</tr>
<tr>
<td>12.575</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>fb[8][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.575</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 98.804%; route: 0.000, 0.000%; tC2Q: 0.009, 1.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.575, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>n9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>serial_clk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.008</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">n9_s2/I0</td>
</tr>
<tr>
<td>0.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">n9_s2/F</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">serial_clk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>ti/m_clk_s0/Q</td>
</tr>
<tr>
<td>1.296</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_s2</td>
</tr>
<tr>
<td>1.326</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 97.827%; route: 0.000, 0.000%; tC2Q: 0.008, 2.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>n268_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[11][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n326_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n326_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n326_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[3][B]</td>
<td>n326_s1/F</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">n268_s1/I0</td>
</tr>
<tr>
<td>10.963</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">n268_s1/F</td>
</tr>
<tr>
<td>10.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">fb[11][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n326_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[3][B]</td>
<td>n326_s1/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>fb[11][3]_1_s0/G</td>
</tr>
<tr>
<td>10.842</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>fb[11][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.637%; route: 0.000, 0.000%; tC2Q: 0.591, 61.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>n264_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[13][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n310_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n310_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n310_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>n310_s2/F</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">n264_s1/I0</td>
</tr>
<tr>
<td>11.155</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">n264_s1/F</td>
</tr>
<tr>
<td>11.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">fb[13][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n310_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>n310_s2/F</td>
</tr>
<tr>
<td>11.035</td>
<td>1.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>fb[13][3]_1_s0/G</td>
</tr>
<tr>
<td>11.035</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>fb[13][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 32.204%; route: 0.000, 0.000%; tC2Q: 0.783, 67.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.035, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb[15][3]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[15][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n294_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n294_4:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n294_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C19[1][A]</td>
<td>n294_s0/F</td>
</tr>
<tr>
<td>11.635</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">fb[15][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n294_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C19[1][A]</td>
<td>n294_s0/F</td>
</tr>
<tr>
<td>11.263</td>
<td>1.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>fb[15][3]_1_s0/G</td>
</tr>
<tr>
<td>11.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>fb[15][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.635, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>n282_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[4][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n382_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n382_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n382_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td>n382_s1/F</td>
</tr>
<tr>
<td>12.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">n282_s1/I0</td>
</tr>
<tr>
<td>13.163</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">n282_s1/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">fb[4][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n382_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td>n382_s1/F</td>
</tr>
<tr>
<td>12.690</td>
<td>2.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>fb[4][3]_1_s0/G</td>
</tr>
<tr>
<td>12.690</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>fb[4][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 22.891%; route: 0.000, 0.000%; tC2Q: 2.439, 77.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.690, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>n266_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[12][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n318_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n318_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n318_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>n318_s2/F</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">n266_s1/I0</td>
</tr>
<tr>
<td>11.507</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>11.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">fb[12][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n318_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>n318_s2/F</td>
</tr>
<tr>
<td>11.035</td>
<td>1.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>fb[12][3]_1_s0/G</td>
</tr>
<tr>
<td>11.035</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>fb[12][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 48.038%; route: 0.000, 0.000%; tC2Q: 0.783, 51.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.035, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>n262_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[14][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n302_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n302_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n302_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[1][B]</td>
<td>n302_s2/F</td>
</tr>
<tr>
<td>10.784</td>
<td>0.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">n262_s1/I0</td>
</tr>
<tr>
<td>11.508</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">n262_s1/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">fb[14][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n302_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[1][B]</td>
<td>n302_s2/F</td>
</tr>
<tr>
<td>11.012</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>fb[14][3]_1_s0/G</td>
</tr>
<tr>
<td>11.012</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>fb[14][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 48.016%; route: 0.000, 0.000%; tC2Q: 0.784, 51.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.012, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>n270_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[10][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n334_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n334_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n334_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[2][A]</td>
<td>n334_s1/F</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">n270_s1/I0</td>
</tr>
<tr>
<td>11.147</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">n270_s1/F</td>
</tr>
<tr>
<td>11.147</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">fb[10][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n334_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[2][A]</td>
<td>n334_s1/F</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>fb[10][3]_1_s0/G</td>
</tr>
<tr>
<td>10.591</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>fb[10][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 48.483%; route: 0.000, 0.000%; tC2Q: 0.591, 51.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.591, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>n288_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[1][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n406_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n406_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n406_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[1][A]</td>
<td>n406_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">n288_s1/I0</td>
</tr>
<tr>
<td>11.733</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">n288_s1/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">fb[1][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n406_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[1][A]</td>
<td>n406_s1/F</td>
</tr>
<tr>
<td>11.133</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>fb[1][3]_1_s0/G</td>
</tr>
<tr>
<td>11.133</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>fb[1][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 21.468%; route: 0.000, 0.000%; tC2Q: 1.361, 78.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.133, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>n276_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[7][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n358_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n358_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n358_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>n358_s1/F</td>
</tr>
<tr>
<td>12.845</td>
<td>2.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">n276_s1/I0</td>
</tr>
<tr>
<td>13.217</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">n276_s1/F</td>
</tr>
<tr>
<td>13.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">fb[7][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n358_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>n358_s1/F</td>
</tr>
<tr>
<td>12.594</td>
<td>2.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>fb[7][3]_1_s0/G</td>
</tr>
<tr>
<td>12.594</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>fb[7][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 11.564%; route: 0.000, 0.000%; tC2Q: 2.845, 88.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>ti/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ti/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>ti/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">ti/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>ti/n16_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">ti/n16_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">ti/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>ti/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>ti/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>column_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>column_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>column_count_0_s0/CLK</td>
</tr>
<tr>
<td>0.577</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">column_count_0_s0/Q</td>
</tr>
<tr>
<td>0.582</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>n487_s2/I0</td>
</tr>
<tr>
<td>0.954</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">n487_s2/F</td>
</tr>
<tr>
<td>0.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">column_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>column_count_0_s0/CLK</td>
</tr>
<tr>
<td>0.243</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>column_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>serial_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serial_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.799</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>serial_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.132</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">serial_count_1_s0/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>n493_s3/I1</td>
</tr>
<tr>
<td>1.509</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">n493_s3/F</td>
</tr>
<tr>
<td>1.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">serial_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.799</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>serial_count_1_s0/CLK</td>
</tr>
<tr>
<td>0.799</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>serial_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>serial_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serial_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.793</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>serial_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.126</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">serial_count_4_s0/Q</td>
</tr>
<tr>
<td>1.131</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>n490_s2/I3</td>
</tr>
<tr>
<td>1.503</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">n490_s2/F</td>
</tr>
<tr>
<td>1.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">serial_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.793</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>serial_count_4_s0/CLK</td>
</tr>
<tr>
<td>0.793</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>serial_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.793, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.793, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>serial_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serial_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.799</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>serial_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.132</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">serial_count_0_s0/Q</td>
</tr>
<tr>
<td>1.138</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>n500_s2/I0</td>
</tr>
<tr>
<td>1.510</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">n500_s2/F</td>
</tr>
<tr>
<td>1.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">serial_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.799</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>serial_count_0_s0/CLK</td>
</tr>
<tr>
<td>0.799</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>serial_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>column_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>column_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>column_count_0_s0/CLK</td>
</tr>
<tr>
<td>0.577</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">column_count_0_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C30[0][B]</td>
<td>n486_s/I1</td>
</tr>
<tr>
<td>1.503</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">n486_s/SUM</td>
</tr>
<tr>
<td>1.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" font-weight:bold;">column_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>column_count_1_s0/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>column_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 31.281%; route: 0.532, 42.255%; tC2Q: 0.333, 26.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>n286_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[2][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n398_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n398_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n398_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td>n398_s1/F</td>
</tr>
<tr>
<td>12.312</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">n286_s1/I0</td>
</tr>
<tr>
<td>12.684</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">n286_s1/F</td>
</tr>
<tr>
<td>12.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">fb[2][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n398_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td>n398_s1/F</td>
</tr>
<tr>
<td>11.957</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>fb[2][3]_1_s0/G</td>
</tr>
<tr>
<td>11.957</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>fb[2][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 13.859%; route: 0.000, 0.000%; tC2Q: 2.312, 86.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>n280_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[5][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n374_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n374_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n374_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td>n374_s1/F</td>
</tr>
<tr>
<td>12.697</td>
<td>2.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">n280_s1/I0</td>
</tr>
<tr>
<td>13.069</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">n280_s1/F</td>
</tr>
<tr>
<td>13.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">fb[5][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n374_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td>n374_s1/F</td>
</tr>
<tr>
<td>12.342</td>
<td>2.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>fb[5][3]_1_s0/G</td>
</tr>
<tr>
<td>12.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>fb[5][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 12.122%; route: 0.000, 0.000%; tC2Q: 2.697, 87.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.342, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>ti/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ti/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>ti/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">ti/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C15[1][A]</td>
<td>ti/n13_s/I1</td>
</tr>
<tr>
<td>1.759</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">ti/n13_s/SUM</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">ti/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>ti/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>ti/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>column_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>column_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>serial_clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>column_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.117</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">column_count_2_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C30[1][A]</td>
<td>n485_s/I1</td>
</tr>
<tr>
<td>1.514</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">n485_s/SUM</td>
</tr>
<tr>
<td>1.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">column_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R16C26[0][A]</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>0.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>column_count_2_s0/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>column_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>n290_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[0][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n414_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n414_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n414_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][A]</td>
<td>n414_s1/F</td>
</tr>
<tr>
<td>11.006</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">n290_s1/I0</td>
</tr>
<tr>
<td>11.730</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">n290_s1/F</td>
</tr>
<tr>
<td>11.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">fb[0][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n414_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][A]</td>
<td>n414_s1/F</td>
</tr>
<tr>
<td>10.778</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>fb[0][3]_1_s0/G</td>
</tr>
<tr>
<td>10.778</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>fb[0][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 41.847%; route: 0.000, 0.000%; tC2Q: 1.006, 58.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.697</td>
</tr>
<tr>
<td class="label">From</td>
<td>n272_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[9][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n342_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n342_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n342_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>n342_s1/F</td>
</tr>
<tr>
<td>12.948</td>
<td>2.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">n272_s1/I0</td>
</tr>
<tr>
<td>13.674</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">n272_s1/F</td>
</tr>
<tr>
<td>13.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">fb[9][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n342_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>n342_s1/F</td>
</tr>
<tr>
<td>12.697</td>
<td>2.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>fb[9][3]_1_s0/G</td>
</tr>
<tr>
<td>12.697</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>fb[9][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.697</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 19.759%; route: 0.000, 0.000%; tC2Q: 2.948, 80.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.697, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>n278_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[6][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n366_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n366_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n366_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[2][B]</td>
<td>n366_s1/F</td>
</tr>
<tr>
<td>12.845</td>
<td>2.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">n278_s1/I0</td>
</tr>
<tr>
<td>13.571</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">n278_s1/F</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">fb[6][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n366_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[2][B]</td>
<td>n366_s1/F</td>
</tr>
<tr>
<td>12.594</td>
<td>2.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>fb[6][3]_1_s0/G</td>
</tr>
<tr>
<td>12.594</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>fb[6][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 20.331%; route: 0.000, 0.000%; tC2Q: 2.845, 79.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.150</td>
</tr>
<tr>
<td class="label">From</td>
<td>n284_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb[3][3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n390_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n390_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n390_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][A]</td>
<td>n390_s1/F</td>
</tr>
<tr>
<td>12.505</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">n284_s1/I0</td>
</tr>
<tr>
<td>13.229</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">n284_s1/F</td>
</tr>
<tr>
<td>13.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">fb[3][3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n390_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][A]</td>
<td>n390_s1/F</td>
</tr>
<tr>
<td>12.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>fb[3][3]_1_s0/G</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>fb[3][3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.150</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 22.425%; route: 0.000, 0.000%; tC2Q: 2.505, 77.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.353</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.603</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m_clk_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serial_clk_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ti/m_clk_s0/Q</td>
</tr>
<tr>
<td>12.693</td>
<td>2.693</td>
<td>tNET</td>
<td>FF</td>
<td>serial_clk_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ti/m_clk_s0/Q</td>
</tr>
<tr>
<td>21.296</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>serial_clk_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.401</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.651</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>serial_clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rclk_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>rclk_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>21.426</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>rclk_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.401</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.651</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>serial_clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serial_data_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>serial_data_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>21.426</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>serial_data_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.040</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.290</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>serial_clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serial_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>11.509</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>serial_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>20.799</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>serial_count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.040</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.290</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>serial_clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serial_count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>11.509</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>serial_count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>20.799</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>serial_count_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.040</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.290</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>serial_clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serial_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>11.509</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>serial_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>20.799</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>serial_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.044</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.294</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>serial_clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serial_count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>11.499</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>serial_count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>20.793</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>serial_count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.044</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.294</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>serial_clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serial_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>11.499</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>serial_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>20.793</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>serial_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.185</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>serial_clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>column_count_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>11.348</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>column_count_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>20.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>column_count_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.185</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>serial_clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>column_count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>11.348</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>column_count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>serial_clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>serial_clk_s2/Q</td>
</tr>
<tr>
<td>20.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>column_count_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>20</td>
<td>n17_27</td>
<td>8.030</td>
<td>1.538</td>
</tr>
<tr>
<td>15</td>
<td>serial_clk_d</td>
<td>10.773</td>
<td>3.089</td>
</tr>
<tr>
<td>11</td>
<td>column_count[0]</td>
<td>13.230</td>
<td>0.986</td>
</tr>
<tr>
<td>9</td>
<td>serial_count[0]</td>
<td>11.816</td>
<td>1.320</td>
</tr>
<tr>
<td>9</td>
<td>n480_3</td>
<td>14.167</td>
<td>2.136</td>
</tr>
<tr>
<td>8</td>
<td>clk_d</td>
<td>15.413</td>
<td>0.262</td>
</tr>
<tr>
<td>8</td>
<td>n8_3</td>
<td>15.413</td>
<td>1.794</td>
</tr>
<tr>
<td>7</td>
<td>serial_count[1]</td>
<td>11.861</td>
<td>1.316</td>
</tr>
<tr>
<td>7</td>
<td>serial_count[2]</td>
<td>11.918</td>
<td>1.316</td>
</tr>
<tr>
<td>6</td>
<td>column_count[1]</td>
<td>11.816</td>
<td>1.821</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C15</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C30</td>
<td>68.06%</td>
</tr>
<tr>
<td>R16C20</td>
<td>56.94%</td>
</tr>
<tr>
<td>R16C33</td>
<td>55.56%</td>
</tr>
<tr>
<td>R16C19</td>
<td>52.78%</td>
</tr>
<tr>
<td>R16C21</td>
<td>52.78%</td>
</tr>
<tr>
<td>R16C32</td>
<td>51.39%</td>
</tr>
<tr>
<td>R15C22</td>
<td>45.83%</td>
</tr>
<tr>
<td>R16C27</td>
<td>43.06%</td>
</tr>
<tr>
<td>R16C26</td>
<td>37.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
