# These constraints are suitable for ZCU102 Rev 1.0 (use earlier commits for Rev D)
# ---------------------------------------------------------------------------------
# Note that FMC pinout for ZCU102 Rev 1.0 (first released with the ES2 device) differs
# from the ZCU102 Rev D (released with the ES1 device). See answer record for
# more information: https://www.xilinx.com/support/answers/68050.html

# These constraints are for the ZCU102-HPC1-QGIGE design which
# uses 3x GEMs (with GMII-to-RGMII)

# Notes on ZCU102 HPC1 connector
# ------------------------------
# 
# Ethernet FMC Port 0:
# --------------------
# * Requires LA00, LA02, LA03, LA04, LA05, LA06, LA07, LA08
# * All are routed to Bank 65
# * LA00 is routed to a clock capable pin
# 
# Ethernet FMC Port 1:
# --------------------
# * Requires LA01, LA06, LA09, LA10, LA11, LA12, LA13, LA14, LA15, LA16
# * All are routed to Bank 65
# * LA01 is NOT routed to a clock capable pin
# 
# Ethernet FMC Port 2:
# --------------------
# * Requires LA17, LA19, LA20, LA21, LA22, LA23, LA24, LA25
# * LA22, LA23, LA24, LA25 are routed to Bank 65
# * LA17, LA19, LA20, LA21 are routed to Bank 66
# * LA17 is routed to a clock capable pin
# 
# Ethernet FMC Port 3:
# --------------------
# * Requires LA18, LA26, LA27, LA28, LA29, LA30, LA31, LA32
# * LA30, LA31 and LA32 are not connected on the ZCU102
# * Port 3 cannot be used due to the missing connections
# 


# Enable internal termination resistor on LVDS 125MHz ref_clk
set_property DIFF_TERM_ADV TERM_100 [get_ports ref_clk_clk_p]
set_property DIFF_TERM_ADV TERM_100 [get_ports ref_clk_clk_n]

# Define I/O standards
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_0_mdio_io]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ref_clk_fsel[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_1_mdio_io]
#set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_rxc]
#set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_rx_ctl]
#set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[1]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_0_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_1_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[3]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[0]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_2_mdio_io]
#set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[0]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[2]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[3]}]
set_property IOSTANDARD LVDS [get_ports ref_clk_clk_p]
set_property IOSTANDARD LVDS [get_ports ref_clk_clk_n]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_txc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports reset_port_1]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_txc]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports reset_port_2]
#set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[1]}]
#set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_txc]
#set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_tx_ctl]
#set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_3_mdc]
#set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_3_mdio_io]
#set_property IOSTANDARD LVCMOS18 [get_ports reset_port_3]

set_property PACKAGE_PIN AH2 [get_ports {rgmii_port_1_rd[0]}]
set_property PACKAGE_PIN AJ2 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN AJ4 [get_ports {rgmii_port_1_rd[2]}]
set_property PACKAGE_PIN AH7 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN AH6 [get_ports mdio_io_port_1_mdio_io]
#set_property PACKAGE_PIN Y8 [get_ports rgmii_port_3_rxc]
#set_property PACKAGE_PIN Y7 [get_ports rgmii_port_3_rx_ctl]
#set_property PACKAGE_PIN U10 [get_ports {rgmii_port_3_rd[1]}]
#set_property PACKAGE_PIN T10 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN AJ6 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN AJ5 [get_ports rgmii_port_1_rx_ctl]
set_property PACKAGE_PIN AG3 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN AH3 [get_ports reset_port_0]
set_property PACKAGE_PIN AE2 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN AE1 [get_ports {rgmii_port_1_rd[3]}]
set_property PACKAGE_PIN AG8 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN AH8 [get_ports mdio_io_port_1_mdc]
set_property PACKAGE_PIN Y5 [get_ports rgmii_port_2_rxc]
set_property PACKAGE_PIN AE12 [get_ports {rgmii_port_2_rd[2]}]
set_property PACKAGE_PIN AF12 [get_ports {rgmii_port_2_rd[3]}]
#set_property PACKAGE_PIN T12 [get_ports {rgmii_port_3_rd[0]}]
#set_property PACKAGE_PIN R12 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN AE5 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN AF5 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN AH1 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN AJ1 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN AE3 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN AF3 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN AD6 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN AG10 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN AG9 [get_ports {rgmii_port_1_td[3]}]
set_property PACKAGE_PIN AB11 [get_ports rgmii_port_2_rx_ctl]
set_property PACKAGE_PIN AB10 [get_ports {rgmii_port_2_rd[0]}]
set_property PACKAGE_PIN AF11 [get_ports {rgmii_port_2_td[1]}]
set_property PACKAGE_PIN AG11 [get_ports {rgmii_port_2_td[2]}]
set_property PACKAGE_PIN AE10 [get_ports rgmii_port_2_tx_ctl]
set_property PACKAGE_PIN AF10 [get_ports mdio_io_port_2_mdio_io]
#set_property PACKAGE_PIN W11 [get_ports {rgmii_port_3_td[0]}]
set_property PACKAGE_PIN AE7 [get_ports ref_clk_clk_p]
set_property PACKAGE_PIN AF7 [get_ports ref_clk_clk_n]
set_property PACKAGE_PIN AD2 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN AD1 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN AF2 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN AF1 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN AD4 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN AE4 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN AE8 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN AF8 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN AD10 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN AE9 [get_ports reset_port_1]
set_property PACKAGE_PIN AA11 [get_ports {rgmii_port_2_rd[1]}]
set_property PACKAGE_PIN AA10 [get_ports {rgmii_port_2_td[0]}]
set_property PACKAGE_PIN AC12 [get_ports rgmii_port_2_txc]
set_property PACKAGE_PIN AC11 [get_ports {rgmii_port_2_td[3]}]
set_property PACKAGE_PIN AH12 [get_ports mdio_io_port_2_mdc]
set_property PACKAGE_PIN AH11 [get_ports reset_port_2]
#set_property PACKAGE_PIN T13 [get_ports {rgmii_port_3_td[1]}]
#set_property PACKAGE_PIN R13 [get_ports rgmii_port_3_txc]

# Sub-optimal placement for a global clock-capable IO pin and BUFG pair.If this sub optimal condition
# is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to 
# demote this message to a WARNING. However, the use of this override is highly discouraged.
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets *_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O]

# CRITICAL WARNING: [DRC 23-20] Rule violation (PDRC-203) BITSLICE0 not available during BISC - 
# The port rgmii_port_2_tx_ctl is assigned to a PACKAGE_PIN that uses BITSLICE_0 of a Byte that 
# will be using calibration. The signal connected to rgmii_port_2_tx_ctl will not be available 
# during calibration and will only be available after RDY asserts. If this condition is not 
# acceptable for your design and board layout, rgmii_port_2_tx_ctl will have to be moved to 
# another PACKAGE_PIN that is not undergoing calibration or be moved to a PACKAGE_PIN location 
# that is not BITSLICE_0 or BITSLICE_6 on that same Byte. If this condition is acceptable for 
# your design and board layout, this DRC can be bypassed by acknowledging the condition and 
# setting the following XDC constraint: 
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports rgmii_port_1_rxc]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports rgmii_port_2_tx_ctl]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports rgmii_port_2_txc]

# The following constraints force placement of the BUFGs needed by the RGMII RX clock for Ethernet FMC port 1 and 2
# Without these constraints, timing will not close because the BUFGCE selected by Vivado is too far.
# It is actually not recommended to use LOC constraints on BUFGCEs but instead to constrain placement to a clock 
# region, but in Vivado 2017.2, even this does not result a good placement of BUFGCE and timing closure.
set gmii_to_rgmii_1_bufg [get_cells -hierarchical -filter { PRIMITIVE_TYPE == CLOCK.BUFFER.BUFGCE && NAME =~  "*gmii_to_rgmii_1/*gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk*" } ]
set gmii_to_rgmii_1_bufio [get_cells -hierarchical -filter { PRIMITIVE_TYPE == CLOCK.BUFFER.BUFGCE && NAME =~  "*gmii_to_rgmii_1/*gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk*" } ]
set_property BEL BUFCE $gmii_to_rgmii_1_bufg
set_property LOC BUFGCE_X0Y36 $gmii_to_rgmii_1_bufg
set_property BEL BUFCE $gmii_to_rgmii_1_bufio
set_property LOC BUFGCE_X0Y35 $gmii_to_rgmii_1_bufio

set gmii_to_rgmii_2_bufg [get_cells -hierarchical -filter { PRIMITIVE_TYPE == CLOCK.BUFFER.BUFGCE && NAME =~  "*gmii_to_rgmii_2/*gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk*" } ]
set gmii_to_rgmii_2_bufio [get_cells -hierarchical -filter { PRIMITIVE_TYPE == CLOCK.BUFFER.BUFGCE && NAME =~  "*gmii_to_rgmii_2/*gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk*" } ]
set_property BEL BUFCE $gmii_to_rgmii_2_bufg
set_property LOC BUFGCE_X0Y49 $gmii_to_rgmii_2_bufg
set_property BEL BUFCE $gmii_to_rgmii_2_bufio
set_property LOC BUFGCE_X0Y48 $gmii_to_rgmii_2_bufio

# Since Vivado 2019.2, when we connect a GEM MDIO interface to EMIO, this sets parameter PSU__ENET0__GRP_MDIO_INTERNAL to 1
# (see file "<vivado-path>\2019.2\data\PS\8series\data\zynqconfig\enet\enet0_preset.xml")
# which in turn enables a new create_clock constraint for the MDIO clock output
# (see file "<vivad-path>\2019.2\data\PS\8series\data\zynqconfig\code\ucfgen.xml").
# The name of the clock is mdioX_mdc_clock and the frequency is specified by parameter PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ.
# The constraint is added to this automatically generated file:
# "<prj_name>\<prj_name>.srcs\sources_1\bd\<prj_name>\ip\<prj_name>_zynq_ultra_ps_e_0_0\<prj_name>_zynq_ultra_ps_e_0_0.xdc"
# The new clock causes Vivado to analyze some non-critical paths that it was not analyzing before, and it has difficulty achieving timing closure.
# To prevent this problem, we declare false path from Clock wizard's 375MHz clock to the Zynq PS GEM's MDIO clock output
set_false_path -from [get_clocks clk_out1_zynqgem_clk_wiz_0_0] -to [get_clocks mdio0_mdc_clock]
set_false_path -from [get_clocks clk_out1_zynqgem_clk_wiz_0_0] -to [get_clocks mdio1_mdc_clock]
set_false_path -from [get_clocks clk_out1_zynqgem_clk_wiz_0_0] -to [get_clocks mdio2_mdc_clock]

# Create the clocks for the RGMII RX CLK inputs
create_clock -period 8.000 -name rgmii_port_0_rx_clk -waveform {0.000 4.000} [get_ports rgmii_port_0_rxc]
create_clock -period 8.000 -name rgmii_port_1_rx_clk -waveform {0.000 4.000} [get_ports rgmii_port_1_rxc]
create_clock -period 8.000 -name rgmii_port_2_rx_clk -waveform {0.000 4.000} [get_ports rgmii_port_2_rxc]
