// Seed: 3980052706
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri0 id_8
    , id_38,
    input tri0 id_9,
    input wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply0 id_13,
    output supply0 id_14,
    input wor id_15,
    input wor id_16,
    output wor id_17,
    output wor id_18,
    input tri1 id_19,
    input tri1 id_20,
    output supply1 id_21,
    input wire id_22,
    input wire id_23,
    output tri1 id_24,
    output wire id_25,
    input uwire id_26,
    input tri0 id_27,
    output supply1 id_28,
    output wor id_29,
    input wor id_30,
    input tri0 id_31,
    output tri1 id_32,
    input tri id_33,
    input wor id_34,
    input tri1 id_35,
    input tri0 module_0
);
  always #(1 << id_33) id_38 <= id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd81
) (
    output supply1 id_0,
    output tri1 id_1,
    input supply0 _id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input wire id_6,
    input tri0 id_7,
    output supply0 id_8
    , id_14,
    input tri1 id_9,
    input tri id_10,
    input supply0 id_11,
    input tri id_12
);
  always @(posedge {
    id_5(-1'h0 / -1),
    id_12,
    1 - id_2#(
        .id_3(1 >= -1),
        .id_3(-1 - 1),
        .id_2(1)
    )
  })
    {id_7} -= 1'b0 == 1;
  wire [1 : (  -1  *  -1 'h0 +  1  )] id_15;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_4,
      id_5,
      id_9,
      id_4,
      id_5,
      id_11,
      id_3,
      id_10,
      id_3,
      id_9,
      id_3,
      id_0,
      id_12,
      id_6,
      id_1,
      id_4,
      id_3,
      id_12,
      id_8,
      id_10,
      id_7,
      id_4,
      id_4,
      id_11,
      id_9,
      id_1,
      id_1,
      id_3,
      id_9,
      id_8,
      id_11,
      id_10,
      id_10,
      id_3
  );
  assign modCall_1.id_9 = 0;
  wire [1 : 1] id_16;
  assign id_1 = id_10;
  assign id_14[id_2] = id_12;
  timeunit 1ps;
  generate
    assign id_16 = id_14;
  endgenerate
endmodule
