<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="trigger_clock_synth_synth_1" LaunchPart="xc7vx690tffg1761-2" LaunchTime="1426111786">
  <File Type="RDS-DCP" Name="trigger_clock_synth.dcp"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/trigger_clock_synth_synth_1/constrs_in.xml"/>
  <File Type="RDS-UTIL-PB" Name="trigger_clock_synth_utilization_synth.pb"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/trigger_clock_synth_synth_1/sources.xml"/>
  <File Type="RDS-PROPCONSTRS" Name="trigger_clock_synth_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="trigger_clock_synth.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/trigger_clock_synth_synth_1/trigger_clock_synth_synth_1.psg"/>
  <File Type="RDS-RDS" Name="trigger_clock_synth.vds"/>
  <File Type="RDS-UTIL" Name="trigger_clock_synth_utilization_synth.rpt"/>
  <File Type="VDS-TIMINGSUMMARY" Name="trigger_clock_synth_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="trigger_clock_synth_timing_summary_synth.pb"/>
  <File Type="VDS-HWDEF" Name="trigger_clock_synth.hwdef"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/trigger_clock_synth">
    <File Path="$PSRCDIR/sources_1/ip/trigger_clock_synth/trigger_clock_synth.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../USER_LOCAL/crs/CMS_trigger/Xilinx/VC709_trigger/jectest/viv_1/project_2.srcs/sources_1/ip/trigger_clock_synth/trigger_clock_synth.xci"/>
        <Attr Name="ImportTime" Val="1414171056"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="trigger_clock_synth"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/trigger_clock_synth">
    <File Path="$PSRCDIR/sources_1/ip/trigger_clock_synth/trigger_clock_synth.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../USER_LOCAL/crs/CMS_trigger/Xilinx/VC709_trigger/jectest/viv_1/project_2.srcs/sources_1/ip/trigger_clock_synth/trigger_clock_synth.xci"/>
        <Attr Name="ImportTime" Val="1414171056"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="trigger_clock_synth"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
