// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module encode_pool2 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        conv2_out_dout,
        conv2_out_num_data_valid,
        conv2_out_fifo_cap,
        conv2_out_empty_n,
        conv2_out_read,
        pool2_out_din,
        pool2_out_num_data_valid,
        pool2_out_fifo_cap,
        pool2_out_full_n,
        pool2_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [39:0] conv2_out_dout;
input  [1:0] conv2_out_num_data_valid;
input  [1:0] conv2_out_fifo_cap;
input   conv2_out_empty_n;
output   conv2_out_read;
output  [39:0] pool2_out_din;
input  [1:0] pool2_out_num_data_valid;
input  [1:0] pool2_out_fifo_cap;
input   pool2_out_full_n;
output   pool2_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg conv2_out_read;
reg[39:0] pool2_out_din;
reg pool2_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    internal_ap_ready;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] icmp_ln79_reg_4421;
reg    ap_block_state3_pp0_stage2_iter0;
reg   [0:0] select_ln79_5_reg_4447;
reg   [0:0] select_ln79_5_reg_4447_pp0_iter1_reg;
reg   [0:0] empty_33_reg_4451;
reg   [0:0] empty_33_reg_4451_pp0_iter1_reg;
reg    ap_predicate_op793_write_state11;
reg    ap_block_state11_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
reg    ap_predicate_op714_write_state8;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_subdone;
reg    conv2_out_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage0;
reg    pool2_out_blk_n;
wire   [0:0] icmp_ln79_fu_638_p2;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op758_write_state9;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [7:0] add_ln79_fu_644_p2;
reg   [7:0] add_ln79_reg_4425;
wire   [3:0] select_ln79_fu_665_p3;
reg   [3:0] select_ln79_reg_4430;
wire   [3:0] select_ln79_4_fu_679_p3;
reg   [3:0] select_ln79_4_reg_4442;
wire   [0:0] select_ln79_5_fu_703_p3;
wire   [0:0] empty_33_fu_719_p2;
wire   [39:0] pool_win2_32_fu_767_p16;
reg   [39:0] pool_win2_32_reg_4455;
wire   [38:0] trunc_ln152_fu_801_p1;
reg   [38:0] trunc_ln152_reg_4461;
wire   [38:0] temp_fu_816_p3;
reg   [38:0] temp_reg_4466;
reg   [39:0] pool_win2_33_reg_4472;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_predicate_op786_write_state10;
reg    ap_block_state10_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire   [38:0] trunc_ln88_fu_831_p1;
reg   [38:0] trunc_ln88_reg_4478;
wire   [38:0] temp_400_fu_1001_p3;
reg   [38:0] temp_400_reg_4483;
wire   [0:0] icmp_ln105_24_fu_1011_p2;
reg   [0:0] icmp_ln105_24_reg_4488;
wire   [38:0] temp_407_fu_1049_p3;
reg   [38:0] temp_407_reg_4493;
wire   [38:0] trunc_ln88_1_fu_1172_p1;
reg   [38:0] trunc_ln88_1_reg_4499;
reg    ap_block_pp0_stage2_11001;
wire   [38:0] temp_403_fu_1358_p3;
reg   [38:0] temp_403_reg_4504;
wire   [32:0] trunc_ln83_fu_1365_p1;
reg   [32:0] trunc_ln83_reg_4509;
wire   [38:0] temp_408_fu_1384_p3;
reg   [38:0] temp_408_reg_4514;
wire   [0:0] icmp_ln105_28_fu_1395_p2;
reg   [0:0] icmp_ln105_28_reg_4519;
wire   [38:0] temp_414_fu_1433_p3;
reg   [38:0] temp_414_reg_4524;
wire   [38:0] trunc_ln88_2_fu_1539_p1;
reg   [38:0] trunc_ln88_2_reg_4530;
reg    ap_predicate_op422_write_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
wire   [32:0] temp_411_fu_1736_p3;
reg   [32:0] temp_411_reg_4535;
wire   [38:0] temp_415_fu_1759_p3;
reg   [38:0] temp_415_reg_4540;
wire   [0:0] icmp_ln105_31_fu_1770_p2;
reg   [0:0] icmp_ln105_31_reg_4545;
wire   [38:0] temp_421_fu_1808_p3;
reg   [38:0] temp_421_reg_4550;
wire   [38:0] trunc_ln88_3_fu_1910_p1;
reg   [38:0] trunc_ln88_3_reg_4556;
reg    ap_predicate_op495_write_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire   [32:0] temp_418_fu_2094_p3;
reg   [32:0] temp_418_reg_4561;
wire   [38:0] temp_422_fu_2117_p3;
reg   [38:0] temp_422_reg_4566;
wire   [0:0] icmp_ln105_34_fu_2128_p2;
reg   [0:0] icmp_ln105_34_reg_4571;
wire   [38:0] temp_428_fu_2166_p3;
reg   [38:0] temp_428_reg_4576;
wire   [38:0] trunc_ln88_4_fu_2268_p1;
reg   [38:0] trunc_ln88_4_reg_4582;
reg    ap_predicate_op568_write_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire   [32:0] temp_425_fu_2452_p3;
reg   [32:0] temp_425_reg_4587;
wire   [38:0] temp_429_fu_2475_p3;
reg   [38:0] temp_429_reg_4592;
wire   [0:0] icmp_ln105_37_fu_2486_p2;
reg   [0:0] icmp_ln105_37_reg_4597;
wire   [38:0] temp_435_fu_2524_p3;
reg   [38:0] temp_435_reg_4602;
wire   [38:0] trunc_ln88_5_fu_2626_p1;
reg   [38:0] trunc_ln88_5_reg_4608;
reg    ap_predicate_op641_write_state7;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
wire   [32:0] temp_432_fu_2810_p3;
reg   [32:0] temp_432_reg_4613;
wire   [38:0] temp_436_fu_2833_p3;
reg   [38:0] temp_436_reg_4618;
wire   [0:0] icmp_ln105_40_fu_2844_p2;
reg   [0:0] icmp_ln105_40_reg_4623;
wire   [38:0] temp_442_fu_2882_p3;
reg   [38:0] temp_442_reg_4628;
wire   [38:0] trunc_ln88_6_fu_2984_p1;
reg   [38:0] trunc_ln88_6_reg_4634;
reg    ap_block_pp0_stage7_11001;
wire   [32:0] temp_439_fu_3168_p3;
reg   [32:0] temp_439_reg_4639;
wire   [38:0] temp_443_fu_3191_p3;
reg   [38:0] temp_443_reg_4644;
wire   [0:0] icmp_ln105_43_fu_3202_p2;
reg   [0:0] icmp_ln105_43_reg_4649;
wire   [38:0] temp_449_fu_3240_p3;
reg   [38:0] temp_449_reg_4654;
wire   [38:0] trunc_ln90_fu_3335_p1;
reg   [38:0] trunc_ln90_reg_4660;
wire   [32:0] temp_446_fu_3367_p3;
reg   [32:0] temp_446_reg_4665;
wire   [38:0] temp_450_fu_3390_p3;
reg   [38:0] temp_450_reg_4670;
wire   [0:0] icmp_ln105_46_fu_3401_p2;
reg   [0:0] icmp_ln105_46_reg_4675;
wire   [32:0] temp_453_fu_3507_p3;
reg   [32:0] temp_453_reg_4680;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [3:0] pool_col_fu_80;
wire   [3:0] add_ln80_fu_1136_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_pool_col_load;
reg   [3:0] pool_row_fu_84;
reg   [3:0] ap_sig_allocacmp_pool_row_load;
reg   [7:0] indvar_flatten_fu_88;
reg   [7:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [39:0] temp_287_fu_92;
reg   [39:0] temp_288_fu_96;
reg   [39:0] temp_289_fu_100;
reg   [39:0] temp_290_fu_104;
reg   [39:0] temp_291_fu_108;
reg   [39:0] temp_292_fu_112;
reg   [39:0] temp_293_fu_116;
reg   [39:0] temp_294_fu_120;
reg   [39:0] temp_295_fu_124;
reg   [39:0] temp_296_fu_128;
reg   [39:0] temp_297_fu_132;
reg   [39:0] temp_298_fu_136;
reg   [39:0] temp_299_fu_140;
reg   [39:0] temp_300_fu_144;
reg   [39:0] temp_301_fu_148;
reg   [39:0] temp_302_fu_152;
reg   [39:0] temp_303_fu_156;
reg   [39:0] temp_304_fu_160;
reg   [39:0] temp_305_fu_164;
reg   [39:0] temp_306_fu_168;
reg   [39:0] temp_307_fu_172;
reg   [39:0] temp_308_fu_176;
reg   [39:0] temp_309_fu_180;
reg   [39:0] temp_310_fu_184;
reg   [39:0] temp_311_fu_188;
reg   [39:0] temp_312_fu_192;
reg   [39:0] temp_313_fu_196;
reg   [39:0] temp_314_fu_200;
reg   [39:0] temp_315_fu_204;
reg   [39:0] temp_316_fu_208;
reg   [39:0] temp_317_fu_212;
reg   [39:0] temp_318_fu_216;
reg   [39:0] temp_319_fu_220;
reg   [39:0] temp_320_fu_224;
reg   [39:0] temp_321_fu_228;
reg   [39:0] temp_322_fu_232;
reg   [39:0] temp_323_fu_236;
reg   [39:0] temp_324_fu_240;
reg   [39:0] temp_325_fu_244;
reg   [39:0] temp_326_fu_248;
reg   [39:0] temp_327_fu_252;
reg   [39:0] temp_328_fu_256;
reg   [39:0] temp_329_fu_260;
reg   [39:0] temp_330_fu_264;
reg   [39:0] temp_331_fu_268;
reg   [39:0] temp_332_fu_272;
reg   [39:0] temp_333_fu_276;
reg   [39:0] temp_334_fu_280;
reg   [39:0] temp_335_fu_284;
reg   [39:0] temp_336_fu_288;
reg   [39:0] temp_337_fu_292;
reg   [39:0] temp_338_fu_296;
reg   [39:0] temp_339_fu_300;
reg   [39:0] temp_340_fu_304;
reg   [39:0] temp_341_fu_308;
reg   [39:0] temp_342_fu_312;
reg   [39:0] temp_343_fu_316;
reg   [39:0] temp_344_fu_320;
reg   [39:0] temp_345_fu_324;
reg   [39:0] temp_346_fu_328;
reg   [39:0] temp_347_fu_332;
reg   [39:0] temp_348_fu_336;
reg   [39:0] temp_349_fu_340;
reg   [39:0] temp_350_fu_344;
reg   [39:0] temp_351_fu_348;
reg   [39:0] temp_352_fu_352;
reg   [39:0] temp_353_fu_356;
reg   [39:0] temp_354_fu_360;
reg   [39:0] temp_355_fu_364;
reg   [39:0] temp_356_fu_368;
reg   [39:0] temp_357_fu_372;
reg   [39:0] temp_358_fu_376;
reg   [39:0] temp_359_fu_380;
reg   [39:0] temp_360_fu_384;
reg   [39:0] temp_361_fu_388;
reg   [39:0] temp_362_fu_392;
reg   [39:0] temp_363_fu_396;
reg   [39:0] temp_364_fu_400;
reg   [39:0] temp_365_fu_404;
reg   [39:0] temp_366_fu_408;
reg   [39:0] temp_367_fu_412;
reg   [39:0] temp_368_fu_416;
reg   [39:0] temp_369_fu_420;
reg   [39:0] temp_370_fu_424;
reg   [39:0] temp_371_fu_428;
reg   [39:0] temp_372_fu_432;
reg   [39:0] temp_373_fu_436;
reg   [39:0] temp_374_fu_440;
reg   [39:0] temp_375_fu_444;
reg   [39:0] temp_376_fu_448;
reg   [39:0] temp_377_fu_452;
reg   [39:0] temp_378_fu_456;
reg   [39:0] temp_379_fu_460;
reg   [39:0] temp_380_fu_464;
reg   [39:0] temp_381_fu_468;
reg   [39:0] temp_382_fu_472;
reg   [39:0] temp_383_fu_476;
reg   [39:0] temp_384_fu_480;
reg   [39:0] pool_win2_fu_484;
reg   [39:0] pool_win2_1_fu_488;
reg   [39:0] pool_win2_2_fu_492;
wire   [39:0] pool_win2_40_fu_877_p16;
reg   [39:0] pool_win2_3_fu_496;
reg   [39:0] pool_win2_4_fu_500;
wire   [39:0] pool_win2_41_fu_1218_p16;
reg   [39:0] pool_win2_5_fu_504;
reg   [39:0] pool_win2_6_fu_508;
wire   [39:0] pool_win2_42_fu_1585_p16;
reg   [39:0] pool_win2_7_fu_512;
reg   [39:0] pool_win2_8_fu_516;
wire   [39:0] pool_win2_43_fu_1956_p16;
reg   [39:0] pool_win2_9_fu_520;
reg   [39:0] pool_win2_10_fu_524;
wire   [39:0] pool_win2_44_fu_2314_p16;
reg   [39:0] pool_win2_11_fu_528;
reg   [39:0] pool_win2_12_fu_532;
wire   [39:0] pool_win2_45_fu_2672_p16;
reg   [39:0] pool_win2_13_fu_536;
reg   [39:0] pool_win2_14_fu_540;
wire   [39:0] pool_win2_46_fu_3030_p16;
reg   [39:0] pool_win2_15_fu_544;
reg   [39:0] temp_385_fu_548;
reg   [39:0] temp_386_fu_552;
reg   [39:0] temp_387_fu_556;
reg   [39:0] temp_388_fu_560;
reg   [39:0] temp_389_fu_564;
reg   [39:0] temp_390_fu_568;
reg   [39:0] temp_391_fu_572;
reg   [39:0] temp_392_fu_576;
reg   [39:0] temp_393_fu_580;
reg   [39:0] temp_394_fu_584;
reg   [39:0] temp_395_fu_588;
reg   [39:0] temp_396_fu_592;
reg   [39:0] temp_397_fu_596;
reg   [39:0] temp_398_fu_600;
wire   [39:0] zext_ln83_34_fu_1710_p1;
reg    ap_block_pp0_stage3_01001;
wire   [39:0] zext_ln83_38_fu_2069_p1;
reg    ap_block_pp0_stage4_01001;
wire   [39:0] zext_ln83_42_fu_2427_p1;
reg    ap_block_pp0_stage5_01001;
wire   [39:0] zext_ln83_46_fu_2785_p1;
reg    ap_block_pp0_stage6_01001;
wire   [39:0] zext_ln83_50_fu_3143_p1;
reg    ap_block_pp0_stage7_01001;
wire   [39:0] zext_ln83_54_fu_3342_p1;
reg    ap_block_pp0_stage0_01001;
wire   [39:0] zext_ln83_58_fu_3482_p1;
reg    ap_block_pp0_stage1_01001;
wire   [39:0] zext_ln83_62_fu_3515_p1;
reg    ap_block_pp0_stage2_01001;
wire   [0:0] icmp_ln80_fu_659_p2;
wire   [3:0] add_ln79_2_fu_673_p2;
wire   [0:0] cmp15_i_mid1_fu_691_p2;
wire   [0:0] cmp15_i115_fu_697_p2;
wire   [0:0] trunc_ln79_fu_687_p1;
wire   [0:0] empty_fu_715_p1;
wire   [0:0] tmp_fu_808_p3;
wire   [38:0] trunc_ln80_31_fu_711_p1;
wire   [39:0] zext_ln83_fu_987_p1;
wire   [0:0] icmp_ln105_fu_990_p2;
wire   [0:0] xor_ln105_fu_995_p2;
wire   [39:0] zext_ln83_32_fu_1007_p1;
wire   [0:0] tmp_8_fu_1017_p3;
wire   [38:0] trunc_ln80_29_fu_827_p1;
wire   [38:0] temp_405_fu_1025_p3;
wire   [39:0] zext_ln83_35_fu_1033_p1;
wire   [0:0] icmp_ln105_26_fu_1037_p2;
wire   [0:0] xor_ln105_26_fu_1043_p2;
wire   [38:0] trunc_ln152_1_fu_910_p1;
wire   [0:0] xor_ln105_24_fu_1331_p2;
wire   [38:0] trunc_ln80_30_fu_1168_p1;
wire   [38:0] temp_401_fu_1336_p3;
wire   [39:0] zext_ln83_33_fu_1343_p1;
wire   [0:0] icmp_ln105_25_fu_1347_p2;
wire   [0:0] xor_ln105_25_fu_1352_p2;
wire   [39:0] zext_ln83_36_fu_1369_p1;
wire   [0:0] icmp_ln105_27_fu_1372_p2;
wire   [0:0] xor_ln105_27_fu_1378_p2;
wire   [38:0] trunc_ln80_28_fu_1164_p1;
wire   [39:0] zext_ln83_37_fu_1391_p1;
wire   [0:0] tmp_9_fu_1401_p3;
wire   [38:0] trunc_ln80_27_fu_1160_p1;
wire   [38:0] temp_412_fu_1409_p3;
wire   [39:0] zext_ln83_39_fu_1417_p1;
wire   [0:0] icmp_ln105_29_fu_1421_p2;
wire   [0:0] xor_ln105_29_fu_1427_p2;
wire   [38:0] trunc_ln152_2_fu_1251_p1;
wire   [0:0] icmp_ln110_fu_1698_p2;
wire   [32:0] temp_404_fu_1703_p3;
wire   [0:0] xor_ln105_28_fu_1715_p2;
wire   [38:0] temp_410_fu_1720_p3;
wire   [0:0] icmp_ln110_8_fu_1730_p2;
wire   [32:0] trunc_ln83_8_fu_1726_p1;
wire   [39:0] zext_ln83_40_fu_1744_p1;
wire   [0:0] icmp_ln105_30_fu_1747_p2;
wire   [0:0] xor_ln105_30_fu_1753_p2;
wire   [38:0] trunc_ln80_26_fu_1535_p1;
wire   [39:0] zext_ln83_41_fu_1766_p1;
wire   [0:0] tmp_10_fu_1776_p3;
wire   [38:0] trunc_ln80_25_fu_1531_p1;
wire   [38:0] temp_419_fu_1784_p3;
wire   [39:0] zext_ln83_43_fu_1792_p1;
wire   [0:0] icmp_ln105_32_fu_1796_p2;
wire   [0:0] xor_ln105_32_fu_1802_p2;
wire   [38:0] trunc_ln152_3_fu_1618_p1;
wire   [0:0] xor_ln105_31_fu_2073_p2;
wire   [38:0] temp_417_fu_2078_p3;
wire   [0:0] icmp_ln110_9_fu_2088_p2;
wire   [32:0] trunc_ln83_9_fu_2084_p1;
wire   [39:0] zext_ln83_44_fu_2102_p1;
wire   [0:0] icmp_ln105_33_fu_2105_p2;
wire   [0:0] xor_ln105_33_fu_2111_p2;
wire   [38:0] trunc_ln80_24_fu_1906_p1;
wire   [39:0] zext_ln83_45_fu_2124_p1;
wire   [0:0] tmp_11_fu_2134_p3;
wire   [38:0] trunc_ln80_23_fu_1902_p1;
wire   [38:0] temp_426_fu_2142_p3;
wire   [39:0] zext_ln83_47_fu_2150_p1;
wire   [0:0] icmp_ln105_35_fu_2154_p2;
wire   [0:0] xor_ln105_35_fu_2160_p2;
wire   [38:0] trunc_ln152_4_fu_1989_p1;
wire   [0:0] xor_ln105_34_fu_2431_p2;
wire   [38:0] temp_424_fu_2436_p3;
wire   [0:0] icmp_ln110_10_fu_2446_p2;
wire   [32:0] trunc_ln83_10_fu_2442_p1;
wire   [39:0] zext_ln83_48_fu_2460_p1;
wire   [0:0] icmp_ln105_36_fu_2463_p2;
wire   [0:0] xor_ln105_36_fu_2469_p2;
wire   [38:0] trunc_ln80_22_fu_2264_p1;
wire   [39:0] zext_ln83_49_fu_2482_p1;
wire   [0:0] tmp_12_fu_2492_p3;
wire   [38:0] trunc_ln80_21_fu_2260_p1;
wire   [38:0] temp_433_fu_2500_p3;
wire   [39:0] zext_ln83_51_fu_2508_p1;
wire   [0:0] icmp_ln105_38_fu_2512_p2;
wire   [0:0] xor_ln105_38_fu_2518_p2;
wire   [38:0] trunc_ln152_5_fu_2347_p1;
wire   [0:0] xor_ln105_37_fu_2789_p2;
wire   [38:0] temp_431_fu_2794_p3;
wire   [0:0] icmp_ln110_11_fu_2804_p2;
wire   [32:0] trunc_ln83_11_fu_2800_p1;
wire   [39:0] zext_ln83_52_fu_2818_p1;
wire   [0:0] icmp_ln105_39_fu_2821_p2;
wire   [0:0] xor_ln105_39_fu_2827_p2;
wire   [38:0] trunc_ln80_20_fu_2622_p1;
wire   [39:0] zext_ln83_53_fu_2840_p1;
wire   [0:0] tmp_13_fu_2850_p3;
wire   [38:0] trunc_ln80_19_fu_2618_p1;
wire   [38:0] temp_440_fu_2858_p3;
wire   [39:0] zext_ln83_55_fu_2866_p1;
wire   [0:0] icmp_ln105_41_fu_2870_p2;
wire   [0:0] xor_ln105_41_fu_2876_p2;
wire   [38:0] trunc_ln152_6_fu_2705_p1;
wire   [0:0] xor_ln105_40_fu_3147_p2;
wire   [38:0] temp_438_fu_3152_p3;
wire   [0:0] icmp_ln110_12_fu_3162_p2;
wire   [32:0] trunc_ln83_12_fu_3158_p1;
wire   [39:0] zext_ln83_56_fu_3176_p1;
wire   [0:0] icmp_ln105_42_fu_3179_p2;
wire   [0:0] xor_ln105_42_fu_3185_p2;
wire   [38:0] trunc_ln80_18_fu_2980_p1;
wire   [39:0] zext_ln83_57_fu_3198_p1;
wire   [0:0] tmp_14_fu_3208_p3;
wire   [38:0] trunc_ln80_17_fu_2976_p1;
wire   [38:0] temp_447_fu_3216_p3;
wire   [39:0] zext_ln83_59_fu_3224_p1;
wire   [0:0] icmp_ln105_44_fu_3228_p2;
wire   [0:0] xor_ln105_44_fu_3234_p2;
wire   [38:0] trunc_ln116_fu_3063_p1;
wire   [0:0] xor_ln105_43_fu_3346_p2;
wire   [38:0] temp_445_fu_3351_p3;
wire   [0:0] icmp_ln110_13_fu_3361_p2;
wire   [32:0] trunc_ln83_13_fu_3357_p1;
wire   [39:0] zext_ln83_60_fu_3375_p1;
wire   [0:0] icmp_ln105_45_fu_3378_p2;
wire   [0:0] xor_ln105_45_fu_3384_p2;
wire   [38:0] trunc_ln80_fu_3331_p1;
wire   [39:0] zext_ln83_61_fu_3397_p1;
wire   [0:0] xor_ln105_46_fu_3486_p2;
wire   [38:0] temp_452_fu_3491_p3;
wire   [0:0] icmp_ln110_14_fu_3501_p2;
wire   [32:0] trunc_ln83_14_fu_3497_p1;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_281;
reg    ap_condition_2364;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

encode_mux_14_4_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 40 ),
    .din9_WIDTH( 40 ),
    .din10_WIDTH( 40 ),
    .din11_WIDTH( 40 ),
    .din12_WIDTH( 40 ),
    .din13_WIDTH( 40 ),
    .din14_WIDTH( 4 ),
    .dout_WIDTH( 40 ))
mux_14_4_40_1_1_U272(
    .din0(temp_371_fu_428),
    .din1(temp_364_fu_400),
    .din2(temp_357_fu_372),
    .din3(temp_350_fu_344),
    .din4(temp_343_fu_316),
    .din5(temp_336_fu_288),
    .din6(temp_329_fu_260),
    .din7(temp_322_fu_232),
    .din8(temp_315_fu_204),
    .din9(temp_308_fu_176),
    .din10(temp_301_fu_148),
    .din11(temp_294_fu_120),
    .din12(temp_287_fu_92),
    .din13(temp_378_fu_456),
    .din14(select_ln79_fu_665_p3),
    .dout(pool_win2_32_fu_767_p16)
);

encode_mux_14_4_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 40 ),
    .din9_WIDTH( 40 ),
    .din10_WIDTH( 40 ),
    .din11_WIDTH( 40 ),
    .din12_WIDTH( 40 ),
    .din13_WIDTH( 40 ),
    .din14_WIDTH( 4 ),
    .dout_WIDTH( 40 ))
mux_14_4_40_1_1_U273(
    .din0(temp_372_fu_432),
    .din1(temp_365_fu_404),
    .din2(temp_358_fu_376),
    .din3(temp_351_fu_348),
    .din4(temp_344_fu_320),
    .din5(temp_337_fu_292),
    .din6(temp_330_fu_264),
    .din7(temp_323_fu_236),
    .din8(temp_316_fu_208),
    .din9(temp_309_fu_180),
    .din10(temp_302_fu_152),
    .din11(temp_295_fu_124),
    .din12(temp_288_fu_96),
    .din13(temp_379_fu_460),
    .din14(select_ln79_reg_4430),
    .dout(pool_win2_40_fu_877_p16)
);

encode_mux_14_4_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 40 ),
    .din9_WIDTH( 40 ),
    .din10_WIDTH( 40 ),
    .din11_WIDTH( 40 ),
    .din12_WIDTH( 40 ),
    .din13_WIDTH( 40 ),
    .din14_WIDTH( 4 ),
    .dout_WIDTH( 40 ))
mux_14_4_40_1_1_U274(
    .din0(temp_373_fu_436),
    .din1(temp_366_fu_408),
    .din2(temp_359_fu_380),
    .din3(temp_352_fu_352),
    .din4(temp_345_fu_324),
    .din5(temp_338_fu_296),
    .din6(temp_331_fu_268),
    .din7(temp_324_fu_240),
    .din8(temp_317_fu_212),
    .din9(temp_310_fu_184),
    .din10(temp_303_fu_156),
    .din11(temp_296_fu_128),
    .din12(temp_289_fu_100),
    .din13(temp_380_fu_464),
    .din14(select_ln79_reg_4430),
    .dout(pool_win2_41_fu_1218_p16)
);

encode_mux_14_4_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 40 ),
    .din9_WIDTH( 40 ),
    .din10_WIDTH( 40 ),
    .din11_WIDTH( 40 ),
    .din12_WIDTH( 40 ),
    .din13_WIDTH( 40 ),
    .din14_WIDTH( 4 ),
    .dout_WIDTH( 40 ))
mux_14_4_40_1_1_U275(
    .din0(temp_374_fu_440),
    .din1(temp_367_fu_412),
    .din2(temp_360_fu_384),
    .din3(temp_353_fu_356),
    .din4(temp_346_fu_328),
    .din5(temp_339_fu_300),
    .din6(temp_332_fu_272),
    .din7(temp_325_fu_244),
    .din8(temp_318_fu_216),
    .din9(temp_311_fu_188),
    .din10(temp_304_fu_160),
    .din11(temp_297_fu_132),
    .din12(temp_290_fu_104),
    .din13(temp_381_fu_468),
    .din14(select_ln79_reg_4430),
    .dout(pool_win2_42_fu_1585_p16)
);

encode_mux_14_4_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 40 ),
    .din9_WIDTH( 40 ),
    .din10_WIDTH( 40 ),
    .din11_WIDTH( 40 ),
    .din12_WIDTH( 40 ),
    .din13_WIDTH( 40 ),
    .din14_WIDTH( 4 ),
    .dout_WIDTH( 40 ))
mux_14_4_40_1_1_U276(
    .din0(temp_375_fu_444),
    .din1(temp_368_fu_416),
    .din2(temp_361_fu_388),
    .din3(temp_354_fu_360),
    .din4(temp_347_fu_332),
    .din5(temp_340_fu_304),
    .din6(temp_333_fu_276),
    .din7(temp_326_fu_248),
    .din8(temp_319_fu_220),
    .din9(temp_312_fu_192),
    .din10(temp_305_fu_164),
    .din11(temp_298_fu_136),
    .din12(temp_291_fu_108),
    .din13(temp_382_fu_472),
    .din14(select_ln79_reg_4430),
    .dout(pool_win2_43_fu_1956_p16)
);

encode_mux_14_4_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 40 ),
    .din9_WIDTH( 40 ),
    .din10_WIDTH( 40 ),
    .din11_WIDTH( 40 ),
    .din12_WIDTH( 40 ),
    .din13_WIDTH( 40 ),
    .din14_WIDTH( 4 ),
    .dout_WIDTH( 40 ))
mux_14_4_40_1_1_U277(
    .din0(temp_376_fu_448),
    .din1(temp_369_fu_420),
    .din2(temp_362_fu_392),
    .din3(temp_355_fu_364),
    .din4(temp_348_fu_336),
    .din5(temp_341_fu_308),
    .din6(temp_334_fu_280),
    .din7(temp_327_fu_252),
    .din8(temp_320_fu_224),
    .din9(temp_313_fu_196),
    .din10(temp_306_fu_168),
    .din11(temp_299_fu_140),
    .din12(temp_292_fu_112),
    .din13(temp_383_fu_476),
    .din14(select_ln79_reg_4430),
    .dout(pool_win2_44_fu_2314_p16)
);

encode_mux_14_4_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 40 ),
    .din9_WIDTH( 40 ),
    .din10_WIDTH( 40 ),
    .din11_WIDTH( 40 ),
    .din12_WIDTH( 40 ),
    .din13_WIDTH( 40 ),
    .din14_WIDTH( 4 ),
    .dout_WIDTH( 40 ))
mux_14_4_40_1_1_U278(
    .din0(temp_377_fu_452),
    .din1(temp_370_fu_424),
    .din2(temp_363_fu_396),
    .din3(temp_356_fu_368),
    .din4(temp_349_fu_340),
    .din5(temp_342_fu_312),
    .din6(temp_335_fu_284),
    .din7(temp_328_fu_256),
    .din8(temp_321_fu_228),
    .din9(temp_314_fu_200),
    .din10(temp_307_fu_172),
    .din11(temp_300_fu_144),
    .din12(temp_293_fu_116),
    .din13(temp_384_fu_480),
    .din14(select_ln79_reg_4430),
    .dout(pool_win2_45_fu_2672_p16)
);

encode_mux_14_4_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 40 ),
    .din9_WIDTH( 40 ),
    .din10_WIDTH( 40 ),
    .din11_WIDTH( 40 ),
    .din12_WIDTH( 40 ),
    .din13_WIDTH( 40 ),
    .din14_WIDTH( 4 ),
    .dout_WIDTH( 40 ))
mux_14_4_40_1_1_U279(
    .din0(temp_385_fu_548),
    .din1(temp_386_fu_552),
    .din2(temp_387_fu_556),
    .din3(temp_388_fu_560),
    .din4(temp_389_fu_564),
    .din5(temp_390_fu_568),
    .din6(temp_391_fu_572),
    .din7(temp_392_fu_576),
    .din8(temp_393_fu_580),
    .din9(temp_394_fu_584),
    .din10(temp_395_fu_588),
    .din11(temp_396_fu_592),
    .din12(temp_397_fu_596),
    .din13(temp_398_fu_600),
    .din14(select_ln79_reg_4430),
    .dout(pool_win2_46_fu_3030_p16)
);

encode_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2364)) begin
            indvar_flatten_fu_88 <= 8'd0;
        end else if ((1'b1 == ap_condition_281)) begin
            indvar_flatten_fu_88 <= add_ln79_reg_4425;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2364)) begin
            pool_col_fu_80 <= 4'd0;
        end else if ((1'b1 == ap_condition_281)) begin
            pool_col_fu_80 <= add_ln80_fu_1136_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2364)) begin
            pool_row_fu_84 <= 4'd0;
        end else if ((1'b1 == ap_condition_281)) begin
            pool_row_fu_84 <= select_ln79_4_reg_4442;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln79_reg_4425 <= add_ln79_fu_644_p2;
        empty_33_reg_4451_pp0_iter1_reg <= empty_33_reg_4451;
        icmp_ln79_reg_4421 <= icmp_ln79_fu_638_p2;
        select_ln79_5_reg_4447_pp0_iter1_reg <= select_ln79_5_reg_4447;
        trunc_ln90_reg_4660 <= trunc_ln90_fu_3335_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln79_fu_638_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_33_reg_4451 <= empty_33_fu_719_p2;
        select_ln79_4_reg_4442 <= select_ln79_4_fu_679_p3;
        select_ln79_5_reg_4447 <= select_ln79_5_fu_703_p3;
        select_ln79_reg_4430 <= select_ln79_fu_665_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln105_24_reg_4488 <= icmp_ln105_24_fu_1011_p2;
        temp_400_reg_4483 <= temp_400_fu_1001_p3;
        temp_407_reg_4493 <= temp_407_fu_1049_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln105_28_reg_4519 <= icmp_ln105_28_fu_1395_p2;
        temp_403_reg_4504 <= temp_403_fu_1358_p3;
        temp_408_reg_4514 <= temp_408_fu_1384_p3;
        temp_414_reg_4524 <= temp_414_fu_1433_p3;
        trunc_ln83_reg_4509 <= trunc_ln83_fu_1365_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln105_31_reg_4545 <= icmp_ln105_31_fu_1770_p2;
        temp_411_reg_4535 <= temp_411_fu_1736_p3;
        temp_415_reg_4540 <= temp_415_fu_1759_p3;
        temp_421_reg_4550 <= temp_421_fu_1808_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        icmp_ln105_34_reg_4571 <= icmp_ln105_34_fu_2128_p2;
        temp_418_reg_4561 <= temp_418_fu_2094_p3;
        temp_422_reg_4566 <= temp_422_fu_2117_p3;
        temp_428_reg_4576 <= temp_428_fu_2166_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln105_37_reg_4597 <= icmp_ln105_37_fu_2486_p2;
        temp_425_reg_4587 <= temp_425_fu_2452_p3;
        temp_429_reg_4592 <= temp_429_fu_2475_p3;
        temp_435_reg_4602 <= temp_435_fu_2524_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln105_40_reg_4623 <= icmp_ln105_40_fu_2844_p2;
        temp_432_reg_4613 <= temp_432_fu_2810_p3;
        temp_436_reg_4618 <= temp_436_fu_2833_p3;
        temp_442_reg_4628 <= temp_442_fu_2882_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln105_43_reg_4649 <= icmp_ln105_43_fu_3202_p2;
        temp_439_reg_4639 <= temp_439_fu_3168_p3;
        temp_443_reg_4644 <= temp_443_fu_3191_p3;
        temp_449_reg_4654 <= temp_449_fu_3240_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln105_46_reg_4675 <= icmp_ln105_46_fu_3401_p2;
        temp_446_reg_4665 <= temp_446_fu_3367_p3;
        temp_450_reg_4670 <= temp_450_fu_3390_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pool_win2_10_fu_524 <= pool_win2_44_fu_2314_p16;
        pool_win2_9_fu_520 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pool_win2_11_fu_528 <= conv2_out_dout;
        pool_win2_12_fu_532 <= pool_win2_45_fu_2672_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pool_win2_13_fu_536 <= conv2_out_dout;
        pool_win2_14_fu_540 <= pool_win2_46_fu_3030_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln79_5_reg_4447 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_win2_15_fu_544 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pool_win2_1_fu_488 <= pool_win2_33_reg_4472;
        pool_win2_3_fu_496 <= conv2_out_dout;
        pool_win2_4_fu_500 <= pool_win2_41_fu_1218_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pool_win2_2_fu_492 <= pool_win2_40_fu_877_p16;
        pool_win2_fu_484 <= pool_win2_32_reg_4455;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln79_5_fu_703_p3 == 1'd0) & (icmp_ln79_fu_638_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_win2_32_reg_4455 <= pool_win2_32_fu_767_p16;
        trunc_ln152_reg_4461 <= trunc_ln152_fu_801_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pool_win2_33_reg_4472 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pool_win2_5_fu_504 <= conv2_out_dout;
        pool_win2_6_fu_508 <= pool_win2_42_fu_1585_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pool_win2_7_fu_512 <= conv2_out_dout;
        pool_win2_8_fu_516 <= pool_win2_43_fu_1956_p16;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_287_fu_92 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_288_fu_96 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_289_fu_100 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_290_fu_104 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_291_fu_108 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_292_fu_112 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_293_fu_116 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_294_fu_120 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_295_fu_124 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_296_fu_128 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_297_fu_132 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_298_fu_136 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_299_fu_140 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_300_fu_144 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_301_fu_148 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_302_fu_152 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_303_fu_156 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_304_fu_160 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_305_fu_164 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_306_fu_168 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_307_fu_172 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_308_fu_176 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_309_fu_180 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_310_fu_184 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_311_fu_188 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_312_fu_192 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_313_fu_196 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_314_fu_200 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_315_fu_204 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_316_fu_208 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_317_fu_212 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_318_fu_216 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_319_fu_220 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_320_fu_224 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_321_fu_228 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_322_fu_232 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_323_fu_236 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_324_fu_240 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_325_fu_244 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_326_fu_248 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_327_fu_252 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_328_fu_256 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_329_fu_260 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_330_fu_264 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_331_fu_268 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_332_fu_272 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_333_fu_276 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_334_fu_280 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_335_fu_284 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_336_fu_288 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_337_fu_292 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_338_fu_296 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_339_fu_300 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_340_fu_304 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_341_fu_308 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_342_fu_312 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_343_fu_316 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_344_fu_320 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_345_fu_324 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_346_fu_328 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_347_fu_332 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_348_fu_336 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_349_fu_340 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_350_fu_344 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_351_fu_348 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_352_fu_352 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_353_fu_356 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_354_fu_360 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_355_fu_364 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_356_fu_368 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_357_fu_372 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_358_fu_376 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_359_fu_380 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_360_fu_384 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_361_fu_388 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_362_fu_392 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_363_fu_396 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_364_fu_400 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_365_fu_404 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_366_fu_408 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_367_fu_412 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_368_fu_416 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_369_fu_420 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_370_fu_424 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp_371_fu_428 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_372_fu_432 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        temp_373_fu_436 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        temp_374_fu_440 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        temp_375_fu_444 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        temp_376_fu_448 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        temp_377_fu_452 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))))) begin
        temp_378_fu_456 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & ((((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & ((((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))))) begin
        temp_379_fu_460 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & ((((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & ((((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))))) begin
        temp_380_fu_464 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & ((((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & ((((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))))) begin
        temp_381_fu_468 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & ((((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & ((((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))))) begin
        temp_382_fu_472 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & ((((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & ((((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))))) begin
        temp_383_fu_476 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & ((((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd1) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & ((((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd14)) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd15))) | ((select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (select_ln79_reg_4430 == 4'd13)))))) begin
        temp_384_fu_480 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_385_fu_548 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_386_fu_552 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_387_fu_556 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_388_fu_560 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_389_fu_564 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_390_fu_568 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_391_fu_572 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_392_fu_576 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_393_fu_580 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_394_fu_584 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_395_fu_588 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_396_fu_592 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln79_reg_4430 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_397_fu_596 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((select_ln79_reg_4430 == 4'd13) | ((select_ln79_reg_4430 == 4'd14) | (select_ln79_reg_4430 == 4'd15))))) begin
        temp_398_fu_600 <= conv2_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (empty_33_reg_4451_pp0_iter1_reg == 1'd1) & (select_ln79_5_reg_4447_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temp_453_reg_4680 <= temp_453_fu_3507_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_33_fu_719_p2 == 1'd1) & (select_ln79_5_fu_703_p3 == 1'd0) & (icmp_ln79_fu_638_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_reg_4466 <= temp_fu_816_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln88_1_reg_4499 <= trunc_ln88_1_fu_1172_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln88_2_reg_4530 <= trunc_ln88_2_fu_1539_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln88_3_reg_4556 <= trunc_ln88_3_fu_1910_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        trunc_ln88_4_reg_4582 <= trunc_ln88_4_fu_2268_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        trunc_ln88_5_reg_4608 <= trunc_ln88_5_fu_2626_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        trunc_ln88_6_reg_4634 <= trunc_ln88_6_fu_2984_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln88_reg_4478 <= trunc_ln88_fu_831_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln79_reg_4421 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_88;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_pool_col_load = 4'd0;
    end else begin
        ap_sig_allocacmp_pool_col_load = pool_col_fu_80;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_pool_row_load = 4'd0;
    end else begin
        ap_sig_allocacmp_pool_row_load = pool_row_fu_84;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv2_out_blk_n = conv2_out_empty_n;
    end else begin
        conv2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_out_read = 1'b1;
    end else begin
        conv2_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op714_write_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 
    == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op793_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (empty_33_reg_4451_pp0_iter1_reg == 1'd1) & (select_ln79_5_reg_4447_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        pool2_out_blk_n = pool2_out_full_n;
    end else begin
        pool2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_01001) & (ap_predicate_op793_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pool2_out_din = zext_ln83_62_fu_3515_p1;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op786_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pool2_out_din = zext_ln83_58_fu_3482_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op758_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool2_out_din = zext_ln83_54_fu_3342_p1;
    end else if (((1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op714_write_state8 == 1'b1))) begin
        pool2_out_din = zext_ln83_50_fu_3143_p1;
    end else if (((1'b0 == ap_block_pp0_stage6_01001) & (ap_predicate_op641_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pool2_out_din = zext_ln83_46_fu_2785_p1;
    end else if (((1'b0 == ap_block_pp0_stage5_01001) & (ap_predicate_op568_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pool2_out_din = zext_ln83_42_fu_2427_p1;
    end else if (((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op495_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pool2_out_din = zext_ln83_38_fu_2069_p1;
    end else if (((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op422_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pool2_out_din = zext_ln83_34_fu_1710_p1;
    end else begin
        pool2_out_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op714_write_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op641_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op568_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op495_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op422_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op793_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op786_write_state10 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op758_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        pool2_out_write = 1'b1;
    end else begin
        pool2_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln79_2_fu_673_p2 = (ap_sig_allocacmp_pool_row_load + 4'd1);

assign add_ln79_fu_644_p2 = (ap_sig_allocacmp_indvar_flatten_load + 8'd1);

assign add_ln80_fu_1136_p2 = (select_ln79_reg_4430 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((conv2_out_empty_n == 1'b0) | ((pool2_out_full_n == 1'b0) & (ap_predicate_op758_write_state9 == 1'b1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((conv2_out_empty_n == 1'b0) | ((pool2_out_full_n == 1'b0) & (ap_predicate_op758_write_state9 == 1'b1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((conv2_out_empty_n == 1'b0) | ((pool2_out_full_n == 1'b0) & (ap_predicate_op758_write_state9 == 1'b1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((pool2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op786_write_state10 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((pool2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op786_write_state10 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((pool2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op786_write_state10 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((ap_predicate_op793_write_state11 == 1'b1) & (pool2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_predicate_op793_write_state11 == 1'b1) & (pool2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_predicate_op793_write_state11 == 1'b1) & (pool2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op422_write_state4 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op422_write_state4 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op422_write_state4 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0)))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op495_write_state5 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op495_write_state5 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op495_write_state5 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op568_write_state6 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op568_write_state6 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op568_write_state6 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op641_write_state7 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op641_write_state7 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op641_write_state7 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op714_write_state8 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op714_write_state8 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool2_out_full_n == 1'b0) & (ap_predicate_op714_write_state8 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state10_pp0_stage1_iter1 = ((pool2_out_full_n == 1'b0) & (ap_predicate_op786_write_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state11_pp0_stage2_iter1 = ((ap_predicate_op793_write_state11 == 1'b1) & (pool2_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (((pool2_out_full_n == 1'b0) & (ap_predicate_op422_write_state4 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (((pool2_out_full_n == 1'b0) & (ap_predicate_op495_write_state5 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = (((pool2_out_full_n == 1'b0) & (ap_predicate_op568_write_state6 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = (((pool2_out_full_n == 1'b0) & (ap_predicate_op641_write_state7 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = (((pool2_out_full_n == 1'b0) & (ap_predicate_op714_write_state8 == 1'b1)) | ((icmp_ln79_reg_4421 == 1'd0) & (conv2_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = ((conv2_out_empty_n == 1'b0) | ((pool2_out_full_n == 1'b0) & (ap_predicate_op758_write_state9 == 1'b1)));
end

always @ (*) begin
    ap_condition_2364 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_281 = ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln79_reg_4421 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

always @ (*) begin
    ap_predicate_op422_write_state4 = ((empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0));
end

always @ (*) begin
    ap_predicate_op495_write_state5 = ((empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0));
end

always @ (*) begin
    ap_predicate_op568_write_state6 = ((empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0));
end

always @ (*) begin
    ap_predicate_op641_write_state7 = ((empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0));
end

always @ (*) begin
    ap_predicate_op714_write_state8 = ((empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0) & (icmp_ln79_reg_4421 == 1'd0));
end

always @ (*) begin
    ap_predicate_op758_write_state9 = ((empty_33_reg_4451 == 1'd1) & (select_ln79_5_reg_4447 == 1'd0));
end

always @ (*) begin
    ap_predicate_op786_write_state10 = ((empty_33_reg_4451_pp0_iter1_reg == 1'd1) & (select_ln79_5_reg_4447_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op793_write_state11 = ((empty_33_reg_4451_pp0_iter1_reg == 1'd1) & (select_ln79_5_reg_4447_pp0_iter1_reg == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign cmp15_i115_fu_697_p2 = ((ap_sig_allocacmp_pool_row_load == 4'd0) ? 1'b1 : 1'b0);

assign cmp15_i_mid1_fu_691_p2 = ((add_ln79_2_fu_673_p2 == 4'd0) ? 1'b1 : 1'b0);

assign empty_33_fu_719_p2 = (trunc_ln79_fu_687_p1 & empty_fu_715_p1);

assign empty_fu_715_p1 = select_ln79_fu_665_p3[0:0];

assign icmp_ln105_24_fu_1011_p2 = (($signed(pool_win2_1_fu_488) < $signed(zext_ln83_32_fu_1007_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_25_fu_1347_p2 = (($signed(pool_win2_33_reg_4472) < $signed(zext_ln83_33_fu_1343_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_26_fu_1037_p2 = (($signed(pool_win2_40_fu_877_p16) < $signed(zext_ln83_35_fu_1033_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_27_fu_1372_p2 = (($signed(pool_win2_3_fu_496) < $signed(zext_ln83_36_fu_1369_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_28_fu_1395_p2 = (($signed(conv2_out_dout) < $signed(zext_ln83_37_fu_1391_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_29_fu_1421_p2 = (($signed(pool_win2_41_fu_1218_p16) < $signed(zext_ln83_39_fu_1417_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_30_fu_1747_p2 = (($signed(pool_win2_5_fu_504) < $signed(zext_ln83_40_fu_1744_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_31_fu_1770_p2 = (($signed(conv2_out_dout) < $signed(zext_ln83_41_fu_1766_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_32_fu_1796_p2 = (($signed(pool_win2_42_fu_1585_p16) < $signed(zext_ln83_43_fu_1792_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_33_fu_2105_p2 = (($signed(pool_win2_7_fu_512) < $signed(zext_ln83_44_fu_2102_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_34_fu_2128_p2 = (($signed(conv2_out_dout) < $signed(zext_ln83_45_fu_2124_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_35_fu_2154_p2 = (($signed(pool_win2_43_fu_1956_p16) < $signed(zext_ln83_47_fu_2150_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_36_fu_2463_p2 = (($signed(pool_win2_9_fu_520) < $signed(zext_ln83_48_fu_2460_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_37_fu_2486_p2 = (($signed(conv2_out_dout) < $signed(zext_ln83_49_fu_2482_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_38_fu_2512_p2 = (($signed(pool_win2_44_fu_2314_p16) < $signed(zext_ln83_51_fu_2508_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_39_fu_2821_p2 = (($signed(pool_win2_11_fu_528) < $signed(zext_ln83_52_fu_2818_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_40_fu_2844_p2 = (($signed(conv2_out_dout) < $signed(zext_ln83_53_fu_2840_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_41_fu_2870_p2 = (($signed(pool_win2_45_fu_2672_p16) < $signed(zext_ln83_55_fu_2866_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_42_fu_3179_p2 = (($signed(pool_win2_13_fu_536) < $signed(zext_ln83_56_fu_3176_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_43_fu_3202_p2 = (($signed(conv2_out_dout) < $signed(zext_ln83_57_fu_3198_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_44_fu_3228_p2 = (($signed(pool_win2_46_fu_3030_p16) < $signed(zext_ln83_59_fu_3224_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_45_fu_3378_p2 = (($signed(pool_win2_15_fu_544) < $signed(zext_ln83_60_fu_3375_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_46_fu_3401_p2 = (($signed(conv2_out_dout) < $signed(zext_ln83_61_fu_3397_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_990_p2 = (($signed(pool_win2_32_reg_4455) < $signed(zext_ln83_fu_987_p1)) ? 1'b1 : 1'b0);

assign icmp_ln110_10_fu_2446_p2 = ((temp_424_fu_2436_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_11_fu_2804_p2 = ((temp_431_fu_2794_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_12_fu_3162_p2 = ((temp_438_fu_3152_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_13_fu_3361_p2 = ((temp_445_fu_3351_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_14_fu_3501_p2 = ((temp_452_fu_3491_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_8_fu_1730_p2 = ((temp_410_fu_1720_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_9_fu_2088_p2 = ((temp_417_fu_2078_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_1698_p2 = ((temp_403_reg_4504 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_638_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 8'd196) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_659_p2 = ((ap_sig_allocacmp_pool_col_load == 4'd14) ? 1'b1 : 1'b0);

assign select_ln79_4_fu_679_p3 = ((icmp_ln80_fu_659_p2[0:0] == 1'b1) ? add_ln79_2_fu_673_p2 : ap_sig_allocacmp_pool_row_load);

assign select_ln79_5_fu_703_p3 = ((icmp_ln80_fu_659_p2[0:0] == 1'b1) ? cmp15_i_mid1_fu_691_p2 : cmp15_i115_fu_697_p2);

assign select_ln79_fu_665_p3 = ((icmp_ln80_fu_659_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_pool_col_load);

assign start_out = real_start;

assign temp_400_fu_1001_p3 = ((xor_ln105_fu_995_p2[0:0] == 1'b1) ? trunc_ln152_reg_4461 : temp_reg_4466);

assign temp_401_fu_1336_p3 = ((xor_ln105_24_fu_1331_p2[0:0] == 1'b1) ? trunc_ln80_30_fu_1168_p1 : temp_400_reg_4483);

assign temp_403_fu_1358_p3 = ((xor_ln105_25_fu_1352_p2[0:0] == 1'b1) ? trunc_ln88_reg_4478 : temp_401_fu_1336_p3);

assign temp_404_fu_1703_p3 = ((icmp_ln110_fu_1698_p2[0:0] == 1'b1) ? 33'd0 : trunc_ln83_reg_4509);

assign temp_405_fu_1025_p3 = ((tmp_8_fu_1017_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_29_fu_827_p1);

assign temp_407_fu_1049_p3 = ((xor_ln105_26_fu_1043_p2[0:0] == 1'b1) ? trunc_ln152_1_fu_910_p1 : temp_405_fu_1025_p3);

assign temp_408_fu_1384_p3 = ((xor_ln105_27_fu_1378_p2[0:0] == 1'b1) ? trunc_ln80_28_fu_1164_p1 : temp_407_reg_4493);

assign temp_410_fu_1720_p3 = ((xor_ln105_28_fu_1715_p2[0:0] == 1'b1) ? trunc_ln88_1_reg_4499 : temp_408_reg_4514);

assign temp_411_fu_1736_p3 = ((icmp_ln110_8_fu_1730_p2[0:0] == 1'b1) ? 33'd0 : trunc_ln83_8_fu_1726_p1);

assign temp_412_fu_1409_p3 = ((tmp_9_fu_1401_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_27_fu_1160_p1);

assign temp_414_fu_1433_p3 = ((xor_ln105_29_fu_1427_p2[0:0] == 1'b1) ? trunc_ln152_2_fu_1251_p1 : temp_412_fu_1409_p3);

assign temp_415_fu_1759_p3 = ((xor_ln105_30_fu_1753_p2[0:0] == 1'b1) ? trunc_ln80_26_fu_1535_p1 : temp_414_reg_4524);

assign temp_417_fu_2078_p3 = ((xor_ln105_31_fu_2073_p2[0:0] == 1'b1) ? trunc_ln88_2_reg_4530 : temp_415_reg_4540);

assign temp_418_fu_2094_p3 = ((icmp_ln110_9_fu_2088_p2[0:0] == 1'b1) ? 33'd0 : trunc_ln83_9_fu_2084_p1);

assign temp_419_fu_1784_p3 = ((tmp_10_fu_1776_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_25_fu_1531_p1);

assign temp_421_fu_1808_p3 = ((xor_ln105_32_fu_1802_p2[0:0] == 1'b1) ? trunc_ln152_3_fu_1618_p1 : temp_419_fu_1784_p3);

assign temp_422_fu_2117_p3 = ((xor_ln105_33_fu_2111_p2[0:0] == 1'b1) ? trunc_ln80_24_fu_1906_p1 : temp_421_reg_4550);

assign temp_424_fu_2436_p3 = ((xor_ln105_34_fu_2431_p2[0:0] == 1'b1) ? trunc_ln88_3_reg_4556 : temp_422_reg_4566);

assign temp_425_fu_2452_p3 = ((icmp_ln110_10_fu_2446_p2[0:0] == 1'b1) ? 33'd0 : trunc_ln83_10_fu_2442_p1);

assign temp_426_fu_2142_p3 = ((tmp_11_fu_2134_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_23_fu_1902_p1);

assign temp_428_fu_2166_p3 = ((xor_ln105_35_fu_2160_p2[0:0] == 1'b1) ? trunc_ln152_4_fu_1989_p1 : temp_426_fu_2142_p3);

assign temp_429_fu_2475_p3 = ((xor_ln105_36_fu_2469_p2[0:0] == 1'b1) ? trunc_ln80_22_fu_2264_p1 : temp_428_reg_4576);

assign temp_431_fu_2794_p3 = ((xor_ln105_37_fu_2789_p2[0:0] == 1'b1) ? trunc_ln88_4_reg_4582 : temp_429_reg_4592);

assign temp_432_fu_2810_p3 = ((icmp_ln110_11_fu_2804_p2[0:0] == 1'b1) ? 33'd0 : trunc_ln83_11_fu_2800_p1);

assign temp_433_fu_2500_p3 = ((tmp_12_fu_2492_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_21_fu_2260_p1);

assign temp_435_fu_2524_p3 = ((xor_ln105_38_fu_2518_p2[0:0] == 1'b1) ? trunc_ln152_5_fu_2347_p1 : temp_433_fu_2500_p3);

assign temp_436_fu_2833_p3 = ((xor_ln105_39_fu_2827_p2[0:0] == 1'b1) ? trunc_ln80_20_fu_2622_p1 : temp_435_reg_4602);

assign temp_438_fu_3152_p3 = ((xor_ln105_40_fu_3147_p2[0:0] == 1'b1) ? trunc_ln88_5_reg_4608 : temp_436_reg_4618);

assign temp_439_fu_3168_p3 = ((icmp_ln110_12_fu_3162_p2[0:0] == 1'b1) ? 33'd0 : trunc_ln83_12_fu_3158_p1);

assign temp_440_fu_2858_p3 = ((tmp_13_fu_2850_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_19_fu_2618_p1);

assign temp_442_fu_2882_p3 = ((xor_ln105_41_fu_2876_p2[0:0] == 1'b1) ? trunc_ln152_6_fu_2705_p1 : temp_440_fu_2858_p3);

assign temp_443_fu_3191_p3 = ((xor_ln105_42_fu_3185_p2[0:0] == 1'b1) ? trunc_ln80_18_fu_2980_p1 : temp_442_reg_4628);

assign temp_445_fu_3351_p3 = ((xor_ln105_43_fu_3346_p2[0:0] == 1'b1) ? trunc_ln88_6_reg_4634 : temp_443_reg_4644);

assign temp_446_fu_3367_p3 = ((icmp_ln110_13_fu_3361_p2[0:0] == 1'b1) ? 33'd0 : trunc_ln83_13_fu_3357_p1);

assign temp_447_fu_3216_p3 = ((tmp_14_fu_3208_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_17_fu_2976_p1);

assign temp_449_fu_3240_p3 = ((xor_ln105_44_fu_3234_p2[0:0] == 1'b1) ? trunc_ln116_fu_3063_p1 : temp_447_fu_3216_p3);

assign temp_450_fu_3390_p3 = ((xor_ln105_45_fu_3384_p2[0:0] == 1'b1) ? trunc_ln80_fu_3331_p1 : temp_449_reg_4654);

assign temp_452_fu_3491_p3 = ((xor_ln105_46_fu_3486_p2[0:0] == 1'b1) ? trunc_ln90_reg_4660 : temp_450_reg_4670);

assign temp_453_fu_3507_p3 = ((icmp_ln110_14_fu_3501_p2[0:0] == 1'b1) ? 33'd0 : trunc_ln83_14_fu_3497_p1);

assign temp_fu_816_p3 = ((tmp_fu_808_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_31_fu_711_p1);

assign tmp_10_fu_1776_p3 = pool_win2_6_fu_508[32'd39];

assign tmp_11_fu_2134_p3 = pool_win2_8_fu_516[32'd39];

assign tmp_12_fu_2492_p3 = pool_win2_10_fu_524[32'd39];

assign tmp_13_fu_2850_p3 = pool_win2_12_fu_532[32'd39];

assign tmp_14_fu_3208_p3 = pool_win2_14_fu_540[32'd39];

assign tmp_8_fu_1017_p3 = pool_win2_2_fu_492[32'd39];

assign tmp_9_fu_1401_p3 = pool_win2_4_fu_500[32'd39];

assign tmp_fu_808_p3 = pool_win2_fu_484[32'd39];

assign trunc_ln116_fu_3063_p1 = pool_win2_46_fu_3030_p16[38:0];

assign trunc_ln152_1_fu_910_p1 = pool_win2_40_fu_877_p16[38:0];

assign trunc_ln152_2_fu_1251_p1 = pool_win2_41_fu_1218_p16[38:0];

assign trunc_ln152_3_fu_1618_p1 = pool_win2_42_fu_1585_p16[38:0];

assign trunc_ln152_4_fu_1989_p1 = pool_win2_43_fu_1956_p16[38:0];

assign trunc_ln152_5_fu_2347_p1 = pool_win2_44_fu_2314_p16[38:0];

assign trunc_ln152_6_fu_2705_p1 = pool_win2_45_fu_2672_p16[38:0];

assign trunc_ln152_fu_801_p1 = pool_win2_32_fu_767_p16[38:0];

assign trunc_ln79_fu_687_p1 = select_ln79_4_fu_679_p3[0:0];

assign trunc_ln80_17_fu_2976_p1 = pool_win2_14_fu_540[38:0];

assign trunc_ln80_18_fu_2980_p1 = pool_win2_13_fu_536[38:0];

assign trunc_ln80_19_fu_2618_p1 = pool_win2_12_fu_532[38:0];

assign trunc_ln80_20_fu_2622_p1 = pool_win2_11_fu_528[38:0];

assign trunc_ln80_21_fu_2260_p1 = pool_win2_10_fu_524[38:0];

assign trunc_ln80_22_fu_2264_p1 = pool_win2_9_fu_520[38:0];

assign trunc_ln80_23_fu_1902_p1 = pool_win2_8_fu_516[38:0];

assign trunc_ln80_24_fu_1906_p1 = pool_win2_7_fu_512[38:0];

assign trunc_ln80_25_fu_1531_p1 = pool_win2_6_fu_508[38:0];

assign trunc_ln80_26_fu_1535_p1 = pool_win2_5_fu_504[38:0];

assign trunc_ln80_27_fu_1160_p1 = pool_win2_4_fu_500[38:0];

assign trunc_ln80_28_fu_1164_p1 = pool_win2_3_fu_496[38:0];

assign trunc_ln80_29_fu_827_p1 = pool_win2_2_fu_492[38:0];

assign trunc_ln80_30_fu_1168_p1 = pool_win2_1_fu_488[38:0];

assign trunc_ln80_31_fu_711_p1 = pool_win2_fu_484[38:0];

assign trunc_ln80_fu_3331_p1 = pool_win2_15_fu_544[38:0];

assign trunc_ln83_10_fu_2442_p1 = temp_424_fu_2436_p3[32:0];

assign trunc_ln83_11_fu_2800_p1 = temp_431_fu_2794_p3[32:0];

assign trunc_ln83_12_fu_3158_p1 = temp_438_fu_3152_p3[32:0];

assign trunc_ln83_13_fu_3357_p1 = temp_445_fu_3351_p3[32:0];

assign trunc_ln83_14_fu_3497_p1 = temp_452_fu_3491_p3[32:0];

assign trunc_ln83_8_fu_1726_p1 = temp_410_fu_1720_p3[32:0];

assign trunc_ln83_9_fu_2084_p1 = temp_417_fu_2078_p3[32:0];

assign trunc_ln83_fu_1365_p1 = temp_403_fu_1358_p3[32:0];

assign trunc_ln88_1_fu_1172_p1 = conv2_out_dout[38:0];

assign trunc_ln88_2_fu_1539_p1 = conv2_out_dout[38:0];

assign trunc_ln88_3_fu_1910_p1 = conv2_out_dout[38:0];

assign trunc_ln88_4_fu_2268_p1 = conv2_out_dout[38:0];

assign trunc_ln88_5_fu_2626_p1 = conv2_out_dout[38:0];

assign trunc_ln88_6_fu_2984_p1 = conv2_out_dout[38:0];

assign trunc_ln88_fu_831_p1 = conv2_out_dout[38:0];

assign trunc_ln90_fu_3335_p1 = conv2_out_dout[38:0];

assign xor_ln105_24_fu_1331_p2 = (icmp_ln105_24_reg_4488 ^ 1'd1);

assign xor_ln105_25_fu_1352_p2 = (icmp_ln105_25_fu_1347_p2 ^ 1'd1);

assign xor_ln105_26_fu_1043_p2 = (icmp_ln105_26_fu_1037_p2 ^ 1'd1);

assign xor_ln105_27_fu_1378_p2 = (icmp_ln105_27_fu_1372_p2 ^ 1'd1);

assign xor_ln105_28_fu_1715_p2 = (icmp_ln105_28_reg_4519 ^ 1'd1);

assign xor_ln105_29_fu_1427_p2 = (icmp_ln105_29_fu_1421_p2 ^ 1'd1);

assign xor_ln105_30_fu_1753_p2 = (icmp_ln105_30_fu_1747_p2 ^ 1'd1);

assign xor_ln105_31_fu_2073_p2 = (icmp_ln105_31_reg_4545 ^ 1'd1);

assign xor_ln105_32_fu_1802_p2 = (icmp_ln105_32_fu_1796_p2 ^ 1'd1);

assign xor_ln105_33_fu_2111_p2 = (icmp_ln105_33_fu_2105_p2 ^ 1'd1);

assign xor_ln105_34_fu_2431_p2 = (icmp_ln105_34_reg_4571 ^ 1'd1);

assign xor_ln105_35_fu_2160_p2 = (icmp_ln105_35_fu_2154_p2 ^ 1'd1);

assign xor_ln105_36_fu_2469_p2 = (icmp_ln105_36_fu_2463_p2 ^ 1'd1);

assign xor_ln105_37_fu_2789_p2 = (icmp_ln105_37_reg_4597 ^ 1'd1);

assign xor_ln105_38_fu_2518_p2 = (icmp_ln105_38_fu_2512_p2 ^ 1'd1);

assign xor_ln105_39_fu_2827_p2 = (icmp_ln105_39_fu_2821_p2 ^ 1'd1);

assign xor_ln105_40_fu_3147_p2 = (icmp_ln105_40_reg_4623 ^ 1'd1);

assign xor_ln105_41_fu_2876_p2 = (icmp_ln105_41_fu_2870_p2 ^ 1'd1);

assign xor_ln105_42_fu_3185_p2 = (icmp_ln105_42_fu_3179_p2 ^ 1'd1);

assign xor_ln105_43_fu_3346_p2 = (icmp_ln105_43_reg_4649 ^ 1'd1);

assign xor_ln105_44_fu_3234_p2 = (icmp_ln105_44_fu_3228_p2 ^ 1'd1);

assign xor_ln105_45_fu_3384_p2 = (icmp_ln105_45_fu_3378_p2 ^ 1'd1);

assign xor_ln105_46_fu_3486_p2 = (icmp_ln105_46_reg_4675 ^ 1'd1);

assign xor_ln105_fu_995_p2 = (icmp_ln105_fu_990_p2 ^ 1'd1);

assign zext_ln83_32_fu_1007_p1 = temp_400_fu_1001_p3;

assign zext_ln83_33_fu_1343_p1 = temp_401_fu_1336_p3;

assign zext_ln83_34_fu_1710_p1 = temp_404_fu_1703_p3;

assign zext_ln83_35_fu_1033_p1 = temp_405_fu_1025_p3;

assign zext_ln83_36_fu_1369_p1 = temp_407_reg_4493;

assign zext_ln83_37_fu_1391_p1 = temp_408_fu_1384_p3;

assign zext_ln83_38_fu_2069_p1 = temp_411_reg_4535;

assign zext_ln83_39_fu_1417_p1 = temp_412_fu_1409_p3;

assign zext_ln83_40_fu_1744_p1 = temp_414_reg_4524;

assign zext_ln83_41_fu_1766_p1 = temp_415_fu_1759_p3;

assign zext_ln83_42_fu_2427_p1 = temp_418_reg_4561;

assign zext_ln83_43_fu_1792_p1 = temp_419_fu_1784_p3;

assign zext_ln83_44_fu_2102_p1 = temp_421_reg_4550;

assign zext_ln83_45_fu_2124_p1 = temp_422_fu_2117_p3;

assign zext_ln83_46_fu_2785_p1 = temp_425_reg_4587;

assign zext_ln83_47_fu_2150_p1 = temp_426_fu_2142_p3;

assign zext_ln83_48_fu_2460_p1 = temp_428_reg_4576;

assign zext_ln83_49_fu_2482_p1 = temp_429_fu_2475_p3;

assign zext_ln83_50_fu_3143_p1 = temp_432_reg_4613;

assign zext_ln83_51_fu_2508_p1 = temp_433_fu_2500_p3;

assign zext_ln83_52_fu_2818_p1 = temp_435_reg_4602;

assign zext_ln83_53_fu_2840_p1 = temp_436_fu_2833_p3;

assign zext_ln83_54_fu_3342_p1 = temp_439_reg_4639;

assign zext_ln83_55_fu_2866_p1 = temp_440_fu_2858_p3;

assign zext_ln83_56_fu_3176_p1 = temp_442_reg_4628;

assign zext_ln83_57_fu_3198_p1 = temp_443_fu_3191_p3;

assign zext_ln83_58_fu_3482_p1 = temp_446_reg_4665;

assign zext_ln83_59_fu_3224_p1 = temp_447_fu_3216_p3;

assign zext_ln83_60_fu_3375_p1 = temp_449_reg_4654;

assign zext_ln83_61_fu_3397_p1 = temp_450_fu_3390_p3;

assign zext_ln83_62_fu_3515_p1 = temp_453_reg_4680;

assign zext_ln83_fu_987_p1 = temp_reg_4466;

endmodule //encode_pool2
