`include "defines.svh"
`include "my_cpu_defines.svh"

module my_cpu #(
    parameter string INST_MEM_FILE = "none",
    parameter string DATA_MEM_FILE = "none",
    parameter string DATA_MEM_FILE_0 = "none",
    parameter string DATA_MEM_FILE_1 = "none",
    parameter string DATA_MEM_FILE_2 = "none",
    parameter string DATA_MEM_FILE_3 = "none"
) (
    input  logic        i_sys_clk_p,
    input  logic        i_sys_clk_n,
    input  logic        uart_rx,
    output logic        uart_tx,
    output logic [31:0] led
    `ifdef DEBUG_EN
    ,
    output logic [31:0] debug_inst_pc,
    output logic [31:0] debug_wb_pc,
    output logic [4:0]  debug_wb_rf_addr,
    output logic [31:0] debug_wb_rf_data,
    output logic        debug_wb_rf_wen,
    output logic [31:0] debug_data
    `endif
);

    logic clk;
    logic clk_uart;
    logic pll_locked;
    logic soc_rst_n;
    logic plic_irq;
    logic [5:0] por_cnt;

    PLL u_pll (
        .clk_out1(clk),
        .locked(pll_locked),
        .clk_in1_p(i_sys_clk_p),
        .clk_in1_n(i_sys_clk_n)
    );

    // The board top does not expose a separate UART tick clock; use the
    // UART's internal baud generator and keep the external tick input quiet.
    assign clk_uart = 1'b0;

    always_ff @(posedge clk) begin
        if (!pll_locked) begin
            por_cnt <= 6'd0;
        end else if (por_cnt != 6'd50) begin
            por_cnt <= por_cnt + 6'd1;
        end
    end

    assign soc_rst_n = pll_locked && (por_cnt == 6'd50);

    logic [31:0] imem_rdata;
    logic [31:0] imem_addr;
    logic        imem_en;

    logic [31:0] cpu_dmem_rdata;
    logic [31:0] cpu_dmem_addr;
    logic [3:0]  cpu_dmem_wen;
    logic        cpu_dmem_en;
    logic [31:0] cpu_dmem_wdata;

    logic        ram_en;
    logic [31:0] ram_addr;
    logic [3:0]  ram_wen;
    logic [31:0] ram_wdata;
    logic [31:0] ram_rdata;

    logic        io_sel;
    logic        io_re;
    logic [3:0]  io_wen;
    logic [31:0] io_addr;
    logic [31:0] io_wdata;
    logic [31:0] io_rdata;

    logic        plic_sel;
    logic        plic_re;
    logic        plic_we;
    logic [31:0] plic_addr;
    logic [31:0] plic_wdata;
    logic [31:0] plic_rdata;

    logic [`PLIC_NUM_INTERRUPTS-1:0] io_interrupts;
    logic [`PLIC_NUM_INTERRUPTS-1:0] plic_interrupts;

    assign plic_interrupts = io_interrupts;

    cpu_top u_cpu_top (
        .clk(clk),
        .rst_n(soc_rst_n),
        .imem_rdata(imem_rdata),
        .imem_addr(imem_addr),
        .imem_en(imem_en),
        .dmem_rdata(cpu_dmem_rdata),
        .dmem_addr(cpu_dmem_addr),
        .dmem_wen(cpu_dmem_wen),
        .dmem_en(cpu_dmem_en),
        .dmem_wdata(cpu_dmem_wdata),
        .plic_irq(plic_irq)
        `ifdef DEBUG_EN
        ,
        .debug_wb_pc(debug_wb_pc),
        .debug_wb_rf_addr(debug_wb_rf_addr),
        .debug_wb_rf_data(debug_wb_rf_data),
        .debug_wb_rf_wen(debug_wb_rf_wen),
        .debug_data(debug_data)
        `endif
    );

    `ifdef DEBUG_EN
    assign debug_inst_pc = imem_addr;
    `endif

    soc_inst_ram #(
        .MEM_FILE(INST_MEM_FILE)
    ) u_inst_ram (
        .clk(clk),
        .addr(imem_addr),
        .en(imem_en),
        .rdata(imem_rdata)
    );

    soc_data_ram #(
        .MEM_FILE(DATA_MEM_FILE),
        .MEM_FILE_0(DATA_MEM_FILE_0),
        .MEM_FILE_1(DATA_MEM_FILE_1),
        .MEM_FILE_2(DATA_MEM_FILE_2),
        .MEM_FILE_3(DATA_MEM_FILE_3)
    ) u_data_ram (
        .clk(clk),
        .addr(ram_addr),
        .en(ram_en),
        .wen(ram_wen),
        .wdata(ram_wdata),
        .rdata(ram_rdata)
    );

    bridge u_bridge (
        .clk(clk),
        .rst_n(soc_rst_n),
        .cpu_dmem_en(cpu_dmem_en),
        .cpu_dmem_addr(cpu_dmem_addr),
        .cpu_dmem_wen(cpu_dmem_wen),
        .cpu_dmem_wdata(cpu_dmem_wdata),
        .cpu_dmem_rdata(cpu_dmem_rdata),
        .ram_en(ram_en),
        .ram_addr(ram_addr),
        .ram_wen(ram_wen),
        .ram_wdata(ram_wdata),
        .ram_rdata(ram_rdata),
        .io_sel(io_sel),
        .io_re(io_re),
        .io_wen(io_wen),
        .io_addr(io_addr),
        .io_wdata(io_wdata),
        .io_rdata(io_rdata),
        .plic_sel(plic_sel),
        .plic_re(plic_re),
        .plic_we(plic_we),
        .plic_addr(plic_addr),
        .plic_wdata(plic_wdata),
        .plic_rdata(plic_rdata)
    );

    IO u_io (
        .clk(clk),
        .rst_n(soc_rst_n),
        .clk_uart(clk_uart),
        .io_sel(io_sel),
        .io_re(io_re),
        .io_wen(io_wen),
        .io_addr(io_addr),
        .io_wdata(io_wdata),
        .io_rdata(io_rdata),
        .uart_rx(uart_rx),
        .uart_tx(uart_tx),
        .led(led),
        .peripheral_interrupts(io_interrupts)
    );

    PLIC u_plic (
        .clk(clk),
        .rst_n(soc_rst_n),
        .peripheral_interrupts(plic_interrupts),
        .plic_irq(plic_irq),
        .plic_sel(plic_sel),
        .plic_we(plic_we),
        .plic_re(plic_re),
        .plic_addr(plic_addr),
        .plic_wdata(plic_wdata),
        .plic_rdata(plic_rdata)
    );

endmodule

module soc_inst_ram #(
    parameter int WORDS = 4096,
    parameter string MEM_FILE = "none"
) (
    input  logic        clk,
    input  logic [31:0] addr,
    input  logic        en,
    output logic [31:0] rdata
);
    localparam int INDEX_WIDTH = $clog2(WORDS);
    logic [31:0] mem [0:WORDS-1];

    // Initialize memory from hex file (replaces XPM MEMORY_INIT_FILE)
    initial begin
        if (MEM_FILE != "none") begin
            $readmemh(MEM_FILE, mem);
        end
    end

    // Registered read — 1-cycle latency
    always_ff @(posedge clk) begin
        if (en) begin
            rdata <= mem[addr[INDEX_WIDTH+1:2]];
        end
    end
endmodule

module soc_data_ram #(
    parameter int WORDS = 65536,
    parameter string MEM_FILE = "none",
    parameter string MEM_FILE_0 = "none",
    parameter string MEM_FILE_1 = "none",
    parameter string MEM_FILE_2 = "none",
    parameter string MEM_FILE_3 = "none"
) (
    input  logic        clk,
    input  logic [31:0] addr,
    input  logic        en,
    input  logic [3:0]  wen,
    input  logic [31:0] wdata,
    output logic [31:0] rdata
);
    localparam int INDEX_WIDTH = $clog2(WORDS);
    logic [31:0] mem [0:WORDS-1];

    // Combinational read — single-cycle access
    assign rdata = en ? mem[addr[INDEX_WIDTH+1:2]] : 32'd0;

    // Synchronous write with byte enables
    always_ff @(posedge clk) begin
        if (en) begin
            if (wen[0]) mem[addr[INDEX_WIDTH+1:2]][7:0]   <= wdata[7:0];
            if (wen[1]) mem[addr[INDEX_WIDTH+1:2]][15:8]  <= wdata[15:8];
            if (wen[2]) mem[addr[INDEX_WIDTH+1:2]][23:16] <= wdata[23:16];
            if (wen[3]) mem[addr[INDEX_WIDTH+1:2]][31:24] <= wdata[31:24];
        end
    end
endmodule
