Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan 20 19:48:51 2025
| Host         : DESKTOP-K0AUQRV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file YAHTZEE_control_sets_placed.rpt
| Design       : YAHTZEE
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             163 |           66 |
| No           | No                    | Yes                    |             115 |           59 |
| No           | Yes                   | No                     |              49 |           13 |
| Yes          | No                    | No                     |              28 |            9 |
| Yes          | No                    | Yes                    |               9 |            3 |
| Yes          | Yes                   | No                     |               5 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------+---------------------------------+------------------+----------------+--------------+
|        Clock Signal        |       Enable Signal       |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------+---------------------------------+------------------+----------------+--------------+
|  fsm/intermitente_reg_0    |                           | display/HZ2/CLK_TEMP_reg_1      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                           | fsm/sumturno1                   |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG             | fsm/caso_punto[3]_i_1_n_0 | fsm/reset                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG             | fsm/letras0               |                                 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG             | fsm/tirar_dados0          | fsm/tirar_dados[4]_i_1_n_0      |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG             | enter/U3/enter_def        | fsm/reset                       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG             | puntuaciones1n_0_616_BUFG |                                 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG             | puntuaciones2n_0_849_BUFG |                                 |                2 |              6 |         3.00 |
|  digisel_reg[7]_i_2_n_0    |                           | fsm/intermitente                |                5 |              7 |         1.40 |
|  digisel_reg[7]_i_2_n_0    |                           | fsm/intermitente_reg_0          |                4 |              8 |         2.00 |
|  digisel_reg[7]_i_2_n_0    |                           | display/HZ2/CLK_TEMP_reg_1      |                2 |              8 |         4.00 |
|  digisel_reg[7]_i_2_n_0    | fsm/E[0]                  |                                 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG             |                           | display/HZ1/CONTADOR0           |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG             |                           | display/HZ2/CONTADOR[0]_i_1_n_0 |                6 |             24 |         4.00 |
|  puntuaciones1n_0_616_BUFG |                           |                                 |               12 |             27 |         2.25 |
|  puntuaciones2n_0_849_BUFG |                           |                                 |               10 |             27 |         2.70 |
|  clk_IBUF_BUFG             |                           | fsm/reset                       |               44 |             88 |         2.00 |
|  clk_IBUF_BUFG             |                           |                                 |               44 |            112 |         2.55 |
+----------------------------+---------------------------+---------------------------------+------------------+----------------+--------------+


