{
  "module_name": "gic_v3.h",
  "hash_id": "2bf83a568dc15266ec86f3fd2b428516e7b6c7f9be7dc8303bed63a95d8dc59a",
  "original_prompt": "Ingested from linux-6.6.14/tools/testing/selftests/kvm/include/aarch64/gic_v3.h",
  "human_readable_source": " \n \n\n#ifndef SELFTEST_KVM_GICV3_H\n#define SELFTEST_KVM_GICV3_H\n\n#include <asm/sysreg.h>\n\n \n#define GICD_CTLR\t\t\t0x0000\n#define GICD_TYPER\t\t\t0x0004\n#define GICD_IGROUPR\t\t\t0x0080\n#define GICD_ISENABLER\t\t\t0x0100\n#define GICD_ICENABLER\t\t\t0x0180\n#define GICD_ISPENDR\t\t\t0x0200\n#define GICD_ICPENDR\t\t\t0x0280\n#define GICD_ICACTIVER\t\t\t0x0380\n#define GICD_ISACTIVER\t\t\t0x0300\n#define GICD_IPRIORITYR\t\t\t0x0400\n#define GICD_ICFGR\t\t\t0x0C00\n\n \n#define GICD_CTLR_RWP\t\t\t(1U << 31)\n#define GICD_CTLR_nASSGIreq\t\t(1U << 8)\n#define GICD_CTLR_ARE_NS\t\t(1U << 4)\n#define GICD_CTLR_ENABLE_G1A\t\t(1U << 1)\n#define GICD_CTLR_ENABLE_G1\t\t(1U << 0)\n\n#define GICD_TYPER_SPIS(typer)\t\t((((typer) & 0x1f) + 1) * 32)\n#define GICD_INT_DEF_PRI_X4\t\t0xa0a0a0a0\n\n \n#define GICR_CTLR\t\t\t0x000\n#define GICR_WAKER\t\t\t0x014\n\n#define GICR_CTLR_RWP\t\t\t(1U << 3)\n\n#define GICR_WAKER_ProcessorSleep\t(1U << 1)\n#define GICR_WAKER_ChildrenAsleep\t(1U << 2)\n\n \n#define GICR_IGROUPR0\t\t\tGICD_IGROUPR\n#define GICR_ISENABLER0\t\t\tGICD_ISENABLER\n#define GICR_ICENABLER0\t\t\tGICD_ICENABLER\n#define GICR_ISPENDR0\t\t\tGICD_ISPENDR\n#define GICR_ISACTIVER0\t\t\tGICD_ISACTIVER\n#define GICR_ICACTIVER0\t\t\tGICD_ICACTIVER\n#define GICR_ICENABLER\t\t\tGICD_ICENABLER\n#define GICR_ICACTIVER\t\t\tGICD_ICACTIVER\n#define GICR_IPRIORITYR0\t\tGICD_IPRIORITYR\n\n \n#define SYS_ICC_PMR_EL1\t\t\tsys_reg(3, 0, 4, 6, 0)\n#define SYS_ICC_IAR1_EL1\t\tsys_reg(3, 0, 12, 12, 0)\n#define SYS_ICC_EOIR1_EL1\t\tsys_reg(3, 0, 12, 12, 1)\n#define SYS_ICC_DIR_EL1\t\t\tsys_reg(3, 0, 12, 11, 1)\n#define SYS_ICC_CTLR_EL1\t\tsys_reg(3, 0, 12, 12, 4)\n#define SYS_ICC_SRE_EL1\t\t\tsys_reg(3, 0, 12, 12, 5)\n#define SYS_ICC_GRPEN1_EL1\t\tsys_reg(3, 0, 12, 12, 7)\n\n#define SYS_ICV_AP1R0_EL1\t\tsys_reg(3, 0, 12, 9, 0)\n\n#define ICC_PMR_DEF_PRIO\t\t0xf0\n\n#define ICC_SRE_EL1_SRE\t\t\t(1U << 0)\n\n#define ICC_IGRPEN1_EL1_ENABLE\t\t(1U << 0)\n\n#define GICV3_MAX_CPUS\t\t\t512\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}