Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May  7 20:25:37 2024
| Host         : DESKTOP-TJMPVE6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: debounce_unit/out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 106 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.040     -121.107                     32                  487        0.043        0.000                      0                  487        3.000        0.000                       0                   114  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0     {0.000 19.861}     39.722          25.175          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0_1   {0.000 19.861}     39.722          25.175          
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0          2.607        0.000                      0                  437        0.158        0.000                      0                  437        4.500        0.000                       0                    88  
  clk_25mhz_clk_wiz_0          35.799        0.000                      0                   30        0.141        0.000                      0                   30       19.361        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0_1        2.607        0.000                      0                  437        0.158        0.000                      0                  437        4.500        0.000                       0                    88  
  clk_25mhz_clk_wiz_0_1        35.803        0.000                      0                   30        0.141        0.000                      0                   30       19.361        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0         -5.040     -121.107                     32                   32        0.120        0.000                      0                   32  
clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0          2.607        0.000                      0                  437        0.081        0.000                      0                  437  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0         -5.037     -121.008                     32                   32        0.123        0.000                      0                   32  
clk_25mhz_clk_wiz_0_1   clk_25mhz_clk_wiz_0          35.799        0.000                      0                   30        0.043        0.000                      0                   30  
clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0_1        2.607        0.000                      0                  437        0.081        0.000                      0                  437  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0_1       -5.040     -121.107                     32                   32        0.120        0.000                      0                   32  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0_1       -5.037     -121.008                     32                   32        0.123        0.000                      0                   32  
clk_25mhz_clk_wiz_0     clk_25mhz_clk_wiz_0_1        35.799        0.000                      0                   30        0.043        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.305ns (17.855%)  route 6.004ns (82.145%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.497     2.066    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.124     2.190 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.190    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I0_O)      0.241     2.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.410     4.841    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I4_O)        0.298     5.139 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.097     6.237    vga_timing_unit/douta[7]
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.361 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.361    vga_timing_unit_n_15
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.936    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)        0.031     8.967    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.558ns (8.741%)  route 5.826ns (91.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 r  bram_addr_reg/P[14]
                         net (fo=28, routed)          5.326     4.898    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y5           LUT5 (Prop_lut5_I3_O)        0.124     5.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.500     5.522    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.905    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.462    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.558ns (8.961%)  route 5.669ns (91.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 r  bram_addr_reg/P[14]
                         net (fo=28, routed)          5.327     4.899    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.124     5.023 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.343     5.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.485     8.489    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.981    
                         clock uncertainty           -0.077     8.903    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.460    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 1.243ns (18.387%)  route 5.517ns (81.613%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.562    -0.950    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.299     1.806    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I4_O)        0.124     1.930 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.930    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.241     2.171 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           2.091     4.262    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I4_O)        0.298     4.560 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.127     5.687    vga_timing_unit/douta[6]
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.811 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.811    vga_timing_unit_n_16
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.936    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)        0.032     8.968    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 0.434ns (7.345%)  route 5.475ns (92.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434    -0.428 r  bram_addr_reg/P[9]
                         net (fo=28, routed)          5.475     5.047    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.905    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     8.339    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.641ns (25.511%)  route 4.791ns (74.489%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.612    -0.900    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882    -0.018 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.765     1.747    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_5[7]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124     1.871 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.871    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_7_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I1_O)      0.214     2.085 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.241     4.326    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I4_O)        0.297     4.623 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.786     5.408    vga_timing_unit/douta[10]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.532 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.532    vga_timing_unit_n_12
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.077     8.864    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.031     8.895    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.282ns (19.720%)  route 5.219ns (80.280%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.464     2.033    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I2_O)        0.124     2.157 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.157    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     2.374 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.988     4.363    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.299     4.662 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.767     5.429    vga_timing_unit/douta[5]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  vga_timing_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.553    vga_timing_unit_n_17
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.936    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.032     8.968    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.558ns (9.506%)  route 5.312ns (90.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 f  bram_addr_reg/P[14]
                         net (fo=28, routed)          4.970     4.542    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124     4.666 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.343     5.008    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.482     8.486    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.978    
                         clock uncertainty           -0.077     8.900    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.457    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 1.282ns (19.856%)  route 5.174ns (80.144%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.192     1.761    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     1.885 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.885    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_7_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I1_O)      0.217     2.102 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           2.223     4.325    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I4_O)        0.299     4.624 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.760     5.384    vga_timing_unit/douta[8]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.508    vga_timing_unit_n_14
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.443     8.448    clk_100mhz
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.077     8.934    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.032     8.966    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 1.311ns (20.694%)  route 5.024ns (79.306%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.454     2.023    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     2.147 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.147    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_7_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.247     2.394 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.936     4.330    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.298     4.628 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.635     5.263    vga_timing_unit/douta[9]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.387 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.387    vga_timing_unit_n_13
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.443     8.448    clk_100mhz
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.077     8.934    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.031     8.965    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  3.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 debounce_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/counter_reg[3]/Q
                         net (fo=3, routed)           0.076    -0.405    debounce_unit/counter[3]
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.360 r  debounce_unit/out_i_1/O
                         net (fo=1, routed)           0.000    -0.360    debounce_unit/out_i_1_n_0
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
                         clock pessimism              0.253    -0.609    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091    -0.518    debounce_unit/out_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sync_unit/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_unit/sync_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.555    -0.626    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  sync_unit/sync_buffer_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.384    sync_unit/sync_buffer_reg_n_0_[1]
    SLICE_X46Y30         FDRE                                         r  sync_unit/sync_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.824    -0.866    sync_unit/CLK
    SLICE_X46Y30         FDRE                                         r  sync_unit/sync_buffer_reg[2]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.059    -0.552    sync_unit/sync_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.142    -0.339    debounce_unit/button
    SLICE_X48Y31         LUT5 (Prop_lut5_I1_O)        0.048    -0.291 r  debounce_unit/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debounce_unit/counter[2]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[2]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.107    -0.502    debounce_unit/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.143    -0.338    debounce_unit/button
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  debounce_unit/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    debounce_unit/counter[0]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[0]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.092    -0.517    debounce_unit/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.142    -0.339    debounce_unit/button
    SLICE_X48Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  debounce_unit/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    debounce_unit/counter[1]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.091    -0.518    debounce_unit/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sync_unit/sync_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_unit/sync_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.555    -0.626    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  sync_unit/sync_buffer_reg[0]/Q
                         net (fo=1, routed)           0.174    -0.312    sync_unit/sync_buffer_reg_n_0_[0]
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.823    -0.867    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/C
                         clock pessimism              0.240    -0.626    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.066    -0.560    sync_unit/sync_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 debounce_unit/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.466%)  route 0.155ns (45.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/counter_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.326    debounce_unit/counter[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  debounce_unit/counter[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    debounce_unit/counter[3]_i_2_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.092    -0.530    debounce_unit/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.126ns (29.690%)  route 0.298ns (70.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.648    -0.533    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.407 r  bram_addr_reg/P[0]
                         net (fo=27, routed)          0.298    -0.108    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.872    -0.817    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.360    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.307%)  route 0.198ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y34         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.198    -0.260    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.829    -0.861    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.066    -0.520    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.126ns (29.028%)  route 0.308ns (70.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.648    -0.533    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126    -0.407 r  bram_addr_reg/P[7]
                         net (fo=28, routed)          0.308    -0.099    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.872    -0.817    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.360    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y37     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y37     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y31     debounce_unit/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y31     debounce_unit/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y31     debounce_unit/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y31     debounce_unit/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y31     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y31     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y34     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y34     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y37     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y37     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y32     rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y30     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y30     rgb_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y32     rgb_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.799ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.934ns (25.726%)  route 2.697ns (74.274%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.746     2.679    vga_timing_unit/v_pos
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X54Y30         FDCE (Setup_fdce_C_CE)      -0.169    38.479    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 35.799    

Slack (MET) :             35.799ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.934ns (25.726%)  route 2.697ns (74.274%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.746     2.679    vga_timing_unit/v_pos
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X54Y30         FDCE (Setup_fdce_C_CE)      -0.169    38.479    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 35.799    

Slack (MET) :             35.859ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.934ns (26.401%)  route 2.604ns (73.599%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.654     2.586    vga_timing_unit/v_pos
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X55Y32         FDCE (Setup_fdce_C_CE)      -0.205    38.445    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                 35.859    

Slack (MET) :             35.859ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.934ns (26.401%)  route 2.604ns (73.599%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.654     2.586    vga_timing_unit/v_pos
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X55Y32         FDCE (Setup_fdce_C_CE)      -0.205    38.445    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                 35.859    

Slack (MET) :             35.946ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.934ns (27.088%)  route 2.514ns (72.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.564     2.497    vga_timing_unit/v_pos
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X55Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.442    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 35.946    

Slack (MET) :             35.946ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.934ns (27.088%)  route 2.514ns (72.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.564     2.497    vga_timing_unit/v_pos
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X55Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.442    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 35.946    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.554%)  route 0.089ns (32.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.089    -0.393    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.827    -0.863    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.252    -0.610    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.121    -0.489    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.215%)  route 0.084ns (28.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.084    -0.375    vga_timing_unit/v_pos_reg[9]_0[2]
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.330 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.827    -0.863    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.252    -0.610    
    SLICE_X55Y30         FDCE (Hold_fdce_C_D)         0.092    -0.518    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.820%)  route 0.160ns (46.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.160    -0.323    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.278 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.829    -0.861    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.120    -0.487    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.160    -0.298    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga_timing_unit/h_pos[5]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.501    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.744%)  route 0.173ns (45.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.560    -0.621    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.173    -0.285    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.829    -0.861    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.121    -0.500    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.760%)  route 0.185ns (47.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.185    -0.273    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT4 (Prop_lut4_I1_O)        0.043    -0.230 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_timing_unit/h_pos[7]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.491    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.043    -0.229 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[1]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.491    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT4 (Prop_lut4_I1_O)        0.043    -0.229 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[3]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.491    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.000%)  route 0.185ns (47.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.185    -0.273    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_timing_unit/h_pos[6]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.501    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.227 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/h_pos[2]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.501    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y1    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X55Y31     vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X55Y30     vga_timing_unit/v_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X55Y30     vga_timing_unit/v_pos_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X55Y30     vga_timing_unit/v_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X55Y30     vga_timing_unit/v_pos_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y30     vga_timing_unit/v_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y30     vga_timing_unit/v_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X55Y31     vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.305ns (17.855%)  route 6.004ns (82.145%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.497     2.066    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.124     2.190 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.190    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I0_O)      0.241     2.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.410     4.841    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I4_O)        0.298     5.139 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.097     6.237    vga_timing_unit/douta[7]
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.361 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.361    vga_timing_unit_n_15
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.937    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)        0.031     8.968    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.558ns (8.741%)  route 5.826ns (91.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 r  bram_addr_reg/P[14]
                         net (fo=28, routed)          5.326     4.898    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y5           LUT5 (Prop_lut5_I3_O)        0.124     5.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.500     5.522    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.906    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.463    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.558ns (8.961%)  route 5.669ns (91.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 r  bram_addr_reg/P[14]
                         net (fo=28, routed)          5.327     4.899    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.124     5.023 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.343     5.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.485     8.489    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.981    
                         clock uncertainty           -0.077     8.904    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.461    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 1.243ns (18.387%)  route 5.517ns (81.613%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.562    -0.950    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.299     1.806    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I4_O)        0.124     1.930 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.930    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.241     2.171 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           2.091     4.262    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I4_O)        0.298     4.560 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.127     5.687    vga_timing_unit/douta[6]
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.811 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.811    vga_timing_unit_n_16
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.937    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)        0.032     8.969    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.293ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 0.434ns (7.345%)  route 5.475ns (92.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434    -0.428 r  bram_addr_reg/P[9]
                         net (fo=28, routed)          5.475     5.047    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.906    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     8.340    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  3.293    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.641ns (25.511%)  route 4.791ns (74.489%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.612    -0.900    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882    -0.018 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.765     1.747    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_5[7]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124     1.871 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.871    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_7_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I1_O)      0.214     2.085 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.241     4.326    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I4_O)        0.297     4.623 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.786     5.408    vga_timing_unit/douta[10]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.532 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.532    vga_timing_unit_n_12
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.077     8.865    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.031     8.896    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.282ns (19.720%)  route 5.219ns (80.280%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.464     2.033    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I2_O)        0.124     2.157 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.157    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     2.374 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.988     4.363    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.299     4.662 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.767     5.429    vga_timing_unit/douta[5]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  vga_timing_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.553    vga_timing_unit_n_17
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.937    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.032     8.969    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.558ns (9.506%)  route 5.312ns (90.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 f  bram_addr_reg/P[14]
                         net (fo=28, routed)          4.970     4.542    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124     4.666 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.343     5.008    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.482     8.486    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.978    
                         clock uncertainty           -0.077     8.901    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.458    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 1.282ns (19.856%)  route 5.174ns (80.144%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.192     1.761    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     1.885 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.885    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_7_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I1_O)      0.217     2.102 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           2.223     4.325    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I4_O)        0.299     4.624 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.760     5.384    vga_timing_unit/douta[8]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.508    vga_timing_unit_n_14
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.443     8.448    clk_100mhz
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.077     8.935    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.032     8.967    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 1.311ns (20.694%)  route 5.024ns (79.306%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.454     2.023    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     2.147 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.147    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_7_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.247     2.394 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.936     4.330    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.298     4.628 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.635     5.263    vga_timing_unit/douta[9]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.387 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.387    vga_timing_unit_n_13
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.443     8.448    clk_100mhz
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.077     8.935    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.031     8.966    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  3.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 debounce_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/counter_reg[3]/Q
                         net (fo=3, routed)           0.076    -0.405    debounce_unit/counter[3]
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.360 r  debounce_unit/out_i_1/O
                         net (fo=1, routed)           0.000    -0.360    debounce_unit/out_i_1_n_0
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
                         clock pessimism              0.253    -0.609    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091    -0.518    debounce_unit/out_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sync_unit/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_unit/sync_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.555    -0.626    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  sync_unit/sync_buffer_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.384    sync_unit/sync_buffer_reg_n_0_[1]
    SLICE_X46Y30         FDRE                                         r  sync_unit/sync_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.824    -0.866    sync_unit/CLK
    SLICE_X46Y30         FDRE                                         r  sync_unit/sync_buffer_reg[2]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.059    -0.552    sync_unit/sync_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.142    -0.339    debounce_unit/button
    SLICE_X48Y31         LUT5 (Prop_lut5_I1_O)        0.048    -0.291 r  debounce_unit/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debounce_unit/counter[2]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[2]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.107    -0.502    debounce_unit/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.143    -0.338    debounce_unit/button
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  debounce_unit/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    debounce_unit/counter[0]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[0]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.092    -0.517    debounce_unit/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.142    -0.339    debounce_unit/button
    SLICE_X48Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  debounce_unit/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    debounce_unit/counter[1]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.091    -0.518    debounce_unit/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sync_unit/sync_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_unit/sync_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.555    -0.626    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  sync_unit/sync_buffer_reg[0]/Q
                         net (fo=1, routed)           0.174    -0.312    sync_unit/sync_buffer_reg_n_0_[0]
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.823    -0.867    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/C
                         clock pessimism              0.240    -0.626    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.066    -0.560    sync_unit/sync_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 debounce_unit/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.466%)  route 0.155ns (45.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/counter_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.326    debounce_unit/counter[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  debounce_unit/counter[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    debounce_unit/counter[3]_i_2_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.092    -0.530    debounce_unit/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.126ns (29.690%)  route 0.298ns (70.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.648    -0.533    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.407 r  bram_addr_reg/P[0]
                         net (fo=27, routed)          0.298    -0.108    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.872    -0.817    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.360    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.307%)  route 0.198ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y34         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.198    -0.260    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.829    -0.861    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.066    -0.520    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.126ns (29.028%)  route 0.308ns (70.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.648    -0.533    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126    -0.407 r  bram_addr_reg/P[7]
                         net (fo=28, routed)          0.308    -0.099    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.872    -0.817    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.360    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y37     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y37     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y31     debounce_unit/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y31     debounce_unit/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y31     debounce_unit/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y31     debounce_unit/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y31     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y31     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y34     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y34     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y37     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y37     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y32     rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y30     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y30     rgb_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y32     rgb_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.803ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.934ns (25.726%)  route 2.697ns (74.274%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.746     2.679    vga_timing_unit/v_pos
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.095    38.651    
    SLICE_X54Y30         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 35.803    

Slack (MET) :             35.803ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.934ns (25.726%)  route 2.697ns (74.274%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.746     2.679    vga_timing_unit/v_pos
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.095    38.651    
    SLICE_X54Y30         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 35.803    

Slack (MET) :             35.862ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.934ns (26.401%)  route 2.604ns (73.599%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.654     2.586    vga_timing_unit/v_pos
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.095    38.654    
    SLICE_X55Y32         FDCE (Setup_fdce_C_CE)      -0.205    38.449    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                 35.862    

Slack (MET) :             35.862ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.934ns (26.401%)  route 2.604ns (73.599%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.654     2.586    vga_timing_unit/v_pos
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.095    38.654    
    SLICE_X55Y32         FDCE (Setup_fdce_C_CE)      -0.205    38.449    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                 35.862    

Slack (MET) :             35.949ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.934ns (27.088%)  route 2.514ns (72.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.564     2.497    vga_timing_unit/v_pos
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.095    38.651    
    SLICE_X55Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.446    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 35.949    

Slack (MET) :             35.949ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.934ns (27.088%)  route 2.514ns (72.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.564     2.497    vga_timing_unit/v_pos
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.095    38.651    
    SLICE_X55Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.446    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 35.949    

Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.095    38.654    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.485    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.972    

Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.095    38.654    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.485    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.972    

Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.095    38.654    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.485    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.972    

Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.095    38.654    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.485    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.554%)  route 0.089ns (32.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.089    -0.393    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.827    -0.863    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.252    -0.610    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.121    -0.489    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.215%)  route 0.084ns (28.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.084    -0.375    vga_timing_unit/v_pos_reg[9]_0[2]
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.330 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.827    -0.863    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.252    -0.610    
    SLICE_X55Y30         FDCE (Hold_fdce_C_D)         0.092    -0.518    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.820%)  route 0.160ns (46.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.160    -0.323    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.278 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.829    -0.861    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.120    -0.487    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.160    -0.298    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga_timing_unit/h_pos[5]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.501    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.744%)  route 0.173ns (45.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.560    -0.621    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.173    -0.285    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.829    -0.861    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.121    -0.500    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.760%)  route 0.185ns (47.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.185    -0.273    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT4 (Prop_lut4_I1_O)        0.043    -0.230 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_timing_unit/h_pos[7]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.491    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.043    -0.229 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[1]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.491    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT4 (Prop_lut4_I1_O)        0.043    -0.229 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[3]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.491    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.000%)  route 0.185ns (47.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.185    -0.273    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_timing_unit/h_pos[6]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.501    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.227 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/h_pos[2]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.501    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y1    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X55Y31     vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X54Y31     vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X55Y30     vga_timing_unit/v_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X55Y30     vga_timing_unit/v_pos_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X55Y30     vga_timing_unit/v_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X55Y30     vga_timing_unit/v_pos_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y30     vga_timing_unit/v_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y30     vga_timing_unit/v_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X55Y31     vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y31     vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y32     vga_timing_unit/h_pos_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -5.040ns,  Total Violation     -121.107ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.040ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.085ns  (logic 0.478ns (44.048%)  route 0.607ns (55.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.478    39.251 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=7, routed)           0.607    39.858    y[7]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.899    34.817    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.817    
                         arrival time                         -39.858    
  -------------------------------------------------------------------
                         slack                                 -5.040    

Slack (VIOLATED) :        -4.872ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.094ns  (logic 0.518ns (47.351%)  route 0.576ns (52.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.576    39.867    y[8]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.867    
  -------------------------------------------------------------------
                         slack                                 -4.872    

Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.072ns  (logic 0.518ns (48.331%)  route 0.554ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.554    39.844    y[5]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.844    
  -------------------------------------------------------------------
                         slack                                 -4.850    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.067ns  (logic 0.518ns (48.566%)  route 0.549ns (51.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=8, routed)           0.549    39.839    y[6]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.839    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.833ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.057ns  (logic 0.518ns (48.989%)  route 0.539ns (51.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518    39.288 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.539    39.827    y[3]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.827    
  -------------------------------------------------------------------
                         slack                                 -4.833    

Slack (VIOLATED) :        -4.789ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.011ns  (logic 0.456ns (45.097%)  route 0.555ns (54.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.456    39.229 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=19, routed)          0.555    39.784    y[9]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.784    
  -------------------------------------------------------------------
                         slack                                 -4.789    

Slack (VIOLATED) :        -4.704ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.756%)  route 0.411ns (44.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518    39.288 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.411    39.699    y[2]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.699    
  -------------------------------------------------------------------
                         slack                                 -4.704    

Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.880ns  (logic 0.456ns (51.804%)  route 0.424ns (48.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.456    39.226 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.424    39.650    y[1]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.650    
  -------------------------------------------------------------------
                         slack                                 -4.655    

Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.866ns  (logic 0.456ns (52.674%)  route 0.410ns (47.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.456    39.229 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=10, routed)          0.410    39.638    y[4]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.638    
  -------------------------------------------------------------------
                         slack                                 -4.644    

Slack (VIOLATED) :        -4.642ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.601%)  route 0.411ns (47.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.456    39.226 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.411    39.637    y[0]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.637    
  -------------------------------------------------------------------
                         slack                                 -4.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.922%)  route 0.423ns (72.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=5, routed)           0.423    -0.035    x[2]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.739%)  route 0.453ns (76.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           0.453    -0.028    x[4]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.148ns (27.379%)  route 0.393ns (72.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=4, routed)           0.393    -0.082    x[3]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[3])
                                                     -0.210    -0.209    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.351%)  route 0.458ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.458    -0.000    x[6]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.148ns (25.309%)  route 0.437ns (74.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=6, routed)           0.437    -0.038    x[1]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                     -0.209    -0.208    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.767%)  route 0.472ns (74.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.619    vga_timing_unit/CLK
    SLICE_X56Y32         FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=19, routed)          0.472     0.017    x[9]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.456%)  route 0.480ns (74.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.619    vga_timing_unit/CLK
    SLICE_X56Y32         FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=19, routed)          0.480     0.025    x[8]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[8])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.148ns (24.868%)  route 0.447ns (75.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=20, routed)          0.447    -0.027    x[7]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                     -0.209    -0.208    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (24.995%)  route 0.492ns (75.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.492     0.034    x[0]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.164ns (24.880%)  route 0.495ns (75.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.495     0.037    x[5]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.305ns (17.855%)  route 6.004ns (82.145%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.497     2.066    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.124     2.190 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.190    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I0_O)      0.241     2.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.410     4.841    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I4_O)        0.298     5.139 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.097     6.237    vga_timing_unit/douta[7]
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.361 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.361    vga_timing_unit_n_15
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.936    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)        0.031     8.967    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.558ns (8.741%)  route 5.826ns (91.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 r  bram_addr_reg/P[14]
                         net (fo=28, routed)          5.326     4.898    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y5           LUT5 (Prop_lut5_I3_O)        0.124     5.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.500     5.522    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.905    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.462    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.558ns (8.961%)  route 5.669ns (91.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 r  bram_addr_reg/P[14]
                         net (fo=28, routed)          5.327     4.899    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.124     5.023 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.343     5.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.485     8.489    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.981    
                         clock uncertainty           -0.077     8.903    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.460    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 1.243ns (18.387%)  route 5.517ns (81.613%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.562    -0.950    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.299     1.806    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I4_O)        0.124     1.930 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.930    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.241     2.171 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           2.091     4.262    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I4_O)        0.298     4.560 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.127     5.687    vga_timing_unit/douta[6]
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.811 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.811    vga_timing_unit_n_16
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.936    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)        0.032     8.968    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 0.434ns (7.345%)  route 5.475ns (92.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434    -0.428 r  bram_addr_reg/P[9]
                         net (fo=28, routed)          5.475     5.047    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.905    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     8.339    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.641ns (25.511%)  route 4.791ns (74.489%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.612    -0.900    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882    -0.018 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.765     1.747    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_5[7]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124     1.871 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.871    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_7_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I1_O)      0.214     2.085 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.241     4.326    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I4_O)        0.297     4.623 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.786     5.408    vga_timing_unit/douta[10]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.532 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.532    vga_timing_unit_n_12
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.077     8.864    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.031     8.895    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.282ns (19.720%)  route 5.219ns (80.280%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.464     2.033    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I2_O)        0.124     2.157 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.157    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     2.374 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.988     4.363    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.299     4.662 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.767     5.429    vga_timing_unit/douta[5]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  vga_timing_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.553    vga_timing_unit_n_17
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.936    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.032     8.968    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.558ns (9.506%)  route 5.312ns (90.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 f  bram_addr_reg/P[14]
                         net (fo=28, routed)          4.970     4.542    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124     4.666 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.343     5.008    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.482     8.486    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.978    
                         clock uncertainty           -0.077     8.900    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.457    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 1.282ns (19.856%)  route 5.174ns (80.144%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.192     1.761    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     1.885 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.885    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_7_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I1_O)      0.217     2.102 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           2.223     4.325    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I4_O)        0.299     4.624 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.760     5.384    vga_timing_unit/douta[8]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.508    vga_timing_unit_n_14
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.443     8.448    clk_100mhz
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.077     8.934    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.032     8.966    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 1.311ns (20.694%)  route 5.024ns (79.306%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.454     2.023    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     2.147 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.147    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_7_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.247     2.394 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.936     4.330    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.298     4.628 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.635     5.263    vga_timing_unit/douta[9]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.387 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.387    vga_timing_unit_n_13
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.443     8.448    clk_100mhz
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.077     8.934    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.031     8.965    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  3.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 debounce_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/counter_reg[3]/Q
                         net (fo=3, routed)           0.076    -0.405    debounce_unit/counter[3]
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.360 r  debounce_unit/out_i_1/O
                         net (fo=1, routed)           0.000    -0.360    debounce_unit/out_i_1_n_0
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.077    -0.532    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091    -0.441    debounce_unit/out_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sync_unit/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_unit/sync_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.555    -0.626    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  sync_unit/sync_buffer_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.384    sync_unit/sync_buffer_reg_n_0_[1]
    SLICE_X46Y30         FDRE                                         r  sync_unit/sync_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.824    -0.866    sync_unit/CLK
    SLICE_X46Y30         FDRE                                         r  sync_unit/sync_buffer_reg[2]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.077    -0.534    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.059    -0.475    sync_unit/sync_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.142    -0.339    debounce_unit/button
    SLICE_X48Y31         LUT5 (Prop_lut5_I1_O)        0.048    -0.291 r  debounce_unit/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debounce_unit/counter[2]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[2]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.077    -0.532    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.107    -0.425    debounce_unit/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.143    -0.338    debounce_unit/button
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  debounce_unit/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    debounce_unit/counter[0]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[0]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.077    -0.532    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.092    -0.440    debounce_unit/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.142    -0.339    debounce_unit/button
    SLICE_X48Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  debounce_unit/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    debounce_unit/counter[1]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.077    -0.532    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.091    -0.441    debounce_unit/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sync_unit/sync_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_unit/sync_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.555    -0.626    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  sync_unit/sync_buffer_reg[0]/Q
                         net (fo=1, routed)           0.174    -0.312    sync_unit/sync_buffer_reg_n_0_[0]
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.823    -0.867    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.077    -0.549    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.066    -0.483    sync_unit/sync_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 debounce_unit/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.466%)  route 0.155ns (45.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/counter_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.326    debounce_unit/counter[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  debounce_unit/counter[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    debounce_unit/counter[3]_i_2_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.077    -0.545    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.092    -0.453    debounce_unit/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.126ns (29.690%)  route 0.298ns (70.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.648    -0.533    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.407 r  bram_addr_reg/P[0]
                         net (fo=27, routed)          0.298    -0.108    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.872    -0.817    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.077    -0.466    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.283    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.307%)  route 0.198ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y34         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.198    -0.260    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.829    -0.861    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.274    -0.586    
                         clock uncertainty            0.077    -0.509    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.066    -0.443    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.126ns (29.028%)  route 0.308ns (70.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.648    -0.533    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126    -0.407 r  bram_addr_reg/P[7]
                         net (fo=28, routed)          0.308    -0.099    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.872    -0.817    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.077    -0.466    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.283    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -5.037ns,  Total Violation     -121.008ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.085ns  (logic 0.478ns (44.048%)  route 0.607ns (55.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.478    39.251 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=7, routed)           0.607    39.858    y[7]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.899    34.821    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.821    
                         arrival time                         -39.858    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -4.869ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.094ns  (logic 0.518ns (47.351%)  route 0.576ns (52.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.576    39.867    y[8]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.867    
  -------------------------------------------------------------------
                         slack                                 -4.869    

Slack (VIOLATED) :        -4.847ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.072ns  (logic 0.518ns (48.331%)  route 0.554ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.554    39.844    y[5]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.844    
  -------------------------------------------------------------------
                         slack                                 -4.847    

Slack (VIOLATED) :        -4.842ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.067ns  (logic 0.518ns (48.566%)  route 0.549ns (51.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=8, routed)           0.549    39.839    y[6]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.839    
  -------------------------------------------------------------------
                         slack                                 -4.842    

Slack (VIOLATED) :        -4.830ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.057ns  (logic 0.518ns (48.989%)  route 0.539ns (51.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518    39.288 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.539    39.827    y[3]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.827    
  -------------------------------------------------------------------
                         slack                                 -4.830    

Slack (VIOLATED) :        -4.786ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.011ns  (logic 0.456ns (45.097%)  route 0.555ns (54.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.456    39.229 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=19, routed)          0.555    39.784    y[9]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.784    
  -------------------------------------------------------------------
                         slack                                 -4.786    

Slack (VIOLATED) :        -4.701ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.756%)  route 0.411ns (44.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518    39.288 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.411    39.699    y[2]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.699    
  -------------------------------------------------------------------
                         slack                                 -4.701    

Slack (VIOLATED) :        -4.652ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.880ns  (logic 0.456ns (51.804%)  route 0.424ns (48.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.456    39.226 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.424    39.650    y[1]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.650    
  -------------------------------------------------------------------
                         slack                                 -4.652    

Slack (VIOLATED) :        -4.641ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.866ns  (logic 0.456ns (52.674%)  route 0.410ns (47.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.456    39.229 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=10, routed)          0.410    39.638    y[4]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.638    
  -------------------------------------------------------------------
                         slack                                 -4.641    

Slack (VIOLATED) :        -4.639ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.601%)  route 0.411ns (47.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.456    39.226 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.411    39.637    y[0]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.637    
  -------------------------------------------------------------------
                         slack                                 -4.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.922%)  route 0.423ns (72.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=5, routed)           0.423    -0.035    x[2]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.739%)  route 0.453ns (76.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           0.453    -0.028    x[4]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.148ns (27.379%)  route 0.393ns (72.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=4, routed)           0.393    -0.082    x[3]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[3])
                                                     -0.210    -0.212    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.351%)  route 0.458ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.458    -0.000    x[6]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.148ns (25.309%)  route 0.437ns (74.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=6, routed)           0.437    -0.038    x[1]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                     -0.209    -0.211    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.767%)  route 0.472ns (74.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.619    vga_timing_unit/CLK
    SLICE_X56Y32         FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=19, routed)          0.472     0.017    x[9]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.456%)  route 0.480ns (74.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.619    vga_timing_unit/CLK
    SLICE_X56Y32         FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=19, routed)          0.480     0.025    x[8]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[8])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.148ns (24.868%)  route 0.447ns (75.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=20, routed)          0.447    -0.027    x[7]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                     -0.209    -0.211    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (24.995%)  route 0.492ns (75.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.492     0.034    x[0]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.164ns (24.880%)  route 0.495ns (75.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.495     0.037    x[5]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.799ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.934ns (25.726%)  route 2.697ns (74.274%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.746     2.679    vga_timing_unit/v_pos
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X54Y30         FDCE (Setup_fdce_C_CE)      -0.169    38.479    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 35.799    

Slack (MET) :             35.799ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.934ns (25.726%)  route 2.697ns (74.274%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.746     2.679    vga_timing_unit/v_pos
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X54Y30         FDCE (Setup_fdce_C_CE)      -0.169    38.479    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 35.799    

Slack (MET) :             35.859ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.934ns (26.401%)  route 2.604ns (73.599%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.654     2.586    vga_timing_unit/v_pos
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X55Y32         FDCE (Setup_fdce_C_CE)      -0.205    38.445    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                 35.859    

Slack (MET) :             35.859ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.934ns (26.401%)  route 2.604ns (73.599%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.654     2.586    vga_timing_unit/v_pos
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X55Y32         FDCE (Setup_fdce_C_CE)      -0.205    38.445    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                 35.859    

Slack (MET) :             35.946ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.934ns (27.088%)  route 2.514ns (72.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.564     2.497    vga_timing_unit/v_pos
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X55Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.442    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 35.946    

Slack (MET) :             35.946ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.934ns (27.088%)  route 2.514ns (72.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.564     2.497    vga_timing_unit/v_pos
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X55Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.442    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 35.946    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.554%)  route 0.089ns (32.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.089    -0.393    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.827    -0.863    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.252    -0.610    
                         clock uncertainty            0.098    -0.512    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.121    -0.391    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.215%)  route 0.084ns (28.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.084    -0.375    vga_timing_unit/v_pos_reg[9]_0[2]
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.330 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.827    -0.863    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.252    -0.610    
                         clock uncertainty            0.098    -0.512    
    SLICE_X55Y30         FDCE (Hold_fdce_C_D)         0.092    -0.420    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.820%)  route 0.160ns (46.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.160    -0.323    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.278 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.829    -0.861    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.120    -0.389    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.160    -0.298    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga_timing_unit/h_pos[5]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.403    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.744%)  route 0.173ns (45.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.560    -0.621    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.173    -0.285    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.829    -0.861    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.098    -0.523    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.121    -0.402    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.760%)  route 0.185ns (47.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.185    -0.273    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT4 (Prop_lut4_I1_O)        0.043    -0.230 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_timing_unit/h_pos[7]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.393    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.043    -0.229 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[1]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.393    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT4 (Prop_lut4_I1_O)        0.043    -0.229 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[3]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.393    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.000%)  route 0.185ns (47.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.185    -0.273    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_timing_unit/h_pos[6]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.403    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.227 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/h_pos[2]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.403    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.305ns (17.855%)  route 6.004ns (82.145%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.497     2.066    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.124     2.190 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.190    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I0_O)      0.241     2.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.410     4.841    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I4_O)        0.298     5.139 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.097     6.237    vga_timing_unit/douta[7]
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.361 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.361    vga_timing_unit_n_15
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.936    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)        0.031     8.967    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.558ns (8.741%)  route 5.826ns (91.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 r  bram_addr_reg/P[14]
                         net (fo=28, routed)          5.326     4.898    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y5           LUT5 (Prop_lut5_I3_O)        0.124     5.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.500     5.522    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.905    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.462    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.558ns (8.961%)  route 5.669ns (91.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 r  bram_addr_reg/P[14]
                         net (fo=28, routed)          5.327     4.899    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.124     5.023 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.343     5.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.485     8.489    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.981    
                         clock uncertainty           -0.077     8.903    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.460    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 1.243ns (18.387%)  route 5.517ns (81.613%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.562    -0.950    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.299     1.806    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I4_O)        0.124     1.930 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.930    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_6_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.241     2.171 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           2.091     4.262    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I4_O)        0.298     4.560 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.127     5.687    vga_timing_unit/douta[6]
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.811 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.811    vga_timing_unit_n_16
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X55Y33         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.936    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)        0.032     8.968    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 0.434ns (7.345%)  route 5.475ns (92.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434    -0.428 r  bram_addr_reg/P[9]
                         net (fo=28, routed)          5.475     5.047    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.905    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     8.339    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.641ns (25.511%)  route 4.791ns (74.489%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.612    -0.900    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882    -0.018 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.765     1.747    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_5[7]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124     1.871 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.871    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_7_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I1_O)      0.214     2.085 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.241     4.326    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I4_O)        0.297     4.623 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.786     5.408    vga_timing_unit/douta[10]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.532 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.532    vga_timing_unit_n_12
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.077     8.864    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.031     8.895    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.282ns (19.720%)  route 5.219ns (80.280%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.464     2.033    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I2_O)        0.124     2.157 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.157    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     2.374 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.988     4.363    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.299     4.662 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.767     5.429    vga_timing_unit/douta[5]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  vga_timing_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.553    vga_timing_unit_n_17
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.445     8.450    clk_100mhz
    SLICE_X57Y32         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.077     8.936    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.032     8.968    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.558ns (9.506%)  route 5.312ns (90.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.650    -0.862    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.428 f  bram_addr_reg/P[14]
                         net (fo=28, routed)          4.970     4.542    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124     4.666 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.343     5.008    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.482     8.486    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.978    
                         clock uncertainty           -0.077     8.900    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.457    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 1.282ns (19.856%)  route 5.174ns (80.144%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.192     1.761    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     1.885 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.885    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_7_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I1_O)      0.217     2.102 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           2.223     4.325    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I4_O)        0.299     4.624 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.760     5.384    vga_timing_unit/douta[8]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.508    vga_timing_unit_n_14
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.443     8.448    clk_100mhz
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.077     8.934    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.032     8.966    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 1.311ns (20.694%)  route 5.024ns (79.306%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.563    -0.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y39         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.454     2.023    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     2.147 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.147    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_7_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.247     2.394 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.936     4.330    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.298     4.628 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.635     5.263    vga_timing_unit/douta[9]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.387 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.387    vga_timing_unit_n_13
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.443     8.448    clk_100mhz
    SLICE_X57Y31         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.077     8.934    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.031     8.965    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  3.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 debounce_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/counter_reg[3]/Q
                         net (fo=3, routed)           0.076    -0.405    debounce_unit/counter[3]
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.360 r  debounce_unit/out_i_1/O
                         net (fo=1, routed)           0.000    -0.360    debounce_unit/out_i_1_n_0
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.077    -0.532    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091    -0.441    debounce_unit/out_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sync_unit/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_unit/sync_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.555    -0.626    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  sync_unit/sync_buffer_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.384    sync_unit/sync_buffer_reg_n_0_[1]
    SLICE_X46Y30         FDRE                                         r  sync_unit/sync_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.824    -0.866    sync_unit/CLK
    SLICE_X46Y30         FDRE                                         r  sync_unit/sync_buffer_reg[2]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.077    -0.534    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.059    -0.475    sync_unit/sync_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.142    -0.339    debounce_unit/button
    SLICE_X48Y31         LUT5 (Prop_lut5_I1_O)        0.048    -0.291 r  debounce_unit/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debounce_unit/counter[2]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[2]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.077    -0.532    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.107    -0.425    debounce_unit/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.143    -0.338    debounce_unit/button
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  debounce_unit/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    debounce_unit/counter[0]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[0]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.077    -0.532    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.092    -0.440    debounce_unit/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 debounce_unit/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X49Y31         FDRE                                         r  debounce_unit/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/out_reg/Q
                         net (fo=6, routed)           0.142    -0.339    debounce_unit/button
    SLICE_X48Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  debounce_unit/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    debounce_unit/counter[1]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.077    -0.532    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.091    -0.441    debounce_unit/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sync_unit/sync_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_unit/sync_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.555    -0.626    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  sync_unit/sync_buffer_reg[0]/Q
                         net (fo=1, routed)           0.174    -0.312    sync_unit/sync_buffer_reg_n_0_[0]
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.823    -0.867    sync_unit/CLK
    SLICE_X44Y29         FDRE                                         r  sync_unit/sync_buffer_reg[1]/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.077    -0.549    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.066    -0.483    sync_unit/sync_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 debounce_unit/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_unit/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.466%)  route 0.155ns (45.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  debounce_unit/counter_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.326    debounce_unit/counter[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  debounce_unit/counter[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    debounce_unit/counter[3]_i_2_n_0
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.827    -0.863    debounce_unit/clk_100mhz
    SLICE_X48Y31         FDRE                                         r  debounce_unit/counter_reg[3]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.077    -0.545    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.092    -0.453    debounce_unit/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.126ns (29.690%)  route 0.298ns (70.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.648    -0.533    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.407 r  bram_addr_reg/P[0]
                         net (fo=27, routed)          0.298    -0.108    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.872    -0.817    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.077    -0.466    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.283    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.307%)  route 0.198ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.559    -0.622    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y34         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.198    -0.260    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.829    -0.861    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y37         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.274    -0.586    
                         clock uncertainty            0.077    -0.509    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.066    -0.443    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bram_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.126ns (29.028%)  route 0.308ns (70.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.648    -0.533    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126    -0.407 r  bram_addr_reg/P[7]
                         net (fo=28, routed)          0.308    -0.099    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.872    -0.817    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y12         RAMB18E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.077    -0.466    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.283    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -5.040ns,  Total Violation     -121.107ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.040ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.085ns  (logic 0.478ns (44.048%)  route 0.607ns (55.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.478    39.251 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=7, routed)           0.607    39.858    y[7]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.899    34.817    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.817    
                         arrival time                         -39.858    
  -------------------------------------------------------------------
                         slack                                 -5.040    

Slack (VIOLATED) :        -4.872ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.094ns  (logic 0.518ns (47.351%)  route 0.576ns (52.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.576    39.867    y[8]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.867    
  -------------------------------------------------------------------
                         slack                                 -4.872    

Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.072ns  (logic 0.518ns (48.331%)  route 0.554ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.554    39.844    y[5]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.844    
  -------------------------------------------------------------------
                         slack                                 -4.850    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.067ns  (logic 0.518ns (48.566%)  route 0.549ns (51.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=8, routed)           0.549    39.839    y[6]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.839    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.833ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.057ns  (logic 0.518ns (48.989%)  route 0.539ns (51.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518    39.288 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.539    39.827    y[3]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.827    
  -------------------------------------------------------------------
                         slack                                 -4.833    

Slack (VIOLATED) :        -4.789ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.011ns  (logic 0.456ns (45.097%)  route 0.555ns (54.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.456    39.229 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=19, routed)          0.555    39.784    y[9]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.784    
  -------------------------------------------------------------------
                         slack                                 -4.789    

Slack (VIOLATED) :        -4.704ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.756%)  route 0.411ns (44.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518    39.288 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.411    39.699    y[2]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.699    
  -------------------------------------------------------------------
                         slack                                 -4.704    

Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.880ns  (logic 0.456ns (51.804%)  route 0.424ns (48.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.456    39.226 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.424    39.650    y[1]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.650    
  -------------------------------------------------------------------
                         slack                                 -4.655    

Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.866ns  (logic 0.456ns (52.674%)  route 0.410ns (47.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.456    39.229 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=10, routed)          0.410    39.638    y[4]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.638    
  -------------------------------------------------------------------
                         slack                                 -4.644    

Slack (VIOLATED) :        -4.642ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.601%)  route 0.411ns (47.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.456    39.226 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.411    39.637    y[0]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.218    38.716    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    34.994    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -39.637    
  -------------------------------------------------------------------
                         slack                                 -4.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.922%)  route 0.423ns (72.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=5, routed)           0.423    -0.035    x[2]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.739%)  route 0.453ns (76.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           0.453    -0.028    x[4]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.148ns (27.379%)  route 0.393ns (72.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=4, routed)           0.393    -0.082    x[3]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[3])
                                                     -0.210    -0.209    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.351%)  route 0.458ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.458    -0.000    x[6]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.148ns (25.309%)  route 0.437ns (74.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=6, routed)           0.437    -0.038    x[1]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                     -0.209    -0.208    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.767%)  route 0.472ns (74.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.619    vga_timing_unit/CLK
    SLICE_X56Y32         FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=19, routed)          0.472     0.017    x[9]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.456%)  route 0.480ns (74.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.619    vga_timing_unit/CLK
    SLICE_X56Y32         FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=19, routed)          0.480     0.025    x[8]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[8])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.148ns (24.868%)  route 0.447ns (75.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=20, routed)          0.447    -0.027    x[7]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                     -0.209    -0.208    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (24.995%)  route 0.492ns (75.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.492     0.034    x[0]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.164ns (24.880%)  route 0.495ns (75.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.495     0.037    x[5]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.218     0.001    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                     -0.156    -0.155    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -5.037ns,  Total Violation     -121.008ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.085ns  (logic 0.478ns (44.048%)  route 0.607ns (55.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.478    39.251 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=7, routed)           0.607    39.858    y[7]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.899    34.821    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.821    
                         arrival time                         -39.858    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -4.869ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.094ns  (logic 0.518ns (47.351%)  route 0.576ns (52.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.576    39.867    y[8]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.867    
  -------------------------------------------------------------------
                         slack                                 -4.869    

Slack (VIOLATED) :        -4.847ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.072ns  (logic 0.518ns (48.331%)  route 0.554ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.554    39.844    y[5]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.844    
  -------------------------------------------------------------------
                         slack                                 -4.847    

Slack (VIOLATED) :        -4.842ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.067ns  (logic 0.518ns (48.566%)  route 0.549ns (51.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.518    39.291 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=8, routed)           0.549    39.839    y[6]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.839    
  -------------------------------------------------------------------
                         slack                                 -4.842    

Slack (VIOLATED) :        -4.830ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.057ns  (logic 0.518ns (48.989%)  route 0.539ns (51.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518    39.288 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.539    39.827    y[3]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.827    
  -------------------------------------------------------------------
                         slack                                 -4.830    

Slack (VIOLATED) :        -4.786ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.011ns  (logic 0.456ns (45.097%)  route 0.555ns (54.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.456    39.229 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=19, routed)          0.555    39.784    y[9]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.784    
  -------------------------------------------------------------------
                         slack                                 -4.786    

Slack (VIOLATED) :        -4.701ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.756%)  route 0.411ns (44.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518    39.288 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.411    39.699    y[2]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.699    
  -------------------------------------------------------------------
                         slack                                 -4.701    

Slack (VIOLATED) :        -4.652ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.880ns  (logic 0.456ns (51.804%)  route 0.424ns (48.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.456    39.226 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.424    39.650    y[1]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.650    
  -------------------------------------------------------------------
                         slack                                 -4.652    

Slack (VIOLATED) :        -4.641ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.866ns  (logic 0.456ns (52.674%)  route 0.410ns (47.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 38.773 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.562    38.773    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.456    39.229 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=10, routed)          0.410    39.638    y[4]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.638    
  -------------------------------------------------------------------
                         slack                                 -4.641    

Slack (VIOLATED) :        -4.639ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.601%)  route 0.411ns (47.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 38.770 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.559    38.770    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.456    39.226 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.411    39.637    y[0]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          1.532    38.536    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.398    38.935    
                         clock uncertainty           -0.215    38.720    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    34.998    bram_addr_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -39.637    
  -------------------------------------------------------------------
                         slack                                 -4.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.922%)  route 0.423ns (72.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=5, routed)           0.423    -0.035    x[2]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.739%)  route 0.453ns (76.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           0.453    -0.028    x[4]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.148ns (27.379%)  route 0.393ns (72.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=4, routed)           0.393    -0.082    x[3]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[3])
                                                     -0.210    -0.212    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.351%)  route 0.458ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.458    -0.000    x[6]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.148ns (25.309%)  route 0.437ns (74.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=6, routed)           0.437    -0.038    x[1]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                     -0.209    -0.211    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.767%)  route 0.472ns (74.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.619    vga_timing_unit/CLK
    SLICE_X56Y32         FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=19, routed)          0.472     0.017    x[9]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.456%)  route 0.480ns (74.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.619    vga_timing_unit/CLK
    SLICE_X56Y32         FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=19, routed)          0.480     0.025    x[8]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[8])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.148ns (24.868%)  route 0.447ns (75.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=20, routed)          0.447    -0.027    x[7]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                     -0.209    -0.211    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (24.995%)  route 0.492ns (75.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.492     0.034    x[0]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.164ns (24.880%)  route 0.495ns (75.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.495     0.037    x[5]
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=86, routed)          0.917    -0.772    clk_100mhz
    DSP48_X1Y12          DSP48E1                                      r  bram_addr_reg/CLK
                         clock pessimism              0.555    -0.217    
                         clock uncertainty            0.215    -0.002    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                     -0.156    -0.158    bram_addr_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.799ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.934ns (25.726%)  route 2.697ns (74.274%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.746     2.679    vga_timing_unit/v_pos
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X54Y30         FDCE (Setup_fdce_C_CE)      -0.169    38.479    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 35.799    

Slack (MET) :             35.799ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.934ns (25.726%)  route 2.697ns (74.274%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.746     2.679    vga_timing_unit/v_pos
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X54Y30         FDCE (Setup_fdce_C_CE)      -0.169    38.479    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 35.799    

Slack (MET) :             35.859ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.934ns (26.401%)  route 2.604ns (73.599%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.654     2.586    vga_timing_unit/v_pos
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X55Y32         FDCE (Setup_fdce_C_CE)      -0.205    38.445    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                 35.859    

Slack (MET) :             35.859ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.934ns (26.401%)  route 2.604ns (73.599%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.654     2.586    vga_timing_unit/v_pos
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X55Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X55Y32         FDCE (Setup_fdce_C_CE)      -0.205    38.445    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                 35.859    

Slack (MET) :             35.946ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.934ns (27.088%)  route 2.514ns (72.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.564     2.497    vga_timing_unit/v_pos
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X55Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.442    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 35.946    

Slack (MET) :             35.946ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.934ns (27.088%)  route 2.514ns (72.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.168 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.564     2.497    vga_timing_unit/v_pos
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    38.168    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.578    38.746    
                         clock uncertainty           -0.098    38.647    
    SLICE_X55Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.442    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 35.946    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    

Slack (MET) :             35.969ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.961%)  route 2.530ns (73.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.171 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -0.952    vga_timing_unit/CLK
    SLICE_X55Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           1.613     1.117    vga_timing_unit/Q[4]
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.150     1.267 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.338     1.605    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.328     1.933 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.580     2.513    vga_timing_unit/v_pos
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.444    38.171    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.578    38.749    
                         clock uncertainty           -0.098    38.651    
    SLICE_X54Y32         FDCE (Setup_fdce_C_CE)      -0.169    38.482    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 35.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.554%)  route 0.089ns (32.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.089    -0.393    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.827    -0.863    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.252    -0.610    
                         clock uncertainty            0.098    -0.512    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.121    -0.391    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.215%)  route 0.084ns (28.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X54Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.084    -0.375    vga_timing_unit/v_pos_reg[9]_0[2]
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.330 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.827    -0.863    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.252    -0.610    
                         clock uncertainty            0.098    -0.512    
    SLICE_X55Y30         FDCE (Hold_fdce_C_D)         0.092    -0.420    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.820%)  route 0.160ns (46.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.558    -0.623    vga_timing_unit/CLK
    SLICE_X55Y30         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.160    -0.323    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.278 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.829    -0.861    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.120    -0.389    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.160    -0.298    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga_timing_unit/h_pos[5]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.403    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.744%)  route 0.173ns (45.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.560    -0.621    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.173    -0.285    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.829    -0.861    vga_timing_unit/CLK
    SLICE_X54Y32         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.098    -0.523    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.121    -0.402    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.760%)  route 0.185ns (47.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.185    -0.273    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT4 (Prop_lut4_I1_O)        0.043    -0.230 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_timing_unit/h_pos[7]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.393    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.043    -0.229 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[1]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.393    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT4 (Prop_lut4_I1_O)        0.043    -0.229 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[3]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.131    -0.393    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.000%)  route 0.185ns (47.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.185    -0.273    vga_timing_unit/Q[5]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_timing_unit/h_pos[6]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.403    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.622    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.272    vga_timing_unit/Q[0]
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.227 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/h_pos[2]
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -0.862    vga_timing_unit/CLK
    SLICE_X54Y31         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.403    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.176    





