
Complementary_Filter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000082c  0800a740  0800a740  0001a740  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af6c  0800af6c  000202d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800af6c  0800af6c  000202d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800af6c  0800af6c  000202d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af6c  0800af6c  0001af6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af70  0800af70  0001af70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d8  20000000  0800af74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000202d8  2**0
                  CONTENTS
 10 .bss          00000324  200002d8  200002d8  000202d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005fc  200005fc  000202d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000202d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019724  00000000  00000000  00020308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038c8  00000000  00000000  00039a2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001078  00000000  00000000  0003d2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ee0  00000000  00000000  0003e370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020aae  00000000  00000000  0003f250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000177b6  00000000  00000000  0005fcfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b9509  00000000  00000000  000774b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001309bd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005440  00000000  00000000  00130a10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d8 	.word	0x200002d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a724 	.word	0x0800a724

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002dc 	.word	0x200002dc
 80001cc:	0800a724 	.word	0x0800a724

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <I3G4250D_Init>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_Init(uint16_t InitStruct)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	73fb      	strb	r3, [r7, #15]

  /* Configure the low level interface */
  GYRO_IO_Init();
 8000bb6:	f001 f929 	bl	8001e0c <GYRO_IO_Init>

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8000bba:	88fb      	ldrh	r3, [r7, #6]
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 8000bc0:	f107 030f 	add.w	r3, r7, #15
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	2120      	movs	r1, #32
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f001 f965 	bl	8001e98 <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG4 register */
  ctrl = (uint8_t)(InitStruct >> 8);
 8000bce:	88fb      	ldrh	r3, [r7, #6]
 8000bd0:	0a1b      	lsrs	r3, r3, #8
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG4_ADDR, 1);
 8000bd8:	f107 030f 	add.w	r3, r7, #15
 8000bdc:	2201      	movs	r2, #1
 8000bde:	2123      	movs	r1, #35	; 0x23
 8000be0:	4618      	mov	r0, r3
 8000be2:	f001 f959 	bl	8001e98 <GYRO_IO_Write>
}
 8000be6:	bf00      	nop
 8000be8:	3710      	adds	r7, #16
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <I3G4250D_DeInit>:
  * @brief I3G4250D De-initialization
  * @param  None
  * @retval None
  */
void I3G4250D_DeInit(void)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	af00      	add	r7, sp, #0
}
 8000bf2:	bf00      	nop
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <I3G4250D_ReadID>:
  * @brief  Read ID address of I3G4250D
  * @param  None
  * @retval ID name
  */
uint8_t I3G4250D_ReadID(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
  uint8_t tmp;

  /* Configure the low level interface */
  GYRO_IO_Init();
 8000c02:	f001 f903 	bl	8001e0c <GYRO_IO_Init>

  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, I3G4250D_WHO_AM_I_ADDR, 1);
 8000c06:	1dfb      	adds	r3, r7, #7
 8000c08:	2201      	movs	r2, #1
 8000c0a:	210f      	movs	r1, #15
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f001 f975 	bl	8001efc <GYRO_IO_Read>

  /* Return the ID */
  return (uint8_t)tmp;
 8000c12:	79fb      	ldrb	r3, [r7, #7]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <I3G4250D_RebootCmd>:
  * @brief  Reboot memory content of I3G4250D
  * @param  None
  * @retval None
  */
void I3G4250D_RebootCmd(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8000c22:	1dfb      	adds	r3, r7, #7
 8000c24:	2201      	movs	r2, #1
 8000c26:	2124      	movs	r1, #36	; 0x24
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f001 f967 	bl	8001efc <GYRO_IO_Read>

  /* Enable or Disable the reboot memory */
  tmpreg |= I3G4250D_BOOT_REBOOTMEMORY;
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	71fb      	strb	r3, [r7, #7]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8000c38:	1dfb      	adds	r3, r7, #7
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2124      	movs	r1, #36	; 0x24
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f001 f92a 	bl	8001e98 <GYRO_IO_Write>
}
 8000c44:	bf00      	nop
 8000c46:	3708      	adds	r7, #8
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <I3G4250D_LowPower>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_LowPower(uint16_t InitStruct)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8000c56:	2300      	movs	r3, #0
 8000c58:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8000c5a:	88fb      	ldrh	r3, [r7, #6]
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 8000c60:	f107 030f 	add.w	r3, r7, #15
 8000c64:	2201      	movs	r2, #1
 8000c66:	2120      	movs	r1, #32
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f001 f915 	bl	8001e98 <GYRO_IO_Write>
}
 8000c6e:	bf00      	nop
 8000c70:	3710      	adds	r7, #16
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <I3G4250D_INT1InterruptConfig>:
  * @brief  Set I3G4250D Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the I3G4250D Interrupt.
  * @retval None
  */
void I3G4250D_INT1InterruptConfig(uint16_t Int1Config)
{
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b084      	sub	sp, #16
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8000c80:	2300      	movs	r3, #0
 8000c82:	73fb      	strb	r3, [r7, #15]
 8000c84:	2300      	movs	r3, #0
 8000c86:	73bb      	strb	r3, [r7, #14]

  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 8000c88:	f107 030f 	add.w	r3, r7, #15
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	2130      	movs	r1, #48	; 0x30
 8000c90:	4618      	mov	r0, r3
 8000c92:	f001 f933 	bl	8001efc <GYRO_IO_Read>

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 8000c96:	f107 030e 	add.w	r3, r7, #14
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	2122      	movs	r1, #34	; 0x22
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f001 f92c 	bl	8001efc <GYRO_IO_Read>

  ctrl_cfr &= 0x80;
 8000ca4:	7bfb      	ldrb	r3, [r7, #15]
 8000ca6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8000cae:	88fb      	ldrh	r3, [r7, #6]
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	121b      	asrs	r3, r3, #8
 8000cb4:	b25a      	sxtb	r2, r3
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	b25b      	sxtb	r3, r3
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	b25b      	sxtb	r3, r3
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	73fb      	strb	r3, [r7, #15]

  ctrl3 &= 0xDF;
 8000cc2:	7bbb      	ldrb	r3, [r7, #14]
 8000cc4:	f023 0320 	bic.w	r3, r3, #32
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);
 8000ccc:	88fb      	ldrh	r3, [r7, #6]
 8000cce:	b2da      	uxtb	r2, r3
 8000cd0:	7bbb      	ldrb	r3, [r7, #14]
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	73bb      	strb	r3, [r7, #14]

  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 8000cd8:	f107 030f 	add.w	r3, r7, #15
 8000cdc:	2201      	movs	r2, #1
 8000cde:	2130      	movs	r1, #48	; 0x30
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f001 f8d9 	bl	8001e98 <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 8000ce6:	f107 030e 	add.w	r3, r7, #14
 8000cea:	2201      	movs	r2, #1
 8000cec:	2122      	movs	r1, #34	; 0x22
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f001 f8d2 	bl	8001e98 <GYRO_IO_Write>
}
 8000cf4:	bf00      	nop
 8000cf6:	3710      	adds	r7, #16
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <I3G4250D_EnableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_EnableIT(uint8_t IntSel)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8000d06:	f107 030f 	add.w	r3, r7, #15
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	2122      	movs	r1, #34	; 0x22
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f001 f8f4 	bl	8001efc <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d10a      	bne.n	8000d30 <I3G4250D_EnableIT+0x34>
  {
    tmpreg &= 0x7F;
 8000d1a:	7bfb      	ldrb	r3, [r7, #15]
 8000d1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_ENABLE;
 8000d24:	7bfb      	ldrb	r3, [r7, #15]
 8000d26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	73fb      	strb	r3, [r7, #15]
 8000d2e:	e00c      	b.n	8000d4a <I3G4250D_EnableIT+0x4e>
  }
  else if (IntSel == I3G4250D_INT2)
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d109      	bne.n	8000d4a <I3G4250D_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8000d36:	7bfb      	ldrb	r3, [r7, #15]
 8000d38:	f023 0308 	bic.w	r3, r3, #8
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_ENABLE;
 8000d40:	7bfb      	ldrb	r3, [r7, #15]
 8000d42:	f043 0308 	orr.w	r3, r3, #8
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8000d4a:	f107 030f 	add.w	r3, r7, #15
 8000d4e:	2201      	movs	r2, #1
 8000d50:	2122      	movs	r1, #34	; 0x22
 8000d52:	4618      	mov	r0, r3
 8000d54:	f001 f8a0 	bl	8001e98 <GYRO_IO_Write>
}
 8000d58:	bf00      	nop
 8000d5a:	3710      	adds	r7, #16
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <I3G4250D_DisableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_DisableIT(uint8_t IntSel)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4603      	mov	r3, r0
 8000d68:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8000d6a:	f107 030f 	add.w	r3, r7, #15
 8000d6e:	2201      	movs	r2, #1
 8000d70:	2122      	movs	r1, #34	; 0x22
 8000d72:	4618      	mov	r0, r3
 8000d74:	f001 f8c2 	bl	8001efc <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d107      	bne.n	8000d8e <I3G4250D_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;
 8000d7e:	7bfb      	ldrb	r3, [r7, #15]
 8000d80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_DISABLE;
 8000d88:	7bfb      	ldrb	r3, [r7, #15]
 8000d8a:	73fb      	strb	r3, [r7, #15]
 8000d8c:	e009      	b.n	8000da2 <I3G4250D_DisableIT+0x42>
  }
  else if (IntSel == I3G4250D_INT2)
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d106      	bne.n	8000da2 <I3G4250D_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8000d94:	7bfb      	ldrb	r3, [r7, #15]
 8000d96:	f023 0308 	bic.w	r3, r3, #8
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_DISABLE;
 8000d9e:	7bfb      	ldrb	r3, [r7, #15]
 8000da0:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8000da2:	f107 030f 	add.w	r3, r7, #15
 8000da6:	2201      	movs	r2, #1
 8000da8:	2122      	movs	r1, #34	; 0x22
 8000daa:	4618      	mov	r0, r3
 8000dac:	f001 f874 	bl	8001e98 <GYRO_IO_Write>
}
 8000db0:	bf00      	nop
 8000db2:	3710      	adds	r7, #16
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <I3G4250D_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.
  * @retval None
  */
void I3G4250D_FilterConfig(uint8_t FilterStruct)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 8000dc2:	f107 030f 	add.w	r3, r7, #15
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	2121      	movs	r1, #33	; 0x21
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f001 f896 	bl	8001efc <GYRO_IO_Read>

  tmpreg &= 0xC0;
 8000dd0:	7bfb      	ldrb	r3, [r7, #15]
 8000dd2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	73fb      	strb	r3, [r7, #15]

  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8000dda:	7bfa      	ldrb	r2, [r7, #15]
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 8000de4:	f107 030f 	add.w	r3, r7, #15
 8000de8:	2201      	movs	r2, #1
 8000dea:	2121      	movs	r1, #33	; 0x21
 8000dec:	4618      	mov	r0, r3
 8000dee:	f001 f853 	bl	8001e98 <GYRO_IO_Write>
}
 8000df2:	bf00      	nop
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <I3G4250D_FilterCmd>:
  *         @arg: I3G4250D_HIGHPASSFILTER_DISABLE
  *         @arg: I3G4250D_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void I3G4250D_FilterCmd(uint8_t HighPassFilterState)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b084      	sub	sp, #16
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	4603      	mov	r3, r0
 8000e02:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8000e04:	f107 030f 	add.w	r3, r7, #15
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2124      	movs	r1, #36	; 0x24
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f001 f875 	bl	8001efc <GYRO_IO_Read>

  tmpreg &= 0xEF;
 8000e12:	7bfb      	ldrb	r3, [r7, #15]
 8000e14:	f023 0310 	bic.w	r3, r3, #16
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	73fb      	strb	r3, [r7, #15]

  tmpreg |= HighPassFilterState;
 8000e1c:	7bfa      	ldrb	r2, [r7, #15]
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8000e26:	f107 030f 	add.w	r3, r7, #15
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	2124      	movs	r1, #36	; 0x24
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f001 f832 	bl	8001e98 <GYRO_IO_Write>
}
 8000e34:	bf00      	nop
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <I3G4250D_ReadXYZAngRate>:
* @brief  Calculate the I3G4250D angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void I3G4250D_ReadXYZAngRate(float *pfData)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b08a      	sub	sp, #40	; 0x28
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] = {0};
 8000e44:	2300      	movs	r3, #0
 8000e46:	61bb      	str	r3, [r7, #24]
 8000e48:	2300      	movs	r3, #0
 8000e4a:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8000e4c:	f107 0310 	add.w	r3, r7, #16
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8000e5a:	f04f 0300 	mov.w	r3, #0
 8000e5e:	627b      	str	r3, [r7, #36]	; 0x24
  int i = 0;
 8000e60:	2300      	movs	r3, #0
 8000e62:	623b      	str	r3, [r7, #32]

  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG4_ADDR, 1);
 8000e64:	f107 030f 	add.w	r3, r7, #15
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2123      	movs	r1, #35	; 0x23
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f001 f845 	bl	8001efc <GYRO_IO_Read>

  GYRO_IO_Read(tmpbuffer, I3G4250D_OUT_X_L_ADDR, 6);
 8000e72:	f107 0318 	add.w	r3, r7, #24
 8000e76:	2206      	movs	r2, #6
 8000e78:	2128      	movs	r1, #40	; 0x28
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f001 f83e 	bl	8001efc <GYRO_IO_Read>

  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if (!(tmpreg & I3G4250D_BLE_MSB))
 8000e80:	7bfb      	ldrb	r3, [r7, #15]
 8000e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d126      	bne.n	8000ed8 <I3G4250D_ReadXYZAngRate+0x9c>
  {
    for (i = 0; i < 3; i++)
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	623b      	str	r3, [r7, #32]
 8000e8e:	e01f      	b.n	8000ed0 <I3G4250D_ReadXYZAngRate+0x94>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i + 1] << 8) + tmpbuffer[2 * i]);
 8000e90:	6a3b      	ldr	r3, [r7, #32]
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	3301      	adds	r3, #1
 8000e96:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e9a:	4413      	add	r3, r2
 8000e9c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	021b      	lsls	r3, r3, #8
 8000ea4:	b29a      	uxth	r2, r3
 8000ea6:	6a3b      	ldr	r3, [r7, #32]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000eae:	440b      	add	r3, r1
 8000eb0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000eb4:	b29b      	uxth	r3, r3
 8000eb6:	4413      	add	r3, r2
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	b21a      	sxth	r2, r3
 8000ebc:	6a3b      	ldr	r3, [r7, #32]
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000ec4:	440b      	add	r3, r1
 8000ec6:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 8000eca:	6a3b      	ldr	r3, [r7, #32]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	623b      	str	r3, [r7, #32]
 8000ed0:	6a3b      	ldr	r3, [r7, #32]
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	dddc      	ble.n	8000e90 <I3G4250D_ReadXYZAngRate+0x54>
 8000ed6:	e025      	b.n	8000f24 <I3G4250D_ReadXYZAngRate+0xe8>
    }
  }
  else
  {
    for (i = 0; i < 3; i++)
 8000ed8:	2300      	movs	r3, #0
 8000eda:	623b      	str	r3, [r7, #32]
 8000edc:	e01f      	b.n	8000f1e <I3G4250D_ReadXYZAngRate+0xe2>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i] << 8) + tmpbuffer[2 * i + 1]);
 8000ede:	6a3b      	ldr	r3, [r7, #32]
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000ee6:	4413      	add	r3, r2
 8000ee8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	021b      	lsls	r3, r3, #8
 8000ef0:	b29a      	uxth	r2, r3
 8000ef2:	6a3b      	ldr	r3, [r7, #32]
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000efc:	440b      	add	r3, r1
 8000efe:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	4413      	add	r3, r2
 8000f06:	b29b      	uxth	r3, r3
 8000f08:	b21a      	sxth	r2, r3
 8000f0a:	6a3b      	ldr	r3, [r7, #32]
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000f12:	440b      	add	r3, r1
 8000f14:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 8000f18:	6a3b      	ldr	r3, [r7, #32]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	623b      	str	r3, [r7, #32]
 8000f1e:	6a3b      	ldr	r3, [r7, #32]
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	dddc      	ble.n	8000ede <I3G4250D_ReadXYZAngRate+0xa2>
    }
  }

  /* Switch the sensitivity value set in the CRTL4 */
  switch (tmpreg & I3G4250D_FULLSCALE_SELECTION)
 8000f24:	7bfb      	ldrb	r3, [r7, #15]
 8000f26:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000f2a:	2b20      	cmp	r3, #32
 8000f2c:	d00c      	beq.n	8000f48 <I3G4250D_ReadXYZAngRate+0x10c>
 8000f2e:	2b20      	cmp	r3, #32
 8000f30:	dc0d      	bgt.n	8000f4e <I3G4250D_ReadXYZAngRate+0x112>
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d002      	beq.n	8000f3c <I3G4250D_ReadXYZAngRate+0x100>
 8000f36:	2b10      	cmp	r3, #16
 8000f38:	d003      	beq.n	8000f42 <I3G4250D_ReadXYZAngRate+0x106>
 8000f3a:	e008      	b.n	8000f4e <I3G4250D_ReadXYZAngRate+0x112>
  {
    case I3G4250D_FULLSCALE_245:
      sensitivity = I3G4250D_SENSITIVITY_245DPS;
 8000f3c:	4b15      	ldr	r3, [pc, #84]	; (8000f94 <I3G4250D_ReadXYZAngRate+0x158>)
 8000f3e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8000f40:	e005      	b.n	8000f4e <I3G4250D_ReadXYZAngRate+0x112>

    case I3G4250D_FULLSCALE_500:
      sensitivity = I3G4250D_SENSITIVITY_500DPS;
 8000f42:	4b15      	ldr	r3, [pc, #84]	; (8000f98 <I3G4250D_ReadXYZAngRate+0x15c>)
 8000f44:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8000f46:	e002      	b.n	8000f4e <I3G4250D_ReadXYZAngRate+0x112>

    case I3G4250D_FULLSCALE_2000:
      sensitivity = I3G4250D_SENSITIVITY_2000DPS;
 8000f48:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <I3G4250D_ReadXYZAngRate+0x160>)
 8000f4a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8000f4c:	bf00      	nop
  }
  /* Multiplied by sensitivity */
  for (i = 0; i < 3; i++)
 8000f4e:	2300      	movs	r3, #0
 8000f50:	623b      	str	r3, [r7, #32]
 8000f52:	e017      	b.n	8000f84 <I3G4250D_ReadXYZAngRate+0x148>
  {
    pfData[i] = (float)(RawData[i] * sensitivity);
 8000f54:	6a3b      	ldr	r3, [r7, #32]
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000f5c:	4413      	add	r3, r2
 8000f5e:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8000f62:	ee07 3a90 	vmov	s15, r3
 8000f66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f6a:	6a3b      	ldr	r3, [r7, #32]
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f7a:	edc3 7a00 	vstr	s15, [r3]
  for (i = 0; i < 3; i++)
 8000f7e:	6a3b      	ldr	r3, [r7, #32]
 8000f80:	3301      	adds	r3, #1
 8000f82:	623b      	str	r3, [r7, #32]
 8000f84:	6a3b      	ldr	r3, [r7, #32]
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	dde4      	ble.n	8000f54 <I3G4250D_ReadXYZAngRate+0x118>
  }
}
 8000f8a:	bf00      	nop
 8000f8c:	bf00      	nop
 8000f8e:	3728      	adds	r7, #40	; 0x28
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	410c0000 	.word	0x410c0000
 8000f98:	418c0000 	.word	0x418c0000
 8000f9c:	428c0000 	.word	0x428c0000

08000fa0 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8000faa:	2300      	movs	r3, #0
 8000fac:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8000fae:	f000 ff2d 	bl	8001e0c <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8000fb2:	88fb      	ldrh	r3, [r7, #6]
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8000fb8:	f107 030f 	add.w	r3, r7, #15
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	2120      	movs	r1, #32
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 ff69 	bl	8001e98 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	0a1b      	lsrs	r3, r3, #8
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8000fd0:	f107 030f 	add.w	r3, r7, #15
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	2123      	movs	r1, #35	; 0x23
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 ff5d 	bl	8001e98 <GYRO_IO_Write>
}
 8000fde:	bf00      	nop
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0
}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8000ffa:	f000 ff07 	bl	8001e0c <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8000ffe:	1dfb      	adds	r3, r7, #7
 8001000:	2201      	movs	r2, #1
 8001002:	210f      	movs	r1, #15
 8001004:	4618      	mov	r0, r3
 8001006:	f000 ff79 	bl	8001efc <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 800100a:	79fb      	ldrb	r3, [r7, #7]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800101a:	1dfb      	adds	r3, r7, #7
 800101c:	2201      	movs	r2, #1
 800101e:	2124      	movs	r1, #36	; 0x24
 8001020:	4618      	mov	r0, r3
 8001022:	f000 ff6b 	bl	8001efc <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800102c:	b2db      	uxtb	r3, r3
 800102e:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001030:	1dfb      	adds	r3, r7, #7
 8001032:	2201      	movs	r2, #1
 8001034:	2124      	movs	r1, #36	; 0x24
 8001036:	4618      	mov	r0, r3
 8001038:	f000 ff2e 	bl	8001e98 <GYRO_IO_Write>
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800104e:	2300      	movs	r3, #0
 8001050:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001052:	88fb      	ldrh	r3, [r7, #6]
 8001054:	b2db      	uxtb	r3, r3
 8001056:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001058:	f107 030f 	add.w	r3, r7, #15
 800105c:	2201      	movs	r2, #1
 800105e:	2120      	movs	r1, #32
 8001060:	4618      	mov	r0, r3
 8001062:	f000 ff19 	bl	8001e98 <GYRO_IO_Write>
}
 8001066:	bf00      	nop
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b084      	sub	sp, #16
 8001072:	af00      	add	r7, sp, #0
 8001074:	4603      	mov	r3, r0
 8001076:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8001078:	2300      	movs	r3, #0
 800107a:	73fb      	strb	r3, [r7, #15]
 800107c:	2300      	movs	r3, #0
 800107e:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001080:	f107 030f 	add.w	r3, r7, #15
 8001084:	2201      	movs	r2, #1
 8001086:	2130      	movs	r1, #48	; 0x30
 8001088:	4618      	mov	r0, r3
 800108a:	f000 ff37 	bl	8001efc <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 800108e:	f107 030e 	add.w	r3, r7, #14
 8001092:	2201      	movs	r2, #1
 8001094:	2122      	movs	r1, #34	; 0x22
 8001096:	4618      	mov	r0, r3
 8001098:	f000 ff30 	bl	8001efc <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 80010a6:	88fb      	ldrh	r3, [r7, #6]
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	121b      	asrs	r3, r3, #8
 80010ac:	b25a      	sxtb	r2, r3
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	b25b      	sxtb	r3, r3
 80010b2:	4313      	orrs	r3, r2
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 80010ba:	7bbb      	ldrb	r3, [r7, #14]
 80010bc:	f023 0320 	bic.w	r3, r3, #32
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 80010c4:	88fb      	ldrh	r3, [r7, #6]
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	7bbb      	ldrb	r3, [r7, #14]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 80010d0:	f107 030f 	add.w	r3, r7, #15
 80010d4:	2201      	movs	r2, #1
 80010d6:	2130      	movs	r1, #48	; 0x30
 80010d8:	4618      	mov	r0, r3
 80010da:	f000 fedd 	bl	8001e98 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 80010de:	f107 030e 	add.w	r3, r7, #14
 80010e2:	2201      	movs	r2, #1
 80010e4:	2122      	movs	r1, #34	; 0x22
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 fed6 	bl	8001e98 <GYRO_IO_Write>
}
 80010ec:	bf00      	nop
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80010fe:	f107 030f 	add.w	r3, r7, #15
 8001102:	2201      	movs	r2, #1
 8001104:	2122      	movs	r1, #34	; 0x22
 8001106:	4618      	mov	r0, r3
 8001108:	f000 fef8 	bl	8001efc <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d10a      	bne.n	8001128 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 8001112:	7bfb      	ldrb	r3, [r7, #15]
 8001114:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001118:	b2db      	uxtb	r3, r3
 800111a:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001122:	b2db      	uxtb	r3, r3
 8001124:	73fb      	strb	r3, [r7, #15]
 8001126:	e00c      	b.n	8001142 <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d109      	bne.n	8001142 <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	f023 0308 	bic.w	r3, r3, #8
 8001134:	b2db      	uxtb	r3, r3
 8001136:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8001138:	7bfb      	ldrb	r3, [r7, #15]
 800113a:	f043 0308 	orr.w	r3, r3, #8
 800113e:	b2db      	uxtb	r3, r3
 8001140:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001142:	f107 030f 	add.w	r3, r7, #15
 8001146:	2201      	movs	r2, #1
 8001148:	2122      	movs	r1, #34	; 0x22
 800114a:	4618      	mov	r0, r3
 800114c:	f000 fea4 	bl	8001e98 <GYRO_IO_Write>
}
 8001150:	bf00      	nop
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}

08001158 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001162:	f107 030f 	add.w	r3, r7, #15
 8001166:	2201      	movs	r2, #1
 8001168:	2122      	movs	r1, #34	; 0x22
 800116a:	4618      	mov	r0, r3
 800116c:	f000 fec6 	bl	8001efc <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d107      	bne.n	8001186 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800117c:	b2db      	uxtb	r3, r3
 800117e:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	73fb      	strb	r3, [r7, #15]
 8001184:	e009      	b.n	800119a <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d106      	bne.n	800119a <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	f023 0308 	bic.w	r3, r3, #8
 8001192:	b2db      	uxtb	r3, r3
 8001194:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8001196:	7bfb      	ldrb	r3, [r7, #15]
 8001198:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800119a:	f107 030f 	add.w	r3, r7, #15
 800119e:	2201      	movs	r2, #1
 80011a0:	2122      	movs	r1, #34	; 0x22
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 fe78 	bl	8001e98 <GYRO_IO_Write>
}
 80011a8:	bf00      	nop
 80011aa:	3710      	adds	r7, #16
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 80011ba:	f107 030f 	add.w	r3, r7, #15
 80011be:	2201      	movs	r2, #1
 80011c0:	2121      	movs	r1, #33	; 0x21
 80011c2:	4618      	mov	r0, r3
 80011c4:	f000 fe9a 	bl	8001efc <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
 80011ca:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 80011d2:	7bfa      	ldrb	r2, [r7, #15]
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 80011dc:	f107 030f 	add.w	r3, r7, #15
 80011e0:	2201      	movs	r2, #1
 80011e2:	2121      	movs	r1, #33	; 0x21
 80011e4:	4618      	mov	r0, r3
 80011e6:	f000 fe57 	bl	8001e98 <GYRO_IO_Write>
}
 80011ea:	bf00      	nop
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b084      	sub	sp, #16
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	4603      	mov	r3, r0
 80011fa:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80011fc:	f107 030f 	add.w	r3, r7, #15
 8001200:	2201      	movs	r2, #1
 8001202:	2124      	movs	r1, #36	; 0x24
 8001204:	4618      	mov	r0, r3
 8001206:	f000 fe79 	bl	8001efc <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 800120a:	7bfb      	ldrb	r3, [r7, #15]
 800120c:	f023 0310 	bic.w	r3, r3, #16
 8001210:	b2db      	uxtb	r3, r3
 8001212:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8001214:	7bfa      	ldrb	r2, [r7, #15]
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	4313      	orrs	r3, r2
 800121a:	b2db      	uxtb	r3, r3
 800121c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800121e:	f107 030f 	add.w	r3, r7, #15
 8001222:	2201      	movs	r2, #1
 8001224:	2124      	movs	r1, #36	; 0x24
 8001226:	4618      	mov	r0, r3
 8001228:	f000 fe36 	bl	8001e98 <GYRO_IO_Write>
}
 800122c:	bf00      	nop
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08a      	sub	sp, #40	; 0x28
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 800123c:	2300      	movs	r3, #0
 800123e:	61bb      	str	r3, [r7, #24]
 8001240:	2300      	movs	r3, #0
 8001242:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8001244:	f107 0310 	add.w	r3, r7, #16
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8001252:	f04f 0300 	mov.w	r3, #0
 8001256:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 8001258:	2300      	movs	r3, #0
 800125a:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 800125c:	f107 030f 	add.w	r3, r7, #15
 8001260:	2201      	movs	r2, #1
 8001262:	2123      	movs	r1, #35	; 0x23
 8001264:	4618      	mov	r0, r3
 8001266:	f000 fe49 	bl	8001efc <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 800126a:	f107 0318 	add.w	r3, r7, #24
 800126e:	2206      	movs	r2, #6
 8001270:	2128      	movs	r1, #40	; 0x28
 8001272:	4618      	mov	r0, r3
 8001274:	f000 fe42 	bl	8001efc <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8001278:	7bfb      	ldrb	r3, [r7, #15]
 800127a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800127e:	2b00      	cmp	r3, #0
 8001280:	d126      	bne.n	80012d0 <L3GD20_ReadXYZAngRate+0x9c>
  {
    for(i=0; i<3; i++)
 8001282:	2300      	movs	r3, #0
 8001284:	623b      	str	r3, [r7, #32]
 8001286:	e01f      	b.n	80012c8 <L3GD20_ReadXYZAngRate+0x94>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8001288:	6a3b      	ldr	r3, [r7, #32]
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	3301      	adds	r3, #1
 800128e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001292:	4413      	add	r3, r2
 8001294:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001298:	b29b      	uxth	r3, r3
 800129a:	021b      	lsls	r3, r3, #8
 800129c:	b29a      	uxth	r2, r3
 800129e:	6a3b      	ldr	r3, [r7, #32]
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80012a6:	440b      	add	r3, r1
 80012a8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	4413      	add	r3, r2
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	b21a      	sxth	r2, r3
 80012b4:	6a3b      	ldr	r3, [r7, #32]
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80012bc:	440b      	add	r3, r1
 80012be:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 80012c2:	6a3b      	ldr	r3, [r7, #32]
 80012c4:	3301      	adds	r3, #1
 80012c6:	623b      	str	r3, [r7, #32]
 80012c8:	6a3b      	ldr	r3, [r7, #32]
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	dddc      	ble.n	8001288 <L3GD20_ReadXYZAngRate+0x54>
 80012ce:	e025      	b.n	800131c <L3GD20_ReadXYZAngRate+0xe8>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 80012d0:	2300      	movs	r3, #0
 80012d2:	623b      	str	r3, [r7, #32]
 80012d4:	e01f      	b.n	8001316 <L3GD20_ReadXYZAngRate+0xe2>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 80012d6:	6a3b      	ldr	r3, [r7, #32]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80012de:	4413      	add	r3, r2
 80012e0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	021b      	lsls	r3, r3, #8
 80012e8:	b29a      	uxth	r2, r3
 80012ea:	6a3b      	ldr	r3, [r7, #32]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	3301      	adds	r3, #1
 80012f0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80012f4:	440b      	add	r3, r1
 80012f6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	4413      	add	r3, r2
 80012fe:	b29b      	uxth	r3, r3
 8001300:	b21a      	sxth	r2, r3
 8001302:	6a3b      	ldr	r3, [r7, #32]
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800130a:	440b      	add	r3, r1
 800130c:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001310:	6a3b      	ldr	r3, [r7, #32]
 8001312:	3301      	adds	r3, #1
 8001314:	623b      	str	r3, [r7, #32]
 8001316:	6a3b      	ldr	r3, [r7, #32]
 8001318:	2b02      	cmp	r3, #2
 800131a:	dddc      	ble.n	80012d6 <L3GD20_ReadXYZAngRate+0xa2>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 800131c:	7bfb      	ldrb	r3, [r7, #15]
 800131e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001322:	2b20      	cmp	r3, #32
 8001324:	d00c      	beq.n	8001340 <L3GD20_ReadXYZAngRate+0x10c>
 8001326:	2b20      	cmp	r3, #32
 8001328:	dc0d      	bgt.n	8001346 <L3GD20_ReadXYZAngRate+0x112>
 800132a:	2b00      	cmp	r3, #0
 800132c:	d002      	beq.n	8001334 <L3GD20_ReadXYZAngRate+0x100>
 800132e:	2b10      	cmp	r3, #16
 8001330:	d003      	beq.n	800133a <L3GD20_ReadXYZAngRate+0x106>
 8001332:	e008      	b.n	8001346 <L3GD20_ReadXYZAngRate+0x112>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8001334:	4b15      	ldr	r3, [pc, #84]	; (800138c <L3GD20_ReadXYZAngRate+0x158>)
 8001336:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001338:	e005      	b.n	8001346 <L3GD20_ReadXYZAngRate+0x112>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 800133a:	4b15      	ldr	r3, [pc, #84]	; (8001390 <L3GD20_ReadXYZAngRate+0x15c>)
 800133c:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 800133e:	e002      	b.n	8001346 <L3GD20_ReadXYZAngRate+0x112>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8001340:	4b14      	ldr	r3, [pc, #80]	; (8001394 <L3GD20_ReadXYZAngRate+0x160>)
 8001342:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001344:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 8001346:	2300      	movs	r3, #0
 8001348:	623b      	str	r3, [r7, #32]
 800134a:	e017      	b.n	800137c <L3GD20_ReadXYZAngRate+0x148>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 800134c:	6a3b      	ldr	r3, [r7, #32]
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001354:	4413      	add	r3, r2
 8001356:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 800135a:	ee07 3a90 	vmov	s15, r3
 800135e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001362:	6a3b      	ldr	r3, [r7, #32]
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	4413      	add	r3, r2
 800136a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800136e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001372:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8001376:	6a3b      	ldr	r3, [r7, #32]
 8001378:	3301      	adds	r3, #1
 800137a:	623b      	str	r3, [r7, #32]
 800137c:	6a3b      	ldr	r3, [r7, #32]
 800137e:	2b02      	cmp	r3, #2
 8001380:	dde4      	ble.n	800134c <L3GD20_ReadXYZAngRate+0x118>
  }
}
 8001382:	bf00      	nop
 8001384:	bf00      	nop
 8001386:	3728      	adds	r7, #40	; 0x28
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	410c0000 	.word	0x410c0000
 8001390:	418c0000 	.word	0x418c0000
 8001394:	428c0000 	.word	0x428c0000

08001398 <LSM303AGR_AccInit>:
  * @brief  Set LSM303AGR Initialization.
  * @param  InitStruct: Init parameters
  * @retval None
  */
void LSM303AGR_AccInit(uint16_t InitStruct)
{  
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80013a2:	2300      	movs	r3, #0
 80013a4:	73fb      	strb	r3, [r7, #15]
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 80013a6:	f000 fde3 	bl	8001f70 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80013aa:	88fb      	ldrh	r3, [r7, #6]
 80013ac:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG1_A, ctrl);
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	461a      	mov	r2, r3
 80013b2:	2120      	movs	r1, #32
 80013b4:	2032      	movs	r0, #50	; 0x32
 80013b6:	f000 fe53 	bl	8002060 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
 80013ba:	2300      	movs	r3, #0
 80013bc:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG4_A, ctrl);
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	461a      	mov	r2, r3
 80013c2:	2123      	movs	r1, #35	; 0x23
 80013c4:	2032      	movs	r0, #50	; 0x32
 80013c6:	f000 fe4b 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 80013ca:	bf00      	nop
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <LSM303AGR_AccDeInit>:
  * @brief  LSM303AGR De-initialization.
  * @param  None
  * @retval None
  */
void LSM303AGR_AccDeInit(void)
{  
 80013d2:	b480      	push	{r7}
 80013d4:	af00      	add	r7, sp, #0
}
 80013d6:	bf00      	nop
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <LSM303AGR_AccReadID>:
  * @brief  Read LSM303AGR ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303AGR_AccReadID(void)
{  
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80013e6:	2300      	movs	r3, #0
 80013e8:	71fb      	strb	r3, [r7, #7]
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 80013ea:	f000 fdc1 	bl	8001f70 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_WHO_AM_I_ADDR);
 80013ee:	210f      	movs	r1, #15
 80013f0:	2032      	movs	r0, #50	; 0x32
 80013f2:	f000 fe48 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
  
  return ctrl;
 80013fa:	79fb      	ldrb	r3, [r7, #7]
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <LSM303AGR_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303AGR
  * @param  None
  * @retval None
  */
void LSM303AGR_AccRebootCmd(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A);
 800140a:	2124      	movs	r1, #36	; 0x24
 800140c:	2032      	movs	r0, #50	; 0x32
 800140e:	f000 fe3a 	bl	8002086 <COMPASSACCELERO_IO_Read>
 8001412:	4603      	mov	r3, r0
 8001414:	71fb      	strb	r3, [r7, #7]
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303AGR_BOOT_REBOOTMEMORY;
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800141c:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A, tmpreg);
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	461a      	mov	r2, r3
 8001422:	2124      	movs	r1, #36	; 0x24
 8001424:	2032      	movs	r0, #50	; 0x32
 8001426:	f000 fe1b 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <LSM303AGR_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303AGR_AccFilterConfig(uint8_t FilterStruct) 
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b084      	sub	sp, #16
 8001436:	af00      	add	r7, sp, #0
 8001438:	4603      	mov	r3, r0
 800143a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 800143c:	2121      	movs	r1, #33	; 0x21
 800143e:	2032      	movs	r0, #50	; 0x32
 8001440:	f000 fe21 	bl	8002086 <COMPASSACCELERO_IO_Read>
 8001444:	4603      	mov	r3, r0
 8001446:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0x0C;
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	f003 030c 	and.w	r3, r3, #12
 800144e:	73fb      	strb	r3, [r7, #15]
  tmpreg |= FilterStruct;
 8001450:	7bfa      	ldrb	r2, [r7, #15]
 8001452:	79fb      	ldrb	r3, [r7, #7]
 8001454:	4313      	orrs	r3, r2
 8001456:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 8001458:	7bfb      	ldrb	r3, [r7, #15]
 800145a:	461a      	mov	r2, r3
 800145c:	2121      	movs	r1, #33	; 0x21
 800145e:	2032      	movs	r0, #50	; 0x32
 8001460:	f000 fdfe 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 8001464:	bf00      	nop
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <LSM303AGR_AccFilterCmd>:
  *         @arg: LSM303AGR_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303AGR_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303AGR_AccFilterCmd(uint8_t HighPassFilterState)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8001476:	2121      	movs	r1, #33	; 0x21
 8001478:	2032      	movs	r0, #50	; 0x32
 800147a:	f000 fe04 	bl	8002086 <COMPASSACCELERO_IO_Read>
 800147e:	4603      	mov	r3, r0
 8001480:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0xF7;
 8001482:	7bfb      	ldrb	r3, [r7, #15]
 8001484:	f023 0308 	bic.w	r3, r3, #8
 8001488:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 800148a:	7bfa      	ldrb	r2, [r7, #15]
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	4313      	orrs	r3, r2
 8001490:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 8001492:	7bfb      	ldrb	r3, [r7, #15]
 8001494:	461a      	mov	r2, r3
 8001496:	2121      	movs	r1, #33	; 0x21
 8001498:	2032      	movs	r0, #50	; 0x32
 800149a:	f000 fde1 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 800149e:	bf00      	nop
 80014a0:	3710      	adds	r7, #16
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <LSM303AGR_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303AGR_AccReadXYZ(int16_t* pData)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b088      	sub	sp, #32
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 80014ae:	2300      	movs	r3, #0
 80014b0:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = LSM303AGR_ACC_SENSITIVITY_2G;
 80014b6:	2301      	movs	r3, #1
 80014b8:	77bb      	strb	r3, [r7, #30]
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG4_A);
 80014ba:	2123      	movs	r1, #35	; 0x23
 80014bc:	2032      	movs	r0, #50	; 0x32
 80014be:	f000 fde2 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80014c2:	4603      	mov	r3, r0
 80014c4:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A);
 80014c6:	2124      	movs	r1, #36	; 0x24
 80014c8:	2032      	movs	r0, #50	; 0x32
 80014ca:	f000 fddc 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80014ce:	4603      	mov	r3, r0
 80014d0:	757b      	strb	r3, [r7, #21]
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_X_L_A); 
 80014d2:	2128      	movs	r1, #40	; 0x28
 80014d4:	2032      	movs	r0, #50	; 0x32
 80014d6:	f000 fdd6 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80014da:	4603      	mov	r3, r0
 80014dc:	b25b      	sxtb	r3, r3
 80014de:	733b      	strb	r3, [r7, #12]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_X_H_A);
 80014e0:	2129      	movs	r1, #41	; 0x29
 80014e2:	2032      	movs	r0, #50	; 0x32
 80014e4:	f000 fdcf 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80014e8:	4603      	mov	r3, r0
 80014ea:	b25b      	sxtb	r3, r3
 80014ec:	737b      	strb	r3, [r7, #13]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Y_L_A);
 80014ee:	212a      	movs	r1, #42	; 0x2a
 80014f0:	2032      	movs	r0, #50	; 0x32
 80014f2:	f000 fdc8 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80014f6:	4603      	mov	r3, r0
 80014f8:	b25b      	sxtb	r3, r3
 80014fa:	73bb      	strb	r3, [r7, #14]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Y_H_A);
 80014fc:	212b      	movs	r1, #43	; 0x2b
 80014fe:	2032      	movs	r0, #50	; 0x32
 8001500:	f000 fdc1 	bl	8002086 <COMPASSACCELERO_IO_Read>
 8001504:	4603      	mov	r3, r0
 8001506:	b25b      	sxtb	r3, r3
 8001508:	73fb      	strb	r3, [r7, #15]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Z_L_A);
 800150a:	212c      	movs	r1, #44	; 0x2c
 800150c:	2032      	movs	r0, #50	; 0x32
 800150e:	f000 fdba 	bl	8002086 <COMPASSACCELERO_IO_Read>
 8001512:	4603      	mov	r3, r0
 8001514:	b25b      	sxtb	r3, r3
 8001516:	743b      	strb	r3, [r7, #16]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Z_H_A);
 8001518:	212d      	movs	r1, #45	; 0x2d
 800151a:	2032      	movs	r0, #50	; 0x32
 800151c:	f000 fdb3 	bl	8002086 <COMPASSACCELERO_IO_Read>
 8001520:	4603      	mov	r3, r0
 8001522:	b25b      	sxtb	r3, r3
 8001524:	747b      	strb	r3, [r7, #17]
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303AGR_BLE_MSB)) 
 8001526:	7d3b      	ldrb	r3, [r7, #20]
 8001528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800152c:	2b00      	cmp	r3, #0
 800152e:	d126      	bne.n	800157e <LSM303AGR_AccReadXYZ+0xd8>
  {
    for(i=0; i<3; i++)
 8001530:	2300      	movs	r3, #0
 8001532:	77fb      	strb	r3, [r7, #31]
 8001534:	e01f      	b.n	8001576 <LSM303AGR_AccReadXYZ+0xd0>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8001536:	7ffb      	ldrb	r3, [r7, #31]
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	3301      	adds	r3, #1
 800153c:	f107 0220 	add.w	r2, r7, #32
 8001540:	4413      	add	r3, r2
 8001542:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8001546:	b29b      	uxth	r3, r3
 8001548:	021b      	lsls	r3, r3, #8
 800154a:	b29a      	uxth	r2, r3
 800154c:	7ffb      	ldrb	r3, [r7, #31]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	f107 0120 	add.w	r1, r7, #32
 8001554:	440b      	add	r3, r1
 8001556:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 800155a:	b29b      	uxth	r3, r3
 800155c:	4413      	add	r3, r2
 800155e:	b29a      	uxth	r2, r3
 8001560:	7ffb      	ldrb	r3, [r7, #31]
 8001562:	b212      	sxth	r2, r2
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	f107 0120 	add.w	r1, r7, #32
 800156a:	440b      	add	r3, r1
 800156c:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8001570:	7ffb      	ldrb	r3, [r7, #31]
 8001572:	3301      	adds	r3, #1
 8001574:	77fb      	strb	r3, [r7, #31]
 8001576:	7ffb      	ldrb	r3, [r7, #31]
 8001578:	2b02      	cmp	r3, #2
 800157a:	d9dc      	bls.n	8001536 <LSM303AGR_AccReadXYZ+0x90>
 800157c:	e025      	b.n	80015ca <LSM303AGR_AccReadXYZ+0x124>
    }
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
 800157e:	2300      	movs	r3, #0
 8001580:	77fb      	strb	r3, [r7, #31]
 8001582:	e01f      	b.n	80015c4 <LSM303AGR_AccReadXYZ+0x11e>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8001584:	7ffb      	ldrb	r3, [r7, #31]
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	f107 0220 	add.w	r2, r7, #32
 800158c:	4413      	add	r3, r2
 800158e:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8001592:	b29b      	uxth	r3, r3
 8001594:	021b      	lsls	r3, r3, #8
 8001596:	b29a      	uxth	r2, r3
 8001598:	7ffb      	ldrb	r3, [r7, #31]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	3301      	adds	r3, #1
 800159e:	f107 0120 	add.w	r1, r7, #32
 80015a2:	440b      	add	r3, r1
 80015a4:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	4413      	add	r3, r2
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	7ffb      	ldrb	r3, [r7, #31]
 80015b0:	b212      	sxth	r2, r2
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	f107 0120 	add.w	r1, r7, #32
 80015b8:	440b      	add	r3, r1
 80015ba:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 80015be:	7ffb      	ldrb	r3, [r7, #31]
 80015c0:	3301      	adds	r3, #1
 80015c2:	77fb      	strb	r3, [r7, #31]
 80015c4:	7ffb      	ldrb	r3, [r7, #31]
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d9dc      	bls.n	8001584 <LSM303AGR_AccReadXYZ+0xde>
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303AGR_FULLSCALE_16G)
 80015ca:	7d3b      	ldrb	r3, [r7, #20]
 80015cc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80015d0:	2b30      	cmp	r3, #48	; 0x30
 80015d2:	d013      	beq.n	80015fc <LSM303AGR_AccReadXYZ+0x156>
 80015d4:	2b30      	cmp	r3, #48	; 0x30
 80015d6:	dc14      	bgt.n	8001602 <LSM303AGR_AccReadXYZ+0x15c>
 80015d8:	2b20      	cmp	r3, #32
 80015da:	d00c      	beq.n	80015f6 <LSM303AGR_AccReadXYZ+0x150>
 80015dc:	2b20      	cmp	r3, #32
 80015de:	dc10      	bgt.n	8001602 <LSM303AGR_AccReadXYZ+0x15c>
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d002      	beq.n	80015ea <LSM303AGR_AccReadXYZ+0x144>
 80015e4:	2b10      	cmp	r3, #16
 80015e6:	d003      	beq.n	80015f0 <LSM303AGR_AccReadXYZ+0x14a>
 80015e8:	e00b      	b.n	8001602 <LSM303AGR_AccReadXYZ+0x15c>
  {
  case LSM303AGR_FULLSCALE_2G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_2G;
 80015ea:	2301      	movs	r3, #1
 80015ec:	77bb      	strb	r3, [r7, #30]
    break;
 80015ee:	e008      	b.n	8001602 <LSM303AGR_AccReadXYZ+0x15c>
  case LSM303AGR_FULLSCALE_4G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_4G;
 80015f0:	2302      	movs	r3, #2
 80015f2:	77bb      	strb	r3, [r7, #30]
    break;
 80015f4:	e005      	b.n	8001602 <LSM303AGR_AccReadXYZ+0x15c>
  case LSM303AGR_FULLSCALE_8G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_8G;
 80015f6:	2304      	movs	r3, #4
 80015f8:	77bb      	strb	r3, [r7, #30]
    break;
 80015fa:	e002      	b.n	8001602 <LSM303AGR_AccReadXYZ+0x15c>
  case LSM303AGR_FULLSCALE_16G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_16G;
 80015fc:	230c      	movs	r3, #12
 80015fe:	77bb      	strb	r3, [r7, #30]
    break;
 8001600:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8001602:	2300      	movs	r3, #0
 8001604:	77fb      	strb	r3, [r7, #31]
 8001606:	e015      	b.n	8001634 <LSM303AGR_AccReadXYZ+0x18e>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8001608:	7ffb      	ldrb	r3, [r7, #31]
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	f107 0220 	add.w	r2, r7, #32
 8001610:	4413      	add	r3, r2
 8001612:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 8001616:	b29a      	uxth	r2, r3
 8001618:	7fbb      	ldrb	r3, [r7, #30]
 800161a:	b29b      	uxth	r3, r3
 800161c:	fb12 f303 	smulbb	r3, r2, r3
 8001620:	b299      	uxth	r1, r3
 8001622:	7ffb      	ldrb	r3, [r7, #31]
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	4413      	add	r3, r2
 800162a:	b20a      	sxth	r2, r1
 800162c:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800162e:	7ffb      	ldrb	r3, [r7, #31]
 8001630:	3301      	adds	r3, #1
 8001632:	77fb      	strb	r3, [r7, #31]
 8001634:	7ffb      	ldrb	r3, [r7, #31]
 8001636:	2b02      	cmp	r3, #2
 8001638:	d9e6      	bls.n	8001608 <LSM303AGR_AccReadXYZ+0x162>
  }
}
 800163a:	bf00      	nop
 800163c:	bf00      	nop
 800163e:	3720      	adds	r7, #32
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <LSM303AGR_AccFilterClickCmd>:
  *         @arg: LSM303AGR_HPF_CLICK_DISABLE 
  *         @arg: LSM303AGR_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303AGR_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg = 0x00;
 800164e:	2300      	movs	r3, #0
 8001650:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8001652:	2121      	movs	r1, #33	; 0x21
 8001654:	2032      	movs	r0, #50	; 0x32
 8001656:	f000 fd16 	bl	8002086 <COMPASSACCELERO_IO_Read>
 800165a:	4603      	mov	r3, r0
 800165c:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= ~(LSM303AGR_HPF_CLICK_ENABLE);
 800165e:	7bfb      	ldrb	r3, [r7, #15]
 8001660:	f023 0304 	bic.w	r3, r3, #4
 8001664:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterClickState;
 8001666:	7bfa      	ldrb	r2, [r7, #15]
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	4313      	orrs	r3, r2
 800166c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	461a      	mov	r2, r3
 8001672:	2121      	movs	r1, #33	; 0x21
 8001674:	2032      	movs	r0, #50	; 0x32
 8001676:	f000 fcf3 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <LSM303AGR_AccIT1Enable>:
  *         @arg   LSM303AGR_IT1_WTM
  *         @arg   LSM303AGR_IT1_OVERRUN
  * @retval None
  */
void LSM303AGR_AccIT1Enable(uint8_t LSM303AGR_IT)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b084      	sub	sp, #16
 8001686:	af00      	add	r7, sp, #0
 8001688:	4603      	mov	r3, r0
 800168a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 800168c:	2300      	movs	r3, #0
 800168e:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG3_A);
 8001690:	2122      	movs	r1, #34	; 0x22
 8001692:	2032      	movs	r0, #50	; 0x32
 8001694:	f000 fcf7 	bl	8002086 <COMPASSACCELERO_IO_Read>
 8001698:	4603      	mov	r3, r0
 800169a:	73fb      	strb	r3, [r7, #15]
  
  /* Enable IT1 */
  tmpval |= LSM303AGR_IT;
 800169c:	7bfa      	ldrb	r2, [r7, #15]
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG3_A, tmpval);
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
 80016a6:	461a      	mov	r2, r3
 80016a8:	2122      	movs	r1, #34	; 0x22
 80016aa:	2032      	movs	r0, #50	; 0x32
 80016ac:	f000 fcd8 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 80016b0:	bf00      	nop
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <LSM303AGR_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303AGR_AccClickITEnable(uint8_t ITClick)
{  
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 80016c2:	2300      	movs	r3, #0
 80016c4:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CLICK_CFG_A);
 80016c6:	2138      	movs	r1, #56	; 0x38
 80016c8:	2032      	movs	r0, #50	; 0x32
 80016ca:	f000 fcdc 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80016ce:	4603      	mov	r3, r0
 80016d0:	73fb      	strb	r3, [r7, #15]
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 80016d2:	7bfa      	ldrb	r2, [r7, #15]
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CLICK_CFG_A, tmpval);
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	461a      	mov	r2, r3
 80016de:	2138      	movs	r1, #56	; 0x38
 80016e0:	2032      	movs	r0, #50	; 0x32
 80016e2:	f000 fcbd 	bl	8002060 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
 80016e6:	230a      	movs	r3, #10
 80016e8:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CLICK_THS_A, tmpval);
 80016ea:	7bfb      	ldrb	r3, [r7, #15]
 80016ec:	461a      	mov	r2, r3
 80016ee:	213a      	movs	r1, #58	; 0x3a
 80016f0:	2032      	movs	r0, #50	; 0x32
 80016f2:	f000 fcb5 	bl	8002060 <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
 80016f6:	2305      	movs	r3, #5
 80016f8:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_LIMIT_A, tmpval);
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	461a      	mov	r2, r3
 80016fe:	213b      	movs	r1, #59	; 0x3b
 8001700:	2032      	movs	r0, #50	; 0x32
 8001702:	f000 fcad 	bl	8002060 <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_LATENCY_A, tmpval);
 8001706:	7bfb      	ldrb	r3, [r7, #15]
 8001708:	461a      	mov	r2, r3
 800170a:	213c      	movs	r1, #60	; 0x3c
 800170c:	2032      	movs	r0, #50	; 0x32
 800170e:	f000 fca7 	bl	8002060 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
 8001712:	2332      	movs	r3, #50	; 0x32
 8001714:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_WINDOW_A, tmpval);
 8001716:	7bfb      	ldrb	r3, [r7, #15]
 8001718:	461a      	mov	r2, r3
 800171a:	213d      	movs	r1, #61	; 0x3d
 800171c:	2032      	movs	r0, #50	; 0x32
 800171e:	f000 fc9f 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 8001722:	bf00      	nop
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}

0800172a <LSM303AGR_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303AGR_AccZClickITConfig(void)
{  
 800172a:	b580      	push	{r7, lr}
 800172c:	af00      	add	r7, sp, #0
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 800172e:	f000 fc69 	bl	8002004 <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303AGR_AccIT1Enable(LSM303AGR_IT1_CLICK);
 8001732:	2080      	movs	r0, #128	; 0x80
 8001734:	f7ff ffa5 	bl	8001682 <LSM303AGR_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303AGR_AccFilterClickCmd(LSM303AGR_HPF_CLICK_ENABLE);
 8001738:	2004      	movs	r0, #4
 800173a:	f7ff ff83 	bl	8001644 <LSM303AGR_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303AGR_AccClickITEnable(LSM303AGR_Z_SINGLE_CLICK);
 800173e:	2010      	movs	r0, #16
 8001740:	f7ff ffba 	bl	80016b8 <LSM303AGR_AccClickITEnable>
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}

08001748 <LSM303DLHC_AccInit>:
  * @brief  Set LSM303DLHC Initialization.
  * @param  InitStruct: Init parameters
  * @retval None
  */
void LSM303DLHC_AccInit(uint16_t InitStruct)
{  
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001752:	2300      	movs	r3, #0
 8001754:	73fb      	strb	r3, [r7, #15]
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 8001756:	f000 fc0b 	bl	8001f70 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 800175a:	88fb      	ldrh	r3, [r7, #6]
 800175c:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 800175e:	7bfb      	ldrb	r3, [r7, #15]
 8001760:	461a      	mov	r2, r3
 8001762:	2120      	movs	r1, #32
 8001764:	2032      	movs	r0, #50	; 0x32
 8001766:	f000 fc7b 	bl	8002060 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
 800176a:	2300      	movs	r3, #0
 800176c:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 800176e:	7bfb      	ldrb	r3, [r7, #15]
 8001770:	461a      	mov	r2, r3
 8001772:	2123      	movs	r1, #35	; 0x23
 8001774:	2032      	movs	r0, #50	; 0x32
 8001776:	f000 fc73 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 800177a:	bf00      	nop
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <LSM303DLHC_AccDeInit>:
  * @brief  LSM303DLHC De-initialization.
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccDeInit(void)
{  
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0
}
 8001786:	bf00      	nop
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <LSM303DLHC_AccReadID>:
  * @brief  Read LSM303DLHC ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8001796:	2300      	movs	r3, #0
 8001798:	71fb      	strb	r3, [r7, #7]
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 800179a:	f000 fbe9 	bl	8001f70 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 800179e:	210f      	movs	r1, #15
 80017a0:	2032      	movs	r0, #50	; 0x32
 80017a2:	f000 fc70 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80017a6:	4603      	mov	r3, r0
 80017a8:	71fb      	strb	r3, [r7, #7]
  
  return ctrl;
 80017aa:	79fb      	ldrb	r3, [r7, #7]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <LSM303DLHC_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303DLHC
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 80017ba:	2124      	movs	r1, #36	; 0x24
 80017bc:	2032      	movs	r0, #50	; 0x32
 80017be:	f000 fc62 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80017c2:	4603      	mov	r3, r0
 80017c4:	71fb      	strb	r3, [r7, #7]
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80017cc:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	461a      	mov	r2, r3
 80017d2:	2124      	movs	r1, #36	; 0x24
 80017d4:	2032      	movs	r0, #50	; 0x32
 80017d6:	f000 fc43 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <LSM303DLHC_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b084      	sub	sp, #16
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	4603      	mov	r3, r0
 80017ea:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80017ec:	2121      	movs	r1, #33	; 0x21
 80017ee:	2032      	movs	r0, #50	; 0x32
 80017f0:	f000 fc49 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80017f4:	4603      	mov	r3, r0
 80017f6:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0x0C;
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
 80017fa:	f003 030c 	and.w	r3, r3, #12
 80017fe:	73fb      	strb	r3, [r7, #15]
  tmpreg |= FilterStruct;
 8001800:	7bfa      	ldrb	r2, [r7, #15]
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	4313      	orrs	r3, r2
 8001806:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8001808:	7bfb      	ldrb	r3, [r7, #15]
 800180a:	461a      	mov	r2, r3
 800180c:	2121      	movs	r1, #33	; 0x21
 800180e:	2032      	movs	r0, #50	; 0x32
 8001810:	f000 fc26 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 8001814:	bf00      	nop
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303DLHC_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8001826:	2121      	movs	r1, #33	; 0x21
 8001828:	2032      	movs	r0, #50	; 0x32
 800182a:	f000 fc2c 	bl	8002086 <COMPASSACCELERO_IO_Read>
 800182e:	4603      	mov	r3, r0
 8001830:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0xF7;
 8001832:	7bfb      	ldrb	r3, [r7, #15]
 8001834:	f023 0308 	bic.w	r3, r3, #8
 8001838:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 800183a:	7bfa      	ldrb	r2, [r7, #15]
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	4313      	orrs	r3, r2
 8001840:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8001842:	7bfb      	ldrb	r3, [r7, #15]
 8001844:	461a      	mov	r2, r3
 8001846:	2121      	movs	r1, #33	; 0x21
 8001848:	2032      	movs	r0, #50	; 0x32
 800184a:	f000 fc09 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 800184e:	bf00      	nop
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b088      	sub	sp, #32
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 800185e:	2300      	movs	r3, #0
 8001860:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 8001866:	2301      	movs	r3, #1
 8001868:	77bb      	strb	r3, [r7, #30]
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 800186a:	2123      	movs	r1, #35	; 0x23
 800186c:	2032      	movs	r0, #50	; 0x32
 800186e:	f000 fc0a 	bl	8002086 <COMPASSACCELERO_IO_Read>
 8001872:	4603      	mov	r3, r0
 8001874:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8001876:	2124      	movs	r1, #36	; 0x24
 8001878:	2032      	movs	r0, #50	; 0x32
 800187a:	f000 fc04 	bl	8002086 <COMPASSACCELERO_IO_Read>
 800187e:	4603      	mov	r3, r0
 8001880:	757b      	strb	r3, [r7, #21]
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8001882:	2128      	movs	r1, #40	; 0x28
 8001884:	2032      	movs	r0, #50	; 0x32
 8001886:	f000 fbfe 	bl	8002086 <COMPASSACCELERO_IO_Read>
 800188a:	4603      	mov	r3, r0
 800188c:	b25b      	sxtb	r3, r3
 800188e:	733b      	strb	r3, [r7, #12]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8001890:	2129      	movs	r1, #41	; 0x29
 8001892:	2032      	movs	r0, #50	; 0x32
 8001894:	f000 fbf7 	bl	8002086 <COMPASSACCELERO_IO_Read>
 8001898:	4603      	mov	r3, r0
 800189a:	b25b      	sxtb	r3, r3
 800189c:	737b      	strb	r3, [r7, #13]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 800189e:	212a      	movs	r1, #42	; 0x2a
 80018a0:	2032      	movs	r0, #50	; 0x32
 80018a2:	f000 fbf0 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80018a6:	4603      	mov	r3, r0
 80018a8:	b25b      	sxtb	r3, r3
 80018aa:	73bb      	strb	r3, [r7, #14]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 80018ac:	212b      	movs	r1, #43	; 0x2b
 80018ae:	2032      	movs	r0, #50	; 0x32
 80018b0:	f000 fbe9 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80018b4:	4603      	mov	r3, r0
 80018b6:	b25b      	sxtb	r3, r3
 80018b8:	73fb      	strb	r3, [r7, #15]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 80018ba:	212c      	movs	r1, #44	; 0x2c
 80018bc:	2032      	movs	r0, #50	; 0x32
 80018be:	f000 fbe2 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80018c2:	4603      	mov	r3, r0
 80018c4:	b25b      	sxtb	r3, r3
 80018c6:	743b      	strb	r3, [r7, #16]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 80018c8:	212d      	movs	r1, #45	; 0x2d
 80018ca:	2032      	movs	r0, #50	; 0x32
 80018cc:	f000 fbdb 	bl	8002086 <COMPASSACCELERO_IO_Read>
 80018d0:	4603      	mov	r3, r0
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	747b      	strb	r3, [r7, #17]
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 80018d6:	7d3b      	ldrb	r3, [r7, #20]
 80018d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d126      	bne.n	800192e <LSM303DLHC_AccReadXYZ+0xd8>
  {
    for(i=0; i<3; i++)
 80018e0:	2300      	movs	r3, #0
 80018e2:	77fb      	strb	r3, [r7, #31]
 80018e4:	e01f      	b.n	8001926 <LSM303DLHC_AccReadXYZ+0xd0>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 80018e6:	7ffb      	ldrb	r3, [r7, #31]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	3301      	adds	r3, #1
 80018ec:	f107 0220 	add.w	r2, r7, #32
 80018f0:	4413      	add	r3, r2
 80018f2:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	021b      	lsls	r3, r3, #8
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	7ffb      	ldrb	r3, [r7, #31]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	f107 0120 	add.w	r1, r7, #32
 8001904:	440b      	add	r3, r1
 8001906:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 800190a:	b29b      	uxth	r3, r3
 800190c:	4413      	add	r3, r2
 800190e:	b29a      	uxth	r2, r3
 8001910:	7ffb      	ldrb	r3, [r7, #31]
 8001912:	b212      	sxth	r2, r2
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	f107 0120 	add.w	r1, r7, #32
 800191a:	440b      	add	r3, r1
 800191c:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8001920:	7ffb      	ldrb	r3, [r7, #31]
 8001922:	3301      	adds	r3, #1
 8001924:	77fb      	strb	r3, [r7, #31]
 8001926:	7ffb      	ldrb	r3, [r7, #31]
 8001928:	2b02      	cmp	r3, #2
 800192a:	d9dc      	bls.n	80018e6 <LSM303DLHC_AccReadXYZ+0x90>
 800192c:	e025      	b.n	800197a <LSM303DLHC_AccReadXYZ+0x124>
    }
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
 800192e:	2300      	movs	r3, #0
 8001930:	77fb      	strb	r3, [r7, #31]
 8001932:	e01f      	b.n	8001974 <LSM303DLHC_AccReadXYZ+0x11e>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8001934:	7ffb      	ldrb	r3, [r7, #31]
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	f107 0220 	add.w	r2, r7, #32
 800193c:	4413      	add	r3, r2
 800193e:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8001942:	b29b      	uxth	r3, r3
 8001944:	021b      	lsls	r3, r3, #8
 8001946:	b29a      	uxth	r2, r3
 8001948:	7ffb      	ldrb	r3, [r7, #31]
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	3301      	adds	r3, #1
 800194e:	f107 0120 	add.w	r1, r7, #32
 8001952:	440b      	add	r3, r1
 8001954:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8001958:	b29b      	uxth	r3, r3
 800195a:	4413      	add	r3, r2
 800195c:	b29a      	uxth	r2, r3
 800195e:	7ffb      	ldrb	r3, [r7, #31]
 8001960:	b212      	sxth	r2, r2
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	f107 0120 	add.w	r1, r7, #32
 8001968:	440b      	add	r3, r1
 800196a:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 800196e:	7ffb      	ldrb	r3, [r7, #31]
 8001970:	3301      	adds	r3, #1
 8001972:	77fb      	strb	r3, [r7, #31]
 8001974:	7ffb      	ldrb	r3, [r7, #31]
 8001976:	2b02      	cmp	r3, #2
 8001978:	d9dc      	bls.n	8001934 <LSM303DLHC_AccReadXYZ+0xde>
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 800197a:	7d3b      	ldrb	r3, [r7, #20]
 800197c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001980:	2b30      	cmp	r3, #48	; 0x30
 8001982:	d013      	beq.n	80019ac <LSM303DLHC_AccReadXYZ+0x156>
 8001984:	2b30      	cmp	r3, #48	; 0x30
 8001986:	dc14      	bgt.n	80019b2 <LSM303DLHC_AccReadXYZ+0x15c>
 8001988:	2b20      	cmp	r3, #32
 800198a:	d00c      	beq.n	80019a6 <LSM303DLHC_AccReadXYZ+0x150>
 800198c:	2b20      	cmp	r3, #32
 800198e:	dc10      	bgt.n	80019b2 <LSM303DLHC_AccReadXYZ+0x15c>
 8001990:	2b00      	cmp	r3, #0
 8001992:	d002      	beq.n	800199a <LSM303DLHC_AccReadXYZ+0x144>
 8001994:	2b10      	cmp	r3, #16
 8001996:	d003      	beq.n	80019a0 <LSM303DLHC_AccReadXYZ+0x14a>
 8001998:	e00b      	b.n	80019b2 <LSM303DLHC_AccReadXYZ+0x15c>
  {
  case LSM303DLHC_FULLSCALE_2G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 800199a:	2301      	movs	r3, #1
 800199c:	77bb      	strb	r3, [r7, #30]
    break;
 800199e:	e008      	b.n	80019b2 <LSM303DLHC_AccReadXYZ+0x15c>
  case LSM303DLHC_FULLSCALE_4G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_4G;
 80019a0:	2302      	movs	r3, #2
 80019a2:	77bb      	strb	r3, [r7, #30]
    break;
 80019a4:	e005      	b.n	80019b2 <LSM303DLHC_AccReadXYZ+0x15c>
  case LSM303DLHC_FULLSCALE_8G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 80019a6:	2304      	movs	r3, #4
 80019a8:	77bb      	strb	r3, [r7, #30]
    break;
 80019aa:	e002      	b.n	80019b2 <LSM303DLHC_AccReadXYZ+0x15c>
  case LSM303DLHC_FULLSCALE_16G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 80019ac:	230c      	movs	r3, #12
 80019ae:	77bb      	strb	r3, [r7, #30]
    break;
 80019b0:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80019b2:	2300      	movs	r3, #0
 80019b4:	77fb      	strb	r3, [r7, #31]
 80019b6:	e015      	b.n	80019e4 <LSM303DLHC_AccReadXYZ+0x18e>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 80019b8:	7ffb      	ldrb	r3, [r7, #31]
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	f107 0220 	add.w	r2, r7, #32
 80019c0:	4413      	add	r3, r2
 80019c2:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 80019c6:	b29a      	uxth	r2, r3
 80019c8:	7fbb      	ldrb	r3, [r7, #30]
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	fb12 f303 	smulbb	r3, r2, r3
 80019d0:	b299      	uxth	r1, r3
 80019d2:	7ffb      	ldrb	r3, [r7, #31]
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	4413      	add	r3, r2
 80019da:	b20a      	sxth	r2, r1
 80019dc:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80019de:	7ffb      	ldrb	r3, [r7, #31]
 80019e0:	3301      	adds	r3, #1
 80019e2:	77fb      	strb	r3, [r7, #31]
 80019e4:	7ffb      	ldrb	r3, [r7, #31]
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d9e6      	bls.n	80019b8 <LSM303DLHC_AccReadXYZ+0x162>
  }
}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	3720      	adds	r7, #32
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg = 0x00;
 80019fe:	2300      	movs	r3, #0
 8001a00:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8001a02:	2121      	movs	r1, #33	; 0x21
 8001a04:	2032      	movs	r0, #50	; 0x32
 8001a06:	f000 fb3e 	bl	8002086 <COMPASSACCELERO_IO_Read>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 8001a0e:	7bfb      	ldrb	r3, [r7, #15]
 8001a10:	f023 0304 	bic.w	r3, r3, #4
 8001a14:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterClickState;
 8001a16:	7bfa      	ldrb	r2, [r7, #15]
 8001a18:	79fb      	ldrb	r3, [r7, #7]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	461a      	mov	r2, r3
 8001a22:	2121      	movs	r1, #33	; 0x21
 8001a24:	2032      	movs	r0, #50	; 0x32
 8001a26:	f000 fb1b 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b084      	sub	sp, #16
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	4603      	mov	r3, r0
 8001a3a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 8001a40:	2122      	movs	r1, #34	; 0x22
 8001a42:	2032      	movs	r0, #50	; 0x32
 8001a44:	f000 fb1f 	bl	8002086 <COMPASSACCELERO_IO_Read>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	73fb      	strb	r3, [r7, #15]
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 8001a4c:	7bfa      	ldrb	r2, [r7, #15]
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8001a54:	7bfb      	ldrb	r3, [r7, #15]
 8001a56:	461a      	mov	r2, r3
 8001a58:	2122      	movs	r1, #34	; 0x22
 8001a5a:	2032      	movs	r0, #50	; 0x32
 8001a5c:	f000 fb00 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 8001a60:	bf00      	nop
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <LSM303DLHC_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 8001a72:	2300      	movs	r3, #0
 8001a74:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8001a76:	2138      	movs	r1, #56	; 0x38
 8001a78:	2032      	movs	r0, #50	; 0x32
 8001a7a:	f000 fb04 	bl	8002086 <COMPASSACCELERO_IO_Read>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	73fb      	strb	r3, [r7, #15]
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 8001a82:	7bfa      	ldrb	r2, [r7, #15]
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	2138      	movs	r1, #56	; 0x38
 8001a90:	2032      	movs	r0, #50	; 0x32
 8001a92:	f000 fae5 	bl	8002060 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
 8001a96:	230a      	movs	r3, #10
 8001a98:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	213a      	movs	r1, #58	; 0x3a
 8001aa0:	2032      	movs	r0, #50	; 0x32
 8001aa2:	f000 fadd 	bl	8002060 <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
 8001aa6:	2305      	movs	r3, #5
 8001aa8:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	461a      	mov	r2, r3
 8001aae:	213b      	movs	r1, #59	; 0x3b
 8001ab0:	2032      	movs	r0, #50	; 0x32
 8001ab2:	f000 fad5 	bl	8002060 <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	213c      	movs	r1, #60	; 0x3c
 8001abc:	2032      	movs	r0, #50	; 0x32
 8001abe:	f000 facf 	bl	8002060 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
 8001ac2:	2332      	movs	r3, #50	; 0x32
 8001ac4:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
 8001ac8:	461a      	mov	r2, r3
 8001aca:	213d      	movs	r1, #61	; 0x3d
 8001acc:	2032      	movs	r0, #50	; 0x32
 8001ace:	f000 fac7 	bl	8002060 <COMPASSACCELERO_IO_Write>
}
 8001ad2:	bf00      	nop
 8001ad4:	3710      	adds	r7, #16
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <LSM303DLHC_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 8001ada:	b580      	push	{r7, lr}
 8001adc:	af00      	add	r7, sp, #0
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 8001ade:	f000 fa91 	bl	8002004 <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 8001ae2:	2080      	movs	r0, #128	; 0x80
 8001ae4:	f7ff ffa5 	bl	8001a32 <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 8001ae8:	2004      	movs	r0, #4
 8001aea:	f7ff ff83 	bl	80019f4 <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8001aee:	2010      	movs	r0, #16
 8001af0:	f7ff ffba 	bl	8001a68 <LSM303DLHC_AccClickITEnable>
}
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <BSP_LED_On>:
  *     @arg LED9
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	4a07      	ldr	r2, [pc, #28]	; (8001b24 <BSP_LED_On+0x2c>)
 8001b06:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	4a06      	ldr	r2, [pc, #24]	; (8001b28 <BSP_LED_On+0x30>)
 8001b0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b12:	2201      	movs	r2, #1
 8001b14:	4619      	mov	r1, r3
 8001b16:	f001 fea3 	bl	8003860 <HAL_GPIO_WritePin>
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200000d0 	.word	0x200000d0
 8001b28:	0800a750 	.word	0x0800a750

08001b2c <BSP_PB_GetState>:
  * @param  Button Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	4a06      	ldr	r2, [pc, #24]	; (8001b54 <BSP_PB_GetState+0x28>)
 8001b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	4611      	mov	r1, r2
 8001b42:	4618      	mov	r0, r3
 8001b44:	f001 fe74 	bl	8003830 <HAL_GPIO_ReadPin>
 8001b48:	4603      	mov	r3, r0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	200000f0 	.word	0x200000f0

08001b58 <I2Cx_MspInit>:
  * @brief Discovery I2Cx MSP Initialization
  * @param hi2c I2C handle
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	; 0x28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 8001b60:	4b15      	ldr	r3, [pc, #84]	; (8001bb8 <I2Cx_MspInit+0x60>)
 8001b62:	695b      	ldr	r3, [r3, #20]
 8001b64:	4a14      	ldr	r2, [pc, #80]	; (8001bb8 <I2Cx_MspInit+0x60>)
 8001b66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b6a:	6153      	str	r3, [r2, #20]
 8001b6c:	4b12      	ldr	r3, [pc, #72]	; (8001bb8 <I2Cx_MspInit+0x60>)
 8001b6e:	695b      	ldr	r3, [r3, #20]
 8001b70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b74:	613b      	str	r3, [r7, #16]
 8001b76:	693b      	ldr	r3, [r7, #16]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
 8001b78:	23c0      	movs	r3, #192	; 0xc0
 8001b7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 8001b80:	2302      	movs	r3, #2
 8001b82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b84:	2303      	movs	r3, #3
 8001b86:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 8001b88:	2304      	movs	r3, #4
 8001b8a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8001b8c:	f107 0314 	add.w	r3, r7, #20
 8001b90:	4619      	mov	r1, r3
 8001b92:	480a      	ldr	r0, [pc, #40]	; (8001bbc <I2Cx_MspInit+0x64>)
 8001b94:	f001 fbf6 	bl	8003384 <HAL_GPIO_Init>

  /* Enable the I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001b98:	4b07      	ldr	r3, [pc, #28]	; (8001bb8 <I2Cx_MspInit+0x60>)
 8001b9a:	69db      	ldr	r3, [r3, #28]
 8001b9c:	4a06      	ldr	r2, [pc, #24]	; (8001bb8 <I2Cx_MspInit+0x60>)
 8001b9e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ba2:	61d3      	str	r3, [r2, #28]
 8001ba4:	4b04      	ldr	r3, [pc, #16]	; (8001bb8 <I2Cx_MspInit+0x60>)
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	68fb      	ldr	r3, [r7, #12]
}
 8001bb0:	bf00      	nop
 8001bb2:	3728      	adds	r7, #40	; 0x28
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	48000400 	.word	0x48000400

08001bc0 <I2Cx_Init>:
/**
  * @brief Discovery I2Cx Bus initialization
  * @retval None
  */
static void I2Cx_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001bc4:	4811      	ldr	r0, [pc, #68]	; (8001c0c <I2Cx_Init+0x4c>)
 8001bc6:	f002 f967 	bl	8003e98 <HAL_I2C_GetState>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d11a      	bne.n	8001c06 <I2Cx_Init+0x46>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <I2Cx_Init+0x4c>)
 8001bd2:	4a0f      	ldr	r2, [pc, #60]	; (8001c10 <I2Cx_Init+0x50>)
 8001bd4:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
 8001bd6:	4b0d      	ldr	r3, [pc, #52]	; (8001c0c <I2Cx_Init+0x4c>)
 8001bd8:	2232      	movs	r2, #50	; 0x32
 8001bda:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bdc:	4b0b      	ldr	r3, [pc, #44]	; (8001c0c <I2Cx_Init+0x4c>)
 8001bde:	2201      	movs	r2, #1
 8001be0:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001be2:	4b0a      	ldr	r3, [pc, #40]	; (8001c0c <I2Cx_Init+0x4c>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.OwnAddress2 = 0;
 8001be8:	4b08      	ldr	r3, [pc, #32]	; (8001c0c <I2Cx_Init+0x4c>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bee:	4b07      	ldr	r3, [pc, #28]	; (8001c0c <I2Cx_Init+0x4c>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;	
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <I2Cx_Init+0x4c>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8001bfa:	4804      	ldr	r0, [pc, #16]	; (8001c0c <I2Cx_Init+0x4c>)
 8001bfc:	f7ff ffac 	bl	8001b58 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001c00:	4802      	ldr	r0, [pc, #8]	; (8001c0c <I2Cx_Init+0x4c>)
 8001c02:	f001 fe5d 	bl	80038c0 <HAL_I2C_Init>
  }
}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000358 	.word	0x20000358
 8001c10:	40005400 	.word	0x40005400

08001c14 <I2Cx_WriteData>:
  * @param  Reg The target register address to write
  * @param  Value The target register value to be written 
  * @retval  None
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b088      	sub	sp, #32
 8001c18:	af04      	add	r7, sp, #16
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	80fb      	strh	r3, [r7, #6]
 8001c1e:	460b      	mov	r3, r1
 8001c20:	717b      	strb	r3, [r7, #5]
 8001c22:	4613      	mov	r3, r2
 8001c24:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c26:	2300      	movs	r3, #0
 8001c28:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8001c2a:	797b      	ldrb	r3, [r7, #5]
 8001c2c:	b29a      	uxth	r2, r3
 8001c2e:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <I2Cx_WriteData+0x48>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	88f9      	ldrh	r1, [r7, #6]
 8001c34:	9302      	str	r3, [sp, #8]
 8001c36:	2301      	movs	r3, #1
 8001c38:	9301      	str	r3, [sp, #4]
 8001c3a:	1d3b      	adds	r3, r7, #4
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	2301      	movs	r3, #1
 8001c40:	4807      	ldr	r0, [pc, #28]	; (8001c60 <I2Cx_WriteData+0x4c>)
 8001c42:	f001 fefb 	bl	8003a3c <HAL_I2C_Mem_Write>
 8001c46:	4603      	mov	r3, r0
 8001c48:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001c4a:	7bfb      	ldrb	r3, [r7, #15]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8001c50:	f000 f834 	bl	8001cbc <I2Cx_Error>
  }
}
 8001c54:	bf00      	nop
 8001c56:	3710      	adds	r7, #16
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	200000f8 	.word	0x200000f8
 8001c60:	20000358 	.word	0x20000358

08001c64 <I2Cx_ReadData>:
  * @param  Addr Device address on BUS Bus.  
  * @param  Reg The target register address to write
  * @retval Data read at register @
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b088      	sub	sp, #32
 8001c68:	af04      	add	r7, sp, #16
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	460a      	mov	r2, r1
 8001c6e:	80fb      	strh	r3, [r7, #6]
 8001c70:	4613      	mov	r3, r2
 8001c72:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001c74:	2300      	movs	r3, #0
 8001c76:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8001c7c:	797b      	ldrb	r3, [r7, #5]
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <I2Cx_ReadData+0x50>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	88f9      	ldrh	r1, [r7, #6]
 8001c86:	9302      	str	r3, [sp, #8]
 8001c88:	2301      	movs	r3, #1
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	f107 030e 	add.w	r3, r7, #14
 8001c90:	9300      	str	r3, [sp, #0]
 8001c92:	2301      	movs	r3, #1
 8001c94:	4808      	ldr	r0, [pc, #32]	; (8001cb8 <I2Cx_ReadData+0x54>)
 8001c96:	f001 ffe5 	bl	8003c64 <HAL_I2C_Mem_Read>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 8001c9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8001ca4:	f000 f80a 	bl	8001cbc <I2Cx_Error>
  
  }
  return value;
 8001ca8:	7bbb      	ldrb	r3, [r7, #14]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200000f8 	.word	0x200000f8
 8001cb8:	20000358 	.word	0x20000358

08001cbc <I2Cx_Error>:
/**
  * @brief I2C3 error treatment function
  * @retval None
  */
static void I2Cx_Error (void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8001cc0:	4803      	ldr	r0, [pc, #12]	; (8001cd0 <I2Cx_Error+0x14>)
 8001cc2:	f001 fe8c 	bl	80039de <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8001cc6:	f7ff ff7b 	bl	8001bc0 <I2Cx_Init>
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000358 	.word	0x20000358

08001cd4 <SPIx_Init>:
/**
  * @brief SPIx Bus initialization
  * @retval None
  */
static void SPIx_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001cd8:	481a      	ldr	r0, [pc, #104]	; (8001d44 <SPIx_Init+0x70>)
 8001cda:	f004 f983 	bl	8005fe4 <HAL_SPI_GetState>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d12c      	bne.n	8001d3e <SPIx_Init+0x6a>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 8001ce4:	4b17      	ldr	r3, [pc, #92]	; (8001d44 <SPIx_Init+0x70>)
 8001ce6:	4a18      	ldr	r2, [pc, #96]	; (8001d48 <SPIx_Init+0x74>)
 8001ce8:	601a      	str	r2, [r3, #0]
      to verify these constraints:
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001cea:	4b16      	ldr	r3, [pc, #88]	; (8001d44 <SPIx_Init+0x70>)
 8001cec:	2218      	movs	r2, #24
 8001cee:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
 8001cf0:	4b14      	ldr	r3, [pc, #80]	; (8001d44 <SPIx_Init+0x70>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cf6:	4b13      	ldr	r3, [pc, #76]	; (8001d44 <SPIx_Init+0x70>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cfc:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <SPIx_Init+0x70>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d02:	4b10      	ldr	r3, [pc, #64]	; (8001d44 <SPIx_Init+0x70>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 8001d08:	4b0e      	ldr	r3, [pc, #56]	; (8001d44 <SPIx_Init+0x70>)
 8001d0a:	2207      	movs	r2, #7
 8001d0c:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d0e:	4b0d      	ldr	r3, [pc, #52]	; (8001d44 <SPIx_Init+0x70>)
 8001d10:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001d14:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d16:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <SPIx_Init+0x70>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8001d1c:	4b09      	ldr	r3, [pc, #36]	; (8001d44 <SPIx_Init+0x70>)
 8001d1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d22:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d24:	4b07      	ldr	r3, [pc, #28]	; (8001d44 <SPIx_Init+0x70>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8001d2a:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <SPIx_Init+0x70>)
 8001d2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d30:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8001d32:	4804      	ldr	r0, [pc, #16]	; (8001d44 <SPIx_Init+0x70>)
 8001d34:	f000 f836 	bl	8001da4 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001d38:	4802      	ldr	r0, [pc, #8]	; (8001d44 <SPIx_Init+0x70>)
 8001d3a:	f003 fe6d 	bl	8005a18 <HAL_SPI_Init>
  }
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	200002f4 	.word	0x200002f4
 8001d48:	40013000 	.word	0x40013000

08001d4c <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af02      	add	r7, sp, #8
 8001d52:	4603      	mov	r3, r0
 8001d54:	71fb      	strb	r3, [r7, #7]

  uint8_t receivedbyte = 0;
 8001d56:	2300      	movs	r3, #0
 8001d58:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <SPIx_WriteRead+0x38>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f107 020f 	add.w	r2, r7, #15
 8001d62:	1df9      	adds	r1, r7, #7
 8001d64:	9300      	str	r3, [sp, #0]
 8001d66:	2301      	movs	r3, #1
 8001d68:	4807      	ldr	r0, [pc, #28]	; (8001d88 <SPIx_WriteRead+0x3c>)
 8001d6a:	f003 ff28 	bl	8005bbe <HAL_SPI_TransmitReceive>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 8001d74:	f000 f80a 	bl	8001d8c <SPIx_Error>
  }
  
  return receivedbyte;
 8001d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	200000f4 	.word	0x200000f4
 8001d88:	200002f4 	.word	0x200002f4

08001d8c <SPIx_Error>:
/**
  * @brief SPIx error treatment function
  * @retval None
  */
static void SPIx_Error (void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001d90:	4803      	ldr	r0, [pc, #12]	; (8001da0 <SPIx_Error+0x14>)
 8001d92:	f003 feec 	bl	8005b6e <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI comunication BUS */
  SPIx_Init();
 8001d96:	f7ff ff9d 	bl	8001cd4 <SPIx_Init>
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	200002f4 	.word	0x200002f4

08001da4 <SPIx_MspInit>:
  * @brief SPI MSP Init
  * @param hspi SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	; 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 8001dac:	4b16      	ldr	r3, [pc, #88]	; (8001e08 <SPIx_MspInit+0x64>)
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	4a15      	ldr	r2, [pc, #84]	; (8001e08 <SPIx_MspInit+0x64>)
 8001db2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001db6:	6193      	str	r3, [r2, #24]
 8001db8:	4b13      	ldr	r3, [pc, #76]	; (8001e08 <SPIx_MspInit+0x64>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	693b      	ldr	r3, [r7, #16]

  /* enable SPI1 gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001dc4:	4b10      	ldr	r3, [pc, #64]	; (8001e08 <SPIx_MspInit+0x64>)
 8001dc6:	695b      	ldr	r3, [r3, #20]
 8001dc8:	4a0f      	ldr	r2, [pc, #60]	; (8001e08 <SPIx_MspInit+0x64>)
 8001dca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dce:	6153      	str	r3, [r2, #20]
 8001dd0:	4b0d      	ldr	r3, [pc, #52]	; (8001e08 <SPIx_MspInit+0x64>)
 8001dd2:	695b      	ldr	r3, [r3, #20]
 8001dd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001ddc:	23e0      	movs	r3, #224	; 0xe0
 8001dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001de0:	2302      	movs	r3, #2
 8001de2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
 8001de4:	2300      	movs	r3, #0
 8001de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001de8:	2303      	movs	r3, #3
 8001dea:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001dec:	2305      	movs	r3, #5
 8001dee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	4619      	mov	r1, r3
 8001df6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dfa:	f001 fac3 	bl	8003384 <HAL_GPIO_Init>
}
 8001dfe:	bf00      	nop
 8001e00:	3728      	adds	r7, #40	; 0x28
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40021000 	.word	0x40021000

08001e0c <GYRO_IO_Init>:
/**
  * @brief  Configures the GYROSCOPE SPI interface.
  * @retval None
  */
void GYRO_IO_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8001e12:	4b1f      	ldr	r3, [pc, #124]	; (8001e90 <GYRO_IO_Init+0x84>)
 8001e14:	695b      	ldr	r3, [r3, #20]
 8001e16:	4a1e      	ldr	r2, [pc, #120]	; (8001e90 <GYRO_IO_Init+0x84>)
 8001e18:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e1c:	6153      	str	r3, [r2, #20]
 8001e1e:	4b1c      	ldr	r3, [pc, #112]	; (8001e90 <GYRO_IO_Init+0x84>)
 8001e20:	695b      	ldr	r3, [r3, #20]
 8001e22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e26:	60bb      	str	r3, [r7, #8]
 8001e28:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8001e2a:	2308      	movs	r3, #8
 8001e2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e36:	2303      	movs	r3, #3
 8001e38:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8001e3a:	f107 030c 	add.w	r3, r7, #12
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4814      	ldr	r0, [pc, #80]	; (8001e94 <GYRO_IO_Init+0x88>)
 8001e42:	f001 fa9f 	bl	8003384 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 8001e46:	2201      	movs	r2, #1
 8001e48:	2108      	movs	r1, #8
 8001e4a:	4812      	ldr	r0, [pc, #72]	; (8001e94 <GYRO_IO_Init+0x88>)
 8001e4c:	f001 fd08 	bl	8003860 <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8001e50:	4b0f      	ldr	r3, [pc, #60]	; (8001e90 <GYRO_IO_Init+0x84>)
 8001e52:	695b      	ldr	r3, [r3, #20]
 8001e54:	4a0e      	ldr	r2, [pc, #56]	; (8001e90 <GYRO_IO_Init+0x84>)
 8001e56:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e5a:	6153      	str	r3, [r2, #20]
 8001e5c:	4b0c      	ldr	r3, [pc, #48]	; (8001e90 <GYRO_IO_Init+0x84>)
 8001e5e:	695b      	ldr	r3, [r3, #20]
 8001e60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e64:	607b      	str	r3, [r7, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e70:	2303      	movs	r3, #3
 8001e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8001e78:	f107 030c 	add.w	r3, r7, #12
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4805      	ldr	r0, [pc, #20]	; (8001e94 <GYRO_IO_Init+0x88>)
 8001e80:	f001 fa80 	bl	8003384 <HAL_GPIO_Init>
  
  SPIx_Init();
 8001e84:	f7ff ff26 	bl	8001cd4 <SPIx_Init>
}
 8001e88:	bf00      	nop
 8001e8a:	3720      	adds	r7, #32
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40021000 	.word	0x40021000
 8001e94:	48001000 	.word	0x48001000

08001e98 <GYRO_IO_Write>:
  * @param  WriteAddr GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	70fb      	strb	r3, [r7, #3]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8001ea8:	883b      	ldrh	r3, [r7, #0]
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d903      	bls.n	8001eb6 <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8001eae:	78fb      	ldrb	r3, [r7, #3]
 8001eb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001eb4:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2108      	movs	r1, #8
 8001eba:	480f      	ldr	r0, [pc, #60]	; (8001ef8 <GYRO_IO_Write+0x60>)
 8001ebc:	f001 fcd0 	bl	8003860 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8001ec0:	78fb      	ldrb	r3, [r7, #3]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff ff42 	bl	8001d4c <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8001ec8:	e00a      	b.n	8001ee0 <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff ff3c 	bl	8001d4c <SPIx_WriteRead>
    NumByteToWrite--;
 8001ed4:	883b      	ldrh	r3, [r7, #0]
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	3301      	adds	r3, #1
 8001ede:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 8001ee0:	883b      	ldrh	r3, [r7, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1f1      	bne.n	8001eca <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	2108      	movs	r1, #8
 8001eea:	4803      	ldr	r0, [pc, #12]	; (8001ef8 <GYRO_IO_Write+0x60>)
 8001eec:	f001 fcb8 	bl	8003860 <HAL_GPIO_WritePin>
}
 8001ef0:	bf00      	nop
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	48001000 	.word	0x48001000

08001efc <GYRO_IO_Read>:
  * @param  ReadAddr GYROSCOPE's internal address to read from.
  * @param  NumByteToRead number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	460b      	mov	r3, r1
 8001f06:	70fb      	strb	r3, [r7, #3]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8001f0c:	883b      	ldrh	r3, [r7, #0]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d904      	bls.n	8001f1c <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8001f12:	78fb      	ldrb	r3, [r7, #3]
 8001f14:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001f18:	70fb      	strb	r3, [r7, #3]
 8001f1a:	e003      	b.n	8001f24 <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8001f1c:	78fb      	ldrb	r3, [r7, #3]
 8001f1e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f22:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8001f24:	2200      	movs	r2, #0
 8001f26:	2108      	movs	r1, #8
 8001f28:	4810      	ldr	r0, [pc, #64]	; (8001f6c <GYRO_IO_Read+0x70>)
 8001f2a:	f001 fc99 	bl	8003860 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8001f2e:	78fb      	ldrb	r3, [r7, #3]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff0b 	bl	8001d4c <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 8001f36:	e00c      	b.n	8001f52 <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f7ff ff07 	bl	8001d4c <SPIx_WriteRead>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	461a      	mov	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 8001f46:	883b      	ldrh	r3, [r7, #0]
 8001f48:	3b01      	subs	r3, #1
 8001f4a:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 8001f52:	883b      	ldrh	r3, [r7, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d1ef      	bne.n	8001f38 <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8001f58:	2201      	movs	r2, #1
 8001f5a:	2108      	movs	r1, #8
 8001f5c:	4803      	ldr	r0, [pc, #12]	; (8001f6c <GYRO_IO_Read+0x70>)
 8001f5e:	f001 fc7f 	bl	8003860 <HAL_GPIO_WritePin>
}  
 8001f62:	bf00      	nop
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	48001000 	.word	0x48001000

08001f70 <COMPASSACCELERO_IO_Init>:
/**
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b088      	sub	sp, #32
 8001f74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 8001f76:	4b21      	ldr	r3, [pc, #132]	; (8001ffc <COMPASSACCELERO_IO_Init+0x8c>)
 8001f78:	695b      	ldr	r3, [r3, #20]
 8001f7a:	4a20      	ldr	r2, [pc, #128]	; (8001ffc <COMPASSACCELERO_IO_Init+0x8c>)
 8001f7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f80:	6153      	str	r3, [r2, #20]
 8001f82:	4b1e      	ldr	r3, [pc, #120]	; (8001ffc <COMPASSACCELERO_IO_Init+0x8c>)
 8001f84:	695b      	ldr	r3, [r3, #20]
 8001f86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f8a:	60bb      	str	r3, [r7, #8]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8001f8e:	4b1b      	ldr	r3, [pc, #108]	; (8001ffc <COMPASSACCELERO_IO_Init+0x8c>)
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	4a1a      	ldr	r2, [pc, #104]	; (8001ffc <COMPASSACCELERO_IO_Init+0x8c>)
 8001f94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f98:	6153      	str	r3, [r2, #20]
 8001f9a:	4b18      	ldr	r3, [pc, #96]	; (8001ffc <COMPASSACCELERO_IO_Init+0x8c>)
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fa2:	607b      	str	r3, [r7, #4]
 8001fa4:	687b      	ldr	r3, [r7, #4]
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 8001fa6:	2304      	movs	r3, #4
 8001fa8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8001faa:	2300      	movs	r3, #0
 8001fac:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8001fb6:	f107 030c 	add.w	r3, r7, #12
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4810      	ldr	r0, [pc, #64]	; (8002000 <COMPASSACCELERO_IO_Init+0x90>)
 8001fbe:	f001 f9e1 	bl	8003384 <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x0F, 0x00);
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	210f      	movs	r1, #15
 8001fc6:	2008      	movs	r0, #8
 8001fc8:	f001 f9a5 	bl	8003316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
 8001fcc:	2008      	movs	r0, #8
 8001fce:	f001 f9be 	bl	800334e <HAL_NVIC_EnableIRQ>
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8001fd2:	2330      	movs	r3, #48	; 0x30
 8001fd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8001fe2:	f107 030c 	add.w	r3, r7, #12
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4805      	ldr	r0, [pc, #20]	; (8002000 <COMPASSACCELERO_IO_Init+0x90>)
 8001fea:	f001 f9cb 	bl	8003384 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001fee:	f7ff fde7 	bl	8001bc0 <I2Cx_Init>
}
 8001ff2:	bf00      	nop
 8001ff4:	3720      	adds	r7, #32
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40021000 	.word	0x40021000
 8002000:	48001000 	.word	0x48001000

08002004 <COMPASSACCELERO_IO_ITConfig>:
/**
  * @brief  Configures COMPASS / ACCELERO click IT
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b086      	sub	sp, #24
 8002008:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800200a:	4b13      	ldr	r3, [pc, #76]	; (8002058 <COMPASSACCELERO_IO_ITConfig+0x54>)
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	4a12      	ldr	r2, [pc, #72]	; (8002058 <COMPASSACCELERO_IO_ITConfig+0x54>)
 8002010:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002014:	6153      	str	r3, [r2, #20]
 8002016:	4b10      	ldr	r3, [pc, #64]	; (8002058 <COMPASSACCELERO_IO_ITConfig+0x54>)
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800201e:	603b      	str	r3, [r7, #0]
 8002020:	683b      	ldr	r3, [r7, #0]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8002022:	2330      	movs	r3, #48	; 0x30
 8002024:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8002026:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800202a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800202c:	2303      	movs	r3, #3
 800202e:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8002034:	1d3b      	adds	r3, r7, #4
 8002036:	4619      	mov	r1, r3
 8002038:	4808      	ldr	r0, [pc, #32]	; (800205c <COMPASSACCELERO_IO_ITConfig+0x58>)
 800203a:	f001 f9a3 	bl	8003384 <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x0F, 0x00);
 800203e:	2200      	movs	r2, #0
 8002040:	210f      	movs	r1, #15
 8002042:	200a      	movs	r0, #10
 8002044:	f001 f967 	bl	8003316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 8002048:	200a      	movs	r0, #10
 800204a:	f001 f980 	bl	800334e <HAL_NVIC_EnableIRQ>
  
}
 800204e:	bf00      	nop
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	40021000 	.word	0x40021000
 800205c:	48001000 	.word	0x48001000

08002060 <COMPASSACCELERO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value Data to be written
  * @retval   None
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	4603      	mov	r3, r0
 8002068:	80fb      	strh	r3, [r7, #6]
 800206a:	460b      	mov	r3, r1
 800206c:	717b      	strb	r3, [r7, #5]
 800206e:	4613      	mov	r3, r2
 8002070:	713b      	strb	r3, [r7, #4]
  /* call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
 8002072:	793a      	ldrb	r2, [r7, #4]
 8002074:	7979      	ldrb	r1, [r7, #5]
 8002076:	88fb      	ldrh	r3, [r7, #6]
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff fdcb 	bl	8001c14 <I2Cx_WriteData>
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <COMPASSACCELERO_IO_Read>:
  * @param  DeviceAddr specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b082      	sub	sp, #8
 800208a:	af00      	add	r7, sp, #0
 800208c:	4603      	mov	r3, r0
 800208e:	460a      	mov	r2, r1
 8002090:	80fb      	strh	r3, [r7, #6]
 8002092:	4613      	mov	r3, r2
 8002094:	717b      	strb	r3, [r7, #5]
  /* call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
 8002096:	797a      	ldrb	r2, [r7, #5]
 8002098:	88fb      	ldrh	r3, [r7, #6]
 800209a:	4611      	mov	r1, r2
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff fde1 	bl	8001c64 <I2Cx_ReadData>
 80020a2:	4603      	mov	r3, r0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3708      	adds	r7, #8
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <BSP_ACCELERO_Init>:
/**
  * @brief  Set accelerometer Initialization.
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
  uint8_t ret = ACCELERO_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	75fb      	strb	r3, [r7, #23]
  uint16_t ctrl = 0x0000;
 80020b6:	2300      	movs	r3, #0
 80020b8:	82bb      	strh	r3, [r7, #20]
  ACCELERO_InitTypeDef         Accelero_InitStructure;
  ACCELERO_FilterConfigTypeDef Accelero_FilterStructure = {0,0,0,0};
 80020ba:	1d3b      	adds	r3, r7, #4
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	809a      	strh	r2, [r3, #4]

  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 80020c2:	4b58      	ldr	r3, [pc, #352]	; (8002224 <BSP_ACCELERO_Init+0x178>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	4798      	blx	r3
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b33      	cmp	r3, #51	; 0x33
 80020cc:	d14f      	bne.n	800216e <BSP_ACCELERO_Init+0xc2>
  {
    /* Initialize the accelerometer driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 80020ce:	4b56      	ldr	r3, [pc, #344]	; (8002228 <BSP_ACCELERO_Init+0x17c>)
 80020d0:	4a54      	ldr	r2, [pc, #336]	; (8002224 <BSP_ACCELERO_Init+0x178>)
 80020d2:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the accelerometer structure */
    Accelero_InitStructure.Power_Mode         = LSM303DLHC_NORMAL_MODE;
 80020d4:	2300      	movs	r3, #0
 80020d6:	733b      	strb	r3, [r7, #12]
    Accelero_InitStructure.AccOutput_DataRate = LSM303DLHC_ODR_50_HZ;
 80020d8:	2340      	movs	r3, #64	; 0x40
 80020da:	737b      	strb	r3, [r7, #13]
    Accelero_InitStructure.Axes_Enable        = LSM303DLHC_AXES_ENABLE;
 80020dc:	2307      	movs	r3, #7
 80020de:	73bb      	strb	r3, [r7, #14]
    Accelero_InitStructure.AccFull_Scale      = LSM303DLHC_FULLSCALE_2G;
 80020e0:	2300      	movs	r3, #0
 80020e2:	74bb      	strb	r3, [r7, #18]
    Accelero_InitStructure.BlockData_Update   = LSM303DLHC_BlockUpdate_Continous;
 80020e4:	2300      	movs	r3, #0
 80020e6:	743b      	strb	r3, [r7, #16]
    Accelero_InitStructure.Endianness         = LSM303DLHC_BLE_LSB;
 80020e8:	2300      	movs	r3, #0
 80020ea:	747b      	strb	r3, [r7, #17]
    Accelero_InitStructure.High_Resolution    = LSM303DLHC_HR_ENABLE;
 80020ec:	2308      	movs	r3, #8
 80020ee:	73fb      	strb	r3, [r7, #15]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 80020f0:	7b3a      	ldrb	r2, [r7, #12]
 80020f2:	7b7b      	ldrb	r3, [r7, #13]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	b2da      	uxtb	r2, r3
             Accelero_InitStructure.Axes_Enable);
 80020f8:	7bbb      	ldrb	r3, [r7, #14]
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 80020fa:	4313      	orrs	r3, r2
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	b29a      	uxth	r2, r3
 8002100:	8abb      	ldrh	r3, [r7, #20]
 8002102:	4313      	orrs	r3, r2
 8002104:	82bb      	strh	r3, [r7, #20]

    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 8002106:	7c3a      	ldrb	r2, [r7, #16]
 8002108:	7c7b      	ldrb	r3, [r7, #17]
              Accelero_InitStructure.AccFull_Scale    | Accelero_InitStructure.High_Resolution) << 8);
 800210a:	4313      	orrs	r3, r2
 800210c:	b2da      	uxtb	r2, r3
 800210e:	7cbb      	ldrb	r3, [r7, #18]
 8002110:	4313      	orrs	r3, r2
 8002112:	b2da      	uxtb	r2, r3
 8002114:	7bfb      	ldrb	r3, [r7, #15]
 8002116:	4313      	orrs	r3, r2
 8002118:	b2db      	uxtb	r3, r3
 800211a:	021b      	lsls	r3, r3, #8
    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 800211c:	b21a      	sxth	r2, r3
 800211e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002122:	4313      	orrs	r3, r2
 8002124:	b21b      	sxth	r3, r3
 8002126:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8002128:	4b3f      	ldr	r3, [pc, #252]	; (8002228 <BSP_ACCELERO_Init+0x17c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	8aba      	ldrh	r2, [r7, #20]
 8002130:	4610      	mov	r0, r2
 8002132:	4798      	blx	r3

    /* Fill the accelerometer LPF structure */
    Accelero_FilterStructure.HighPassFilter_Mode_Selection   = LSM303DLHC_HPM_NORMAL_MODE;
 8002134:	2380      	movs	r3, #128	; 0x80
 8002136:	713b      	strb	r3, [r7, #4]
    Accelero_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303DLHC_HPFCF_16;
 8002138:	2310      	movs	r3, #16
 800213a:	717b      	strb	r3, [r7, #5]
    Accelero_FilterStructure.HighPassFilter_AOI1             = LSM303DLHC_HPF_AOI1_DISABLE;
 800213c:	2300      	movs	r3, #0
 800213e:	71bb      	strb	r3, [r7, #6]
    Accelero_FilterStructure.HighPassFilter_AOI2             = LSM303DLHC_HPF_AOI2_DISABLE;
 8002140:	2300      	movs	r3, #0
 8002142:	71fb      	strb	r3, [r7, #7]

    /* Configure MEMS: mode, cutoff frquency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002144:	793a      	ldrb	r2, [r7, #4]
                      Accelero_FilterStructure.HighPassFilter_CutOff_Frequency |\
 8002146:	797b      	ldrb	r3, [r7, #5]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002148:	4313      	orrs	r3, r2
 800214a:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI1             |\
 800214c:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 800214e:	4313      	orrs	r3, r2
 8002150:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI2);
 8002152:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002154:	4313      	orrs	r3, r2
 8002156:	b2db      	uxtb	r3, r3
 8002158:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 800215a:	4b33      	ldr	r3, [pc, #204]	; (8002228 <BSP_ACCELERO_Init+0x17c>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002160:	8aba      	ldrh	r2, [r7, #20]
 8002162:	b2d2      	uxtb	r2, r2
 8002164:	4610      	mov	r0, r2
 8002166:	4798      	blx	r3

    ret = ACCELERO_OK;
 8002168:	2300      	movs	r3, #0
 800216a:	75fb      	strb	r3, [r7, #23]
 800216c:	e054      	b.n	8002218 <BSP_ACCELERO_Init+0x16c>
  }
  else if(Lsm303agrDrv.ReadID() == I_AM_LSM303AGR)
 800216e:	4b2f      	ldr	r3, [pc, #188]	; (800222c <BSP_ACCELERO_Init+0x180>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	4798      	blx	r3
 8002174:	4603      	mov	r3, r0
 8002176:	2b33      	cmp	r3, #51	; 0x33
 8002178:	d14e      	bne.n	8002218 <BSP_ACCELERO_Init+0x16c>
  {
    /* Initialize the accelerometer driver structure */
    AccelerometerDrv = &Lsm303agrDrv;
 800217a:	4b2b      	ldr	r3, [pc, #172]	; (8002228 <BSP_ACCELERO_Init+0x17c>)
 800217c:	4a2b      	ldr	r2, [pc, #172]	; (800222c <BSP_ACCELERO_Init+0x180>)
 800217e:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the accelerometer structure */
    Accelero_InitStructure.Power_Mode         = LSM303AGR_NORMAL_MODE;
 8002180:	2300      	movs	r3, #0
 8002182:	733b      	strb	r3, [r7, #12]
    Accelero_InitStructure.AccOutput_DataRate = LSM303AGR_ODR_50_HZ;
 8002184:	2340      	movs	r3, #64	; 0x40
 8002186:	737b      	strb	r3, [r7, #13]
    Accelero_InitStructure.Axes_Enable        = LSM303AGR_AXES_ENABLE;
 8002188:	2307      	movs	r3, #7
 800218a:	73bb      	strb	r3, [r7, #14]
    Accelero_InitStructure.AccFull_Scale      = LSM303AGR_FULLSCALE_2G;
 800218c:	2300      	movs	r3, #0
 800218e:	74bb      	strb	r3, [r7, #18]
    Accelero_InitStructure.BlockData_Update   = LSM303AGR_BlockUpdate_Continous;
 8002190:	2300      	movs	r3, #0
 8002192:	743b      	strb	r3, [r7, #16]
    Accelero_InitStructure.Endianness         = LSM303AGR_BLE_LSB;
 8002194:	2300      	movs	r3, #0
 8002196:	747b      	strb	r3, [r7, #17]
    Accelero_InitStructure.High_Resolution    = LSM303AGR_HR_ENABLE;
 8002198:	2308      	movs	r3, #8
 800219a:	73fb      	strb	r3, [r7, #15]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 800219c:	7b3a      	ldrb	r2, [r7, #12]
 800219e:	7b7b      	ldrb	r3, [r7, #13]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	b2da      	uxtb	r2, r3
             Accelero_InitStructure.Axes_Enable);
 80021a4:	7bbb      	ldrb	r3, [r7, #14]
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 80021a6:	4313      	orrs	r3, r2
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	b29a      	uxth	r2, r3
 80021ac:	8abb      	ldrh	r3, [r7, #20]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	82bb      	strh	r3, [r7, #20]

    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 80021b2:	7c3a      	ldrb	r2, [r7, #16]
 80021b4:	7c7b      	ldrb	r3, [r7, #17]
              Accelero_InitStructure.AccFull_Scale    | Accelero_InitStructure.High_Resolution) << 8);
 80021b6:	4313      	orrs	r3, r2
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	7cbb      	ldrb	r3, [r7, #18]
 80021bc:	4313      	orrs	r3, r2
 80021be:	b2da      	uxtb	r2, r3
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	021b      	lsls	r3, r3, #8
    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 80021c8:	b21a      	sxth	r2, r3
 80021ca:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	b21b      	sxth	r3, r3
 80021d2:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80021d4:	4b14      	ldr	r3, [pc, #80]	; (8002228 <BSP_ACCELERO_Init+0x17c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	8aba      	ldrh	r2, [r7, #20]
 80021dc:	4610      	mov	r0, r2
 80021de:	4798      	blx	r3

    /* Fill the accelerometer LPF structure */
    Accelero_FilterStructure.HighPassFilter_Mode_Selection   = LSM303AGR_HPM_NORMAL_MODE;
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	713b      	strb	r3, [r7, #4]
    Accelero_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303AGR_HPFCF_16;
 80021e4:	2310      	movs	r3, #16
 80021e6:	717b      	strb	r3, [r7, #5]
    Accelero_FilterStructure.HighPassFilter_AOI1             = LSM303AGR_HPF_AOI1_DISABLE;
 80021e8:	2300      	movs	r3, #0
 80021ea:	71bb      	strb	r3, [r7, #6]
    Accelero_FilterStructure.HighPassFilter_AOI2             = LSM303AGR_HPF_AOI2_DISABLE;
 80021ec:	2300      	movs	r3, #0
 80021ee:	71fb      	strb	r3, [r7, #7]

    /* Configure MEMS: mode, cutoff frquency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80021f0:	793a      	ldrb	r2, [r7, #4]
                      Accelero_FilterStructure.HighPassFilter_CutOff_Frequency |\
 80021f2:	797b      	ldrb	r3, [r7, #5]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80021f4:	4313      	orrs	r3, r2
 80021f6:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI1             |\
 80021f8:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80021fa:	4313      	orrs	r3, r2
 80021fc:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI2);
 80021fe:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002200:	4313      	orrs	r3, r2
 8002202:	b2db      	uxtb	r3, r3
 8002204:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 8002206:	4b08      	ldr	r3, [pc, #32]	; (8002228 <BSP_ACCELERO_Init+0x17c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220c:	8aba      	ldrh	r2, [r7, #20]
 800220e:	b2d2      	uxtb	r2, r2
 8002210:	4610      	mov	r0, r2
 8002212:	4798      	blx	r3

    ret = ACCELERO_OK;
 8002214:	2300      	movs	r3, #0
 8002216:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8002218:	7dfb      	ldrb	r3, [r7, #23]
}
 800221a:	4618      	mov	r0, r3
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	2000009c 	.word	0x2000009c
 8002228:	200003a4 	.word	0x200003a4
 800222c:	20000068 	.word	0x20000068

08002230 <BSP_ACCELERO_GetXYZ>:
  * @param pDataXYZ Pointer on 3 angular accelerations
  *                 pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
* @retval None
*/
void BSP_ACCELERO_GetXYZ(int16_t *pDataXYZ)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv->GetXYZ!= NULL)
 8002238:	4b06      	ldr	r3, [pc, #24]	; (8002254 <BSP_ACCELERO_GetXYZ+0x24>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223e:	2b00      	cmp	r3, #0
 8002240:	d004      	beq.n	800224c <BSP_ACCELERO_GetXYZ+0x1c>
  {
    AccelerometerDrv->GetXYZ(pDataXYZ);
 8002242:	4b04      	ldr	r3, [pc, #16]	; (8002254 <BSP_ACCELERO_GetXYZ+0x24>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	4798      	blx	r3
  }
}
 800224c:	bf00      	nop
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	200003a4 	.word	0x200003a4

08002258 <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002262:	2300      	movs	r3, #0
 8002264:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0,0};
 8002266:	2300      	movs	r3, #0
 8002268:	703b      	strb	r3, [r7, #0]
 800226a:	2300      	movs	r3, #0
 800226c:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 800226e:	4b52      	ldr	r3, [pc, #328]	; (80023b8 <BSP_GYRO_Init+0x160>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	4798      	blx	r3
 8002274:	4603      	mov	r3, r0
 8002276:	2bd4      	cmp	r3, #212	; 0xd4
 8002278:	d005      	beq.n	8002286 <BSP_GYRO_Init+0x2e>
 800227a:	4b4f      	ldr	r3, [pc, #316]	; (80023b8 <BSP_GYRO_Init+0x160>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	4798      	blx	r3
 8002280:	4603      	mov	r3, r0
 8002282:	2bd5      	cmp	r3, #213	; 0xd5
 8002284:	d146      	bne.n	8002314 <BSP_GYRO_Init+0xbc>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8002286:	4b4d      	ldr	r3, [pc, #308]	; (80023bc <BSP_GYRO_Init+0x164>)
 8002288:	4a4b      	ldr	r2, [pc, #300]	; (80023b8 <BSP_GYRO_Init+0x160>)
 800228a:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 800228c:	2308      	movs	r3, #8
 800228e:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 8002290:	2300      	movs	r3, #0
 8002292:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 8002294:	2307      	movs	r3, #7
 8002296:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 8002298:	2330      	movs	r3, #48	; 0x30
 800229a:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 800229c:	2300      	movs	r3, #0
 800229e:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 80022a0:	2300      	movs	r3, #0
 80022a2:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_250;
 80022a4:	2300      	movs	r3, #0
 80022a6:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80022a8:	793a      	ldrb	r2, [r7, #4]
 80022aa:	797b      	ldrb	r3, [r7, #5]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 80022b0:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80022b2:	4313      	orrs	r3, r2
 80022b4:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 80022b6:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80022b8:	4313      	orrs	r3, r2
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 80022be:	7a3a      	ldrb	r2, [r7, #8]
 80022c0:	7a7b      	ldrb	r3, [r7, #9]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 80022c6:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 80022c8:	4313      	orrs	r3, r2
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	021b      	lsls	r3, r3, #8
 80022d0:	b29a      	uxth	r2, r3
 80022d2:	89bb      	ldrh	r3, [r7, #12]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 80022d8:	4b38      	ldr	r3, [pc, #224]	; (80023bc <BSP_GYRO_Init+0x164>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	89ba      	ldrh	r2, [r7, #12]
 80022e0:	4610      	mov	r0, r2
 80022e2:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE;
 80022e4:	2320      	movs	r3, #32
 80022e6:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_9;
 80022e8:	2309      	movs	r3, #9
 80022ea:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 80022ec:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 80022ee:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 80022f0:	4313      	orrs	r3, r2
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 80022f6:	4b31      	ldr	r3, [pc, #196]	; (80023bc <BSP_GYRO_Init+0x164>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fc:	89ba      	ldrh	r2, [r7, #12]
 80022fe:	b2d2      	uxtb	r2, r2
 8002300:	4610      	mov	r0, r2
 8002302:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 8002304:	4b2d      	ldr	r3, [pc, #180]	; (80023bc <BSP_GYRO_Init+0x164>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230a:	2010      	movs	r0, #16
 800230c:	4798      	blx	r3

    ret = GYRO_OK;
 800230e:	2300      	movs	r3, #0
 8002310:	73fb      	strb	r3, [r7, #15]
 8002312:	e04b      	b.n	80023ac <BSP_GYRO_Init+0x154>
  }
  else if (I3g4250Drv.ReadID() == I_AM_I3G4250D)
 8002314:	4b2a      	ldr	r3, [pc, #168]	; (80023c0 <BSP_GYRO_Init+0x168>)
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	4798      	blx	r3
 800231a:	4603      	mov	r3, r0
 800231c:	2bd3      	cmp	r3, #211	; 0xd3
 800231e:	d145      	bne.n	80023ac <BSP_GYRO_Init+0x154>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &I3g4250Drv;
 8002320:	4b26      	ldr	r3, [pc, #152]	; (80023bc <BSP_GYRO_Init+0x164>)
 8002322:	4a27      	ldr	r2, [pc, #156]	; (80023c0 <BSP_GYRO_Init+0x168>)
 8002324:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    Gyro_InitStructure.Power_Mode       = I3G4250D_MODE_ACTIVE;
 8002326:	2308      	movs	r3, #8
 8002328:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = I3G4250D_OUTPUT_DATARATE_1;
 800232a:	2300      	movs	r3, #0
 800232c:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = I3G4250D_AXES_ENABLE;
 800232e:	2307      	movs	r3, #7
 8002330:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = I3G4250D_BANDWIDTH_4;
 8002332:	2330      	movs	r3, #48	; 0x30
 8002334:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = I3G4250D_BlockDataUpdate_Continous;
 8002336:	2300      	movs	r3, #0
 8002338:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = I3G4250D_BLE_LSB;
 800233a:	2300      	movs	r3, #0
 800233c:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = I3G4250D_FULLSCALE_500;
 800233e:	2310      	movs	r3, #16
 8002340:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002342:	793a      	ldrb	r2, [r7, #4]
 8002344:	797b      	ldrb	r3, [r7, #5]
 8002346:	4313      	orrs	r3, r2
 8002348:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 800234a:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 800234c:	4313      	orrs	r3, r2
 800234e:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8002350:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002352:	4313      	orrs	r3, r2
 8002354:	b2db      	uxtb	r3, r3
 8002356:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8002358:	7a3a      	ldrb	r2, [r7, #8]
 800235a:	7a7b      	ldrb	r3, [r7, #9]
 800235c:	4313      	orrs	r3, r2
 800235e:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 8002360:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8002362:	4313      	orrs	r3, r2
 8002364:	b2db      	uxtb	r3, r3
 8002366:	b29b      	uxth	r3, r3
 8002368:	021b      	lsls	r3, r3, #8
 800236a:	b29a      	uxth	r2, r3
 800236c:	89bb      	ldrh	r3, [r7, #12]
 800236e:	4313      	orrs	r3, r2
 8002370:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 8002372:	4b12      	ldr	r3, [pc, #72]	; (80023bc <BSP_GYRO_Init+0x164>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	89ba      	ldrh	r2, [r7, #12]
 800237a:	4610      	mov	r0, r2
 800237c:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = I3G4250D_HPM_NORMAL_MODE_RES;
 800237e:	2300      	movs	r3, #0
 8002380:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = I3G4250D_HPFCF_0;
 8002382:	2300      	movs	r3, #0
 8002384:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8002386:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 8002388:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 800238a:	4313      	orrs	r3, r2
 800238c:	b2db      	uxtb	r3, r3
 800238e:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl);
 8002390:	4b0a      	ldr	r3, [pc, #40]	; (80023bc <BSP_GYRO_Init+0x164>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002396:	89ba      	ldrh	r2, [r7, #12]
 8002398:	b2d2      	uxtb	r2, r2
 800239a:	4610      	mov	r0, r2
 800239c:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);
 800239e:	4b07      	ldr	r3, [pc, #28]	; (80023bc <BSP_GYRO_Init+0x164>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a4:	2010      	movs	r0, #16
 80023a6:	4798      	blx	r3

    ret = GYRO_OK;
 80023a8:	2300      	movs	r3, #0
 80023aa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80023ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3710      	adds	r7, #16
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000034 	.word	0x20000034
 80023bc:	200003a8 	.word	0x200003a8
 80023c0:	20000000 	.word	0x20000000

080023c4 <BSP_GYRO_GetXYZ>:
  * @brief  Get XYZ angular acceleration
  * @param pfData pointer on floating array
  * @retval None
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv->GetXYZ!= NULL)
 80023cc:	4b06      	ldr	r3, [pc, #24]	; (80023e8 <BSP_GYRO_GetXYZ+0x24>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d004      	beq.n	80023e0 <BSP_GYRO_GetXYZ+0x1c>
  {
	GyroscopeDrv->GetXYZ(pfData);
 80023d6:	4b04      	ldr	r3, [pc, #16]	; (80023e8 <BSP_GYRO_GetXYZ+0x24>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	4798      	blx	r3
  }
}
 80023e0:	bf00      	nop
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	200003a8 	.word	0x200003a8

080023ec <FirstOrderIIR_Init>:
 *      Author: 123
 */
#include "FirstOrderIIRFilter.h"

void FirstOrderIIR_Init(FirstOrderIIR * filt, float alpha)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	ed87 0a00 	vstr	s0, [r7]
	if(alpha < 0.0f)
 80023f8:	edd7 7a00 	vldr	s15, [r7]
 80023fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002404:	d504      	bpl.n	8002410 <FirstOrderIIR_Init+0x24>
	{
		filt->alpha = 0.0f;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	e010      	b.n	8002432 <FirstOrderIIR_Init+0x46>
	}
	else if(alpha > 1.0f)
 8002410:	edd7 7a00 	vldr	s15, [r7]
 8002414:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002418:	eef4 7ac7 	vcmpe.f32	s15, s14
 800241c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002420:	dd04      	ble.n	800242c <FirstOrderIIR_Init+0x40>
	{
		filt->alpha = 1.0f;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	e002      	b.n	8002432 <FirstOrderIIR_Init+0x46>
	}
	else
	{
		filt->alpha = alpha;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	683a      	ldr	r2, [r7, #0]
 8002430:	601a      	str	r2, [r3, #0]
	}

	filt->out = 0;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f04f 0200 	mov.w	r2, #0
 8002438:	605a      	str	r2, [r3, #4]
}
 800243a:	bf00      	nop
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <FirstOrderIIR_Update>:


float FirstOrderIIR_Update(FirstOrderIIR * filt, float in)
{
 8002446:	b480      	push	{r7}
 8002448:	b083      	sub	sp, #12
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
 800244e:	ed87 0a00 	vstr	s0, [r7]
	/* Update the output */
	return filt->out = (1.0f - filt->alpha) * in + filt->alpha * filt->out;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	edd3 7a00 	vldr	s15, [r3]
 8002458:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800245c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002460:	edd7 7a00 	vldr	s15, [r7]
 8002464:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	edd3 6a00 	vldr	s13, [r3]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	edd3 7a01 	vldr	s15, [r3, #4]
 8002474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002478:	ee77 7a27 	vadd.f32	s15, s14, s15
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	edc3 7a01 	vstr	s15, [r3, #4]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	ee07 3a90 	vmov	s15, r3
}
 800248a:	eeb0 0a67 	vmov.f32	s0, s15
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <IIRFilter_Init>:
 */

#include "IIRFilter.h"

void IIRFilter_Init(IIRFilter * filt, float alpha, float beta)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80024a4:	edc7 0a01 	vstr	s1, [r7, #4]
	filt->alpha = alpha;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	601a      	str	r2, [r3, #0]
	filt->beta = beta;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	605a      	str	r2, [r3, #4]
	filt->out = 0;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f04f 0200 	mov.w	r2, #0
 80024ba:	609a      	str	r2, [r3, #8]
}
 80024bc:	bf00      	nop
 80024be:	3714      	adds	r7, #20
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <MX_GPIO_Init>:
        * EXTI
     PA11   ------> USB_DM
     PA12   ------> USB_DP
*/
void MX_GPIO_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b08a      	sub	sp, #40	; 0x28
 80024cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ce:	f107 0314 	add.w	r3, r7, #20
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	605a      	str	r2, [r3, #4]
 80024d8:	609a      	str	r2, [r3, #8]
 80024da:	60da      	str	r2, [r3, #12]
 80024dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80024de:	4b40      	ldr	r3, [pc, #256]	; (80025e0 <MX_GPIO_Init+0x118>)
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	4a3f      	ldr	r2, [pc, #252]	; (80025e0 <MX_GPIO_Init+0x118>)
 80024e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024e8:	6153      	str	r3, [r2, #20]
 80024ea:	4b3d      	ldr	r3, [pc, #244]	; (80025e0 <MX_GPIO_Init+0x118>)
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024f2:	613b      	str	r3, [r7, #16]
 80024f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024f6:	4b3a      	ldr	r3, [pc, #232]	; (80025e0 <MX_GPIO_Init+0x118>)
 80024f8:	695b      	ldr	r3, [r3, #20]
 80024fa:	4a39      	ldr	r2, [pc, #228]	; (80025e0 <MX_GPIO_Init+0x118>)
 80024fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002500:	6153      	str	r3, [r2, #20]
 8002502:	4b37      	ldr	r3, [pc, #220]	; (80025e0 <MX_GPIO_Init+0x118>)
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800250e:	4b34      	ldr	r3, [pc, #208]	; (80025e0 <MX_GPIO_Init+0x118>)
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	4a33      	ldr	r2, [pc, #204]	; (80025e0 <MX_GPIO_Init+0x118>)
 8002514:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002518:	6153      	str	r3, [r2, #20]
 800251a:	4b31      	ldr	r3, [pc, #196]	; (80025e0 <MX_GPIO_Init+0x118>)
 800251c:	695b      	ldr	r3, [r3, #20]
 800251e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002522:	60bb      	str	r3, [r7, #8]
 8002524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002526:	4b2e      	ldr	r3, [pc, #184]	; (80025e0 <MX_GPIO_Init+0x118>)
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	4a2d      	ldr	r2, [pc, #180]	; (80025e0 <MX_GPIO_Init+0x118>)
 800252c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002530:	6153      	str	r3, [r2, #20]
 8002532:	4b2b      	ldr	r3, [pc, #172]	; (80025e0 <MX_GPIO_Init+0x118>)
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253a:	607b      	str	r3, [r7, #4]
 800253c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800253e:	4b28      	ldr	r3, [pc, #160]	; (80025e0 <MX_GPIO_Init+0x118>)
 8002540:	695b      	ldr	r3, [r3, #20]
 8002542:	4a27      	ldr	r2, [pc, #156]	; (80025e0 <MX_GPIO_Init+0x118>)
 8002544:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002548:	6153      	str	r3, [r2, #20]
 800254a:	4b25      	ldr	r3, [pc, #148]	; (80025e0 <MX_GPIO_Init+0x118>)
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002552:	603b      	str	r3, [r7, #0]
 8002554:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8002556:	2200      	movs	r2, #0
 8002558:	f64f 7108 	movw	r1, #65288	; 0xff08
 800255c:	4821      	ldr	r0, [pc, #132]	; (80025e4 <MX_GPIO_Init+0x11c>)
 800255e:	f001 f97f 	bl	8003860 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8002562:	2337      	movs	r3, #55	; 0x37
 8002564:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002566:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800256a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256c:	2300      	movs	r3, #0
 800256e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002570:	f107 0314 	add.w	r3, r7, #20
 8002574:	4619      	mov	r1, r3
 8002576:	481b      	ldr	r0, [pc, #108]	; (80025e4 <MX_GPIO_Init+0x11c>)
 8002578:	f000 ff04 	bl	8003384 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800257c:	f64f 7308 	movw	r3, #65288	; 0xff08
 8002580:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002582:	2301      	movs	r3, #1
 8002584:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002586:	2300      	movs	r3, #0
 8002588:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800258a:	2300      	movs	r3, #0
 800258c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800258e:	f107 0314 	add.w	r3, r7, #20
 8002592:	4619      	mov	r1, r3
 8002594:	4813      	ldr	r0, [pc, #76]	; (80025e4 <MX_GPIO_Init+0x11c>)
 8002596:	f000 fef5 	bl	8003384 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800259a:	2301      	movs	r3, #1
 800259c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800259e:	2300      	movs	r3, #0
 80025a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a2:	2300      	movs	r3, #0
 80025a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80025a6:	f107 0314 	add.w	r3, r7, #20
 80025aa:	4619      	mov	r1, r3
 80025ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025b0:	f000 fee8 	bl	8003384 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80025b4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80025b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ba:	2302      	movs	r3, #2
 80025bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025be:	2300      	movs	r3, #0
 80025c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025c2:	2303      	movs	r3, #3
 80025c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80025c6:	230e      	movs	r3, #14
 80025c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ca:	f107 0314 	add.w	r3, r7, #20
 80025ce:	4619      	mov	r1, r3
 80025d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025d4:	f000 fed6 	bl	8003384 <HAL_GPIO_Init>

}
 80025d8:	bf00      	nop
 80025da:	3728      	adds	r7, #40	; 0x28
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40021000 	.word	0x40021000
 80025e4:	48001000 	.word	0x48001000

080025e8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025ec:	4b1b      	ldr	r3, [pc, #108]	; (800265c <MX_I2C1_Init+0x74>)
 80025ee:	4a1c      	ldr	r2, [pc, #112]	; (8002660 <MX_I2C1_Init+0x78>)
 80025f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80025f2:	4b1a      	ldr	r3, [pc, #104]	; (800265c <MX_I2C1_Init+0x74>)
 80025f4:	4a1b      	ldr	r2, [pc, #108]	; (8002664 <MX_I2C1_Init+0x7c>)
 80025f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80025f8:	4b18      	ldr	r3, [pc, #96]	; (800265c <MX_I2C1_Init+0x74>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025fe:	4b17      	ldr	r3, [pc, #92]	; (800265c <MX_I2C1_Init+0x74>)
 8002600:	2201      	movs	r2, #1
 8002602:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002604:	4b15      	ldr	r3, [pc, #84]	; (800265c <MX_I2C1_Init+0x74>)
 8002606:	2200      	movs	r2, #0
 8002608:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800260a:	4b14      	ldr	r3, [pc, #80]	; (800265c <MX_I2C1_Init+0x74>)
 800260c:	2200      	movs	r2, #0
 800260e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002610:	4b12      	ldr	r3, [pc, #72]	; (800265c <MX_I2C1_Init+0x74>)
 8002612:	2200      	movs	r2, #0
 8002614:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002616:	4b11      	ldr	r3, [pc, #68]	; (800265c <MX_I2C1_Init+0x74>)
 8002618:	2200      	movs	r2, #0
 800261a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800261c:	4b0f      	ldr	r3, [pc, #60]	; (800265c <MX_I2C1_Init+0x74>)
 800261e:	2200      	movs	r2, #0
 8002620:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002622:	480e      	ldr	r0, [pc, #56]	; (800265c <MX_I2C1_Init+0x74>)
 8002624:	f001 f94c 	bl	80038c0 <HAL_I2C_Init>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800262e:	f000 fabf 	bl	8002bb0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002632:	2100      	movs	r1, #0
 8002634:	4809      	ldr	r0, [pc, #36]	; (800265c <MX_I2C1_Init+0x74>)
 8002636:	f001 fe69 	bl	800430c <HAL_I2CEx_ConfigAnalogFilter>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002640:	f000 fab6 	bl	8002bb0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002644:	2100      	movs	r1, #0
 8002646:	4805      	ldr	r0, [pc, #20]	; (800265c <MX_I2C1_Init+0x74>)
 8002648:	f001 feab 	bl	80043a2 <HAL_I2CEx_ConfigDigitalFilter>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002652:	f000 faad 	bl	8002bb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20000410 	.word	0x20000410
 8002660:	40005400 	.word	0x40005400
 8002664:	2000090e 	.word	0x2000090e

08002668 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b08a      	sub	sp, #40	; 0x28
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002670:	f107 0314 	add.w	r3, r7, #20
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a17      	ldr	r2, [pc, #92]	; (80026e4 <HAL_I2C_MspInit+0x7c>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d127      	bne.n	80026da <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800268a:	4b17      	ldr	r3, [pc, #92]	; (80026e8 <HAL_I2C_MspInit+0x80>)
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	4a16      	ldr	r2, [pc, #88]	; (80026e8 <HAL_I2C_MspInit+0x80>)
 8002690:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002694:	6153      	str	r3, [r2, #20]
 8002696:	4b14      	ldr	r3, [pc, #80]	; (80026e8 <HAL_I2C_MspInit+0x80>)
 8002698:	695b      	ldr	r3, [r3, #20]
 800269a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800269e:	613b      	str	r3, [r7, #16]
 80026a0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80026a2:	23c0      	movs	r3, #192	; 0xc0
 80026a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026a6:	2312      	movs	r3, #18
 80026a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026aa:	2300      	movs	r3, #0
 80026ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ae:	2300      	movs	r3, #0
 80026b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80026b2:	2304      	movs	r3, #4
 80026b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026b6:	f107 0314 	add.w	r3, r7, #20
 80026ba:	4619      	mov	r1, r3
 80026bc:	480b      	ldr	r0, [pc, #44]	; (80026ec <HAL_I2C_MspInit+0x84>)
 80026be:	f000 fe61 	bl	8003384 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80026c2:	4b09      	ldr	r3, [pc, #36]	; (80026e8 <HAL_I2C_MspInit+0x80>)
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	4a08      	ldr	r2, [pc, #32]	; (80026e8 <HAL_I2C_MspInit+0x80>)
 80026c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80026cc:	61d3      	str	r3, [r2, #28]
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <HAL_I2C_MspInit+0x80>)
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80026da:	bf00      	nop
 80026dc:	3728      	adds	r7, #40	; 0x28
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	40005400 	.word	0x40005400
 80026e8:	40021000 	.word	0x40021000
 80026ec:	48000400 	.word	0x48000400

080026f0 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a0a      	ldr	r2, [pc, #40]	; (8002728 <HAL_I2C_MspDeInit+0x38>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d10d      	bne.n	800271e <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002702:	4b0a      	ldr	r3, [pc, #40]	; (800272c <HAL_I2C_MspDeInit+0x3c>)
 8002704:	69db      	ldr	r3, [r3, #28]
 8002706:	4a09      	ldr	r2, [pc, #36]	; (800272c <HAL_I2C_MspDeInit+0x3c>)
 8002708:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800270c:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(I2C1_SCL_GPIO_Port, I2C1_SCL_Pin);
 800270e:	2140      	movs	r1, #64	; 0x40
 8002710:	4807      	ldr	r0, [pc, #28]	; (8002730 <HAL_I2C_MspDeInit+0x40>)
 8002712:	f000 ffb1 	bl	8003678 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C1_SDA_GPIO_Port, I2C1_SDA_Pin);
 8002716:	2180      	movs	r1, #128	; 0x80
 8002718:	4805      	ldr	r0, [pc, #20]	; (8002730 <HAL_I2C_MspDeInit+0x40>)
 800271a:	f000 ffad 	bl	8003678 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40005400 	.word	0x40005400
 800272c:	40021000 	.word	0x40021000
 8002730:	48000400 	.word	0x48000400

08002734 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002734:	b5b0      	push	{r4, r5, r7, lr}
 8002736:	ed2d 8b04 	vpush	{d8-d9}
 800273a:	b084      	sub	sp, #16
 800273c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800273e:	f000 fca9 	bl	8003094 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002742:	f000 f9b3 	bl	8002aac <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002746:	f7ff febf 	bl	80024c8 <MX_GPIO_Init>
  MX_I2C1_Init();
 800274a:	f7ff ff4d 	bl	80025e8 <MX_I2C1_Init>
  MX_SPI1_Init();
 800274e:	f000 fa3b 	bl	8002bc8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002752:	f000 fc01 	bl	8002f58 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  IIRFilter_Init(&Acc_IIR_LPF, IIR_ALPHA, IIR_BETA);
 8002756:	eddf 0ac5 	vldr	s1, [pc, #788]	; 8002a6c <main+0x338>
 800275a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800275e:	48c4      	ldr	r0, [pc, #784]	; (8002a70 <main+0x33c>)
 8002760:	f7ff fe9a 	bl	8002498 <IIRFilter_Init>

  Comp_Filter.alpha = 0.05f;
 8002764:	4bc3      	ldr	r3, [pc, #780]	; (8002a74 <main+0x340>)
 8002766:	4ac4      	ldr	r2, [pc, #784]	; (8002a78 <main+0x344>)
 8002768:	601a      	str	r2, [r3, #0]

  for(uint8_t i = 0; i < 3; i++)
 800276a:	2300      	movs	r3, #0
 800276c:	71fb      	strb	r3, [r7, #7]
 800276e:	e014      	b.n	800279a <main+0x66>
  {
	  FirstOrderIIR_Init(&Acc_FO_IIR[i], FO_IIR_ALPHA);
 8002770:	79fb      	ldrb	r3, [r7, #7]
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	4ac1      	ldr	r2, [pc, #772]	; (8002a7c <main+0x348>)
 8002776:	4413      	add	r3, r2
 8002778:	ed9f 0abc 	vldr	s0, [pc, #752]	; 8002a6c <main+0x338>
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff fe35 	bl	80023ec <FirstOrderIIR_Init>
	  FirstOrderIIR_Init(&Gyro_FO_IIR[i], FO_IIR_ALPHA);
 8002782:	79fb      	ldrb	r3, [r7, #7]
 8002784:	00db      	lsls	r3, r3, #3
 8002786:	4abe      	ldr	r2, [pc, #760]	; (8002a80 <main+0x34c>)
 8002788:	4413      	add	r3, r2
 800278a:	ed9f 0ab8 	vldr	s0, [pc, #736]	; 8002a6c <main+0x338>
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff fe2c 	bl	80023ec <FirstOrderIIR_Init>
  for(uint8_t i = 0; i < 3; i++)
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	3301      	adds	r3, #1
 8002798:	71fb      	strb	r3, [r7, #7]
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	2b02      	cmp	r3, #2
 800279e:	d9e7      	bls.n	8002770 <main+0x3c>
  }

  /* Init Accelerometer Mems */
  if(BSP_ACCELERO_Init() != HAL_OK)
 80027a0:	f7ff fc84 	bl	80020ac <BSP_ACCELERO_Init>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <main+0x7a>
  {
	/* Initialization Error */
	Error_Handler();
 80027aa:	f000 fa01 	bl	8002bb0 <Error_Handler>
  }

  /* Init Gyroscope Mems */
  if(BSP_GYRO_Init() != HAL_OK)
 80027ae:	f7ff fd53 	bl	8002258 <BSP_GYRO_Init>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <main+0x88>
  {
	/* Initialization Error */
	Error_Handler();
 80027b8:	f000 f9fa 	bl	8002bb0 <Error_Handler>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  /* Read Acceleration*/
	  BSP_ACCELERO_GetXYZ(myAcc.buffer);
 80027bc:	48b1      	ldr	r0, [pc, #708]	; (8002a84 <main+0x350>)
 80027be:	f7ff fd37 	bl	8002230 <BSP_ACCELERO_GetXYZ>

	  /* Init Gyroscope Mems */
	  if(BSP_GYRO_Init() != HAL_OK)
 80027c2:	f7ff fd49 	bl	8002258 <BSP_GYRO_Init>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <main+0x9c>
	  {
		/* Initialization Error */
		Error_Handler();
 80027cc:	f000 f9f0 	bl	8002bb0 <Error_Handler>
	  }

	  /* Read Gyro Angular data */
	  BSP_GYRO_GetXYZ(myGyro.buffer);
 80027d0:	48ad      	ldr	r0, [pc, #692]	; (8002a88 <main+0x354>)
 80027d2:	f7ff fdf7 	bl	80023c4 <BSP_GYRO_GetXYZ>

	  /* Apply LPF */
	  for(uint8_t i=0; i<3; i++)
 80027d6:	2300      	movs	r3, #0
 80027d8:	71bb      	strb	r3, [r7, #6]
 80027da:	e053      	b.n	8002884 <main+0x150>
	   {
	 	  FirstOrderIIR_Update(&Acc_FO_IIR[i], myAcc.buffer[i]);
 80027dc:	79bb      	ldrb	r3, [r7, #6]
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	4aa6      	ldr	r2, [pc, #664]	; (8002a7c <main+0x348>)
 80027e2:	441a      	add	r2, r3
 80027e4:	79bb      	ldrb	r3, [r7, #6]
 80027e6:	49a7      	ldr	r1, [pc, #668]	; (8002a84 <main+0x350>)
 80027e8:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80027ec:	ee07 3a90 	vmov	s15, r3
 80027f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027f4:	eeb0 0a67 	vmov.f32	s0, s15
 80027f8:	4610      	mov	r0, r2
 80027fa:	f7ff fe24 	bl	8002446 <FirstOrderIIR_Update>
	 	  myAcc.Filt[i] = 0.061035f*Acc_FO_IIR[i].out*G/1000.0f;
 80027fe:	79bb      	ldrb	r3, [r7, #6]
 8002800:	4a9e      	ldr	r2, [pc, #632]	; (8002a7c <main+0x348>)
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	4413      	add	r3, r2
 8002806:	3304      	adds	r3, #4
 8002808:	edd3 7a00 	vldr	s15, [r3]
 800280c:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 8002a8c <main+0x358>
 8002810:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002814:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8002a90 <main+0x35c>
 8002818:	ee27 7a87 	vmul.f32	s14, s15, s14
 800281c:	79bb      	ldrb	r3, [r7, #6]
 800281e:	eddf 6a9d 	vldr	s13, [pc, #628]	; 8002a94 <main+0x360>
 8002822:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002826:	4a97      	ldr	r2, [pc, #604]	; (8002a84 <main+0x350>)
 8002828:	3302      	adds	r3, #2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	4413      	add	r3, r2
 800282e:	edc3 7a00 	vstr	s15, [r3]

	 	  FirstOrderIIR_Update(&Gyro_FO_IIR[i], myGyro.buffer[i]);
 8002832:	79bb      	ldrb	r3, [r7, #6]
 8002834:	00db      	lsls	r3, r3, #3
 8002836:	4a92      	ldr	r2, [pc, #584]	; (8002a80 <main+0x34c>)
 8002838:	441a      	add	r2, r3
 800283a:	79bb      	ldrb	r3, [r7, #6]
 800283c:	4992      	ldr	r1, [pc, #584]	; (8002a88 <main+0x354>)
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	edd3 7a00 	vldr	s15, [r3]
 8002846:	eeb0 0a67 	vmov.f32	s0, s15
 800284a:	4610      	mov	r0, r2
 800284c:	f7ff fdfb 	bl	8002446 <FirstOrderIIR_Update>
	 	  myGyro.Filt[i] = DEG_TO_RAD * L3GD20_SENSITIVITY_250DPS*Gyro_FO_IIR[i].out/1000;
 8002850:	79bb      	ldrb	r3, [r7, #6]
 8002852:	4a8b      	ldr	r2, [pc, #556]	; (8002a80 <main+0x34c>)
 8002854:	00db      	lsls	r3, r3, #3
 8002856:	4413      	add	r3, r2
 8002858:	3304      	adds	r3, #4
 800285a:	edd3 7a00 	vldr	s15, [r3]
 800285e:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8002a98 <main+0x364>
 8002862:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002866:	79bb      	ldrb	r3, [r7, #6]
 8002868:	eddf 6a8a 	vldr	s13, [pc, #552]	; 8002a94 <main+0x360>
 800286c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002870:	4a85      	ldr	r2, [pc, #532]	; (8002a88 <main+0x354>)
 8002872:	3302      	adds	r3, #2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	4413      	add	r3, r2
 8002878:	3304      	adds	r3, #4
 800287a:	edc3 7a00 	vstr	s15, [r3]
	  for(uint8_t i=0; i<3; i++)
 800287e:	79bb      	ldrb	r3, [r7, #6]
 8002880:	3301      	adds	r3, #1
 8002882:	71bb      	strb	r3, [r7, #6]
 8002884:	79bb      	ldrb	r3, [r7, #6]
 8002886:	2b02      	cmp	r3, #2
 8002888:	d9a8      	bls.n	80027dc <main+0xa8>
	   }

	  if((HAL_GetTick() - sampleTime) >= SAMPLE_TIME)
 800288a:	f000 fc5d 	bl	8003148 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	4b82      	ldr	r3, [pc, #520]	; (8002a9c <main+0x368>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	ee07 3a90 	vmov	s15, r3
 800289a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800289e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80028a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028aa:	f2c0 80dd 	blt.w	8002a68 <main+0x334>
	  {


		  /* Pitch Ang = asin(Ax / g) */
		  myAcc.pitch_Theta = asinf(myAcc.Filt[x] / G) ; //* RAD_TO_DEG;
 80028ae:	4b75      	ldr	r3, [pc, #468]	; (8002a84 <main+0x350>)
 80028b0:	edd3 7a02 	vldr	s15, [r3, #8]
 80028b4:	eddf 6a76 	vldr	s13, [pc, #472]	; 8002a90 <main+0x35c>
 80028b8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80028bc:	eeb0 0a47 	vmov.f32	s0, s14
 80028c0:	f004 faee 	bl	8006ea0 <asinf>
 80028c4:	eef0 7a40 	vmov.f32	s15, s0
 80028c8:	4b6e      	ldr	r3, [pc, #440]	; (8002a84 <main+0x350>)
 80028ca:	edc3 7a05 	vstr	s15, [r3, #20]

		  /* Roll Ang = atan(Ay / Az) */
		  myAcc.roll_Phi = atanf(myAcc.Filt[y] / myAcc.Filt[z]);  //* RAD_TO_DEG;
 80028ce:	4b6d      	ldr	r3, [pc, #436]	; (8002a84 <main+0x350>)
 80028d0:	ed93 7a03 	vldr	s14, [r3, #12]
 80028d4:	4b6b      	ldr	r3, [pc, #428]	; (8002a84 <main+0x350>)
 80028d6:	edd3 7a04 	vldr	s15, [r3, #16]
 80028da:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80028de:	eeb0 0a66 	vmov.f32	s0, s13
 80028e2:	f004 f957 	bl	8006b94 <atanf>
 80028e6:	eef0 7a40 	vmov.f32	s15, s0
 80028ea:	4b66      	ldr	r3, [pc, #408]	; (8002a84 <main+0x350>)
 80028ec:	edc3 7a06 	vstr	s15, [r3, #24]

		  //printf(" %.3f, %.3f, %.3f", acc[0], acc[1], acc[2]);
		  //printf(" %.3f, %.3f\r\n", myAcc.pitch_Theta, myAcc.roll_Phi);

		  /* Body rates to Euler Rates */
		  myGyro.roll_Phi_dot = myGyro.Filt[x] + tanf(Comp_Filter.pitch_Theta) *
 80028f0:	4b65      	ldr	r3, [pc, #404]	; (8002a88 <main+0x354>)
 80028f2:	ed93 8a03 	vldr	s16, [r3, #12]
 80028f6:	4b5f      	ldr	r3, [pc, #380]	; (8002a74 <main+0x340>)
 80028f8:	edd3 7a01 	vldr	s15, [r3, #4]
 80028fc:	eeb0 0a67 	vmov.f32	s0, s15
 8002900:	f004 faa6 	bl	8006e50 <tanf>
 8002904:	eeb0 9a40 	vmov.f32	s18, s0
				  	  	  	  	  (sinf(Comp_Filter.roll_Phi) * myGyro.Filt[y] +
 8002908:	4b5a      	ldr	r3, [pc, #360]	; (8002a74 <main+0x340>)
 800290a:	edd3 7a02 	vldr	s15, [r3, #8]
 800290e:	eeb0 0a67 	vmov.f32	s0, s15
 8002912:	f004 fa5b 	bl	8006dcc <sinf>
 8002916:	eeb0 7a40 	vmov.f32	s14, s0
 800291a:	4b5b      	ldr	r3, [pc, #364]	; (8002a88 <main+0x354>)
 800291c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002920:	ee67 8a27 	vmul.f32	s17, s14, s15
				  	  	  	  			  cosf(Comp_Filter.roll_Phi) * myGyro.Filt[z]);
 8002924:	4b53      	ldr	r3, [pc, #332]	; (8002a74 <main+0x340>)
 8002926:	edd3 7a02 	vldr	s15, [r3, #8]
 800292a:	eeb0 0a67 	vmov.f32	s0, s15
 800292e:	f004 fa05 	bl	8006d3c <cosf>
 8002932:	eeb0 7a40 	vmov.f32	s14, s0
 8002936:	4b54      	ldr	r3, [pc, #336]	; (8002a88 <main+0x354>)
 8002938:	edd3 7a05 	vldr	s15, [r3, #20]
 800293c:	ee67 7a27 	vmul.f32	s15, s14, s15
				  	  	  	  	  (sinf(Comp_Filter.roll_Phi) * myGyro.Filt[y] +
 8002940:	ee78 7aa7 	vadd.f32	s15, s17, s15
		  myGyro.roll_Phi_dot = myGyro.Filt[x] + tanf(Comp_Filter.pitch_Theta) *
 8002944:	ee69 7a27 	vmul.f32	s15, s18, s15
 8002948:	ee78 7a27 	vadd.f32	s15, s16, s15
 800294c:	4b4e      	ldr	r3, [pc, #312]	; (8002a88 <main+0x354>)
 800294e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

		  myGyro.pitch_Theta_dot =	cosf(Comp_Filter.roll_Phi) * myGyro.Filt[y] - sinf(Comp_Filter.roll_Phi) * myGyro.Filt[z];
 8002952:	4b48      	ldr	r3, [pc, #288]	; (8002a74 <main+0x340>)
 8002954:	edd3 7a02 	vldr	s15, [r3, #8]
 8002958:	eeb0 0a67 	vmov.f32	s0, s15
 800295c:	f004 f9ee 	bl	8006d3c <cosf>
 8002960:	eeb0 7a40 	vmov.f32	s14, s0
 8002964:	4b48      	ldr	r3, [pc, #288]	; (8002a88 <main+0x354>)
 8002966:	edd3 7a04 	vldr	s15, [r3, #16]
 800296a:	ee27 8a27 	vmul.f32	s16, s14, s15
 800296e:	4b41      	ldr	r3, [pc, #260]	; (8002a74 <main+0x340>)
 8002970:	edd3 7a02 	vldr	s15, [r3, #8]
 8002974:	eeb0 0a67 	vmov.f32	s0, s15
 8002978:	f004 fa28 	bl	8006dcc <sinf>
 800297c:	eeb0 7a40 	vmov.f32	s14, s0
 8002980:	4b41      	ldr	r3, [pc, #260]	; (8002a88 <main+0x354>)
 8002982:	edd3 7a05 	vldr	s15, [r3, #20]
 8002986:	ee67 7a27 	vmul.f32	s15, s14, s15
 800298a:	ee78 7a67 	vsub.f32	s15, s16, s15
 800298e:	4b3e      	ldr	r3, [pc, #248]	; (8002a88 <main+0x354>)
 8002990:	edc3 7a08 	vstr	s15, [r3, #32]
		  //myGyro.pitch_Theta += (SAMPLE_TIME / 1000.0f) * myGyro.pitch_Theta_dot;
		  //myGyro.roll_Phi += (SAMPLE_TIME / 1000.0f) * myGyro.roll_Phi_dot;

		  //printf(" %.3f, %.3f\r\n", myGyro.pitch_Theta, myGyro.roll_Phi);

		  Comp_Filter.pitch_Theta = Comp_Filter.alpha * myAcc.pitch_Theta
 8002994:	4b37      	ldr	r3, [pc, #220]	; (8002a74 <main+0x340>)
 8002996:	ed93 7a00 	vldr	s14, [r3]
 800299a:	4b3a      	ldr	r3, [pc, #232]	; (8002a84 <main+0x350>)
 800299c:	edd3 7a05 	vldr	s15, [r3, #20]
 80029a0:	ee27 7a27 	vmul.f32	s14, s14, s15
				  	  	  	  	  	+ (1.0f - Comp_Filter.alpha) *
 80029a4:	4b33      	ldr	r3, [pc, #204]	; (8002a74 <main+0x340>)
 80029a6:	edd3 7a00 	vldr	s15, [r3]
 80029aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80029ae:	ee76 6ae7 	vsub.f32	s13, s13, s15
									(Comp_Filter.pitch_Theta + (SAMPLE_TIME / 1000.0f) * myGyro.pitch_Theta_dot); // * RAD_TO_DEG);
 80029b2:	4b30      	ldr	r3, [pc, #192]	; (8002a74 <main+0x340>)
 80029b4:	ed93 6a01 	vldr	s12, [r3, #4]
 80029b8:	4b33      	ldr	r3, [pc, #204]	; (8002a88 <main+0x354>)
 80029ba:	edd3 7a08 	vldr	s15, [r3, #32]
 80029be:	eddf 5a38 	vldr	s11, [pc, #224]	; 8002aa0 <main+0x36c>
 80029c2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80029c6:	ee76 7a27 	vadd.f32	s15, s12, s15
				  	  	  	  	  	+ (1.0f - Comp_Filter.alpha) *
 80029ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029ce:	ee77 7a27 	vadd.f32	s15, s14, s15
		  Comp_Filter.pitch_Theta = Comp_Filter.alpha * myAcc.pitch_Theta
 80029d2:	4b28      	ldr	r3, [pc, #160]	; (8002a74 <main+0x340>)
 80029d4:	edc3 7a01 	vstr	s15, [r3, #4]

		  Comp_Filter.roll_Phi = Comp_Filter.alpha * myAcc.roll_Phi
 80029d8:	4b26      	ldr	r3, [pc, #152]	; (8002a74 <main+0x340>)
 80029da:	ed93 7a00 	vldr	s14, [r3]
 80029de:	4b29      	ldr	r3, [pc, #164]	; (8002a84 <main+0x350>)
 80029e0:	edd3 7a06 	vldr	s15, [r3, #24]
 80029e4:	ee27 7a27 	vmul.f32	s14, s14, s15
		  				  	  	  	+ (1.0f - Comp_Filter.alpha) *
 80029e8:	4b22      	ldr	r3, [pc, #136]	; (8002a74 <main+0x340>)
 80029ea:	edd3 7a00 	vldr	s15, [r3]
 80029ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80029f2:	ee76 6ae7 	vsub.f32	s13, s13, s15
		  							(Comp_Filter.roll_Phi + (SAMPLE_TIME / 1000.0f) * myGyro.roll_Phi_dot); // * RAD_TO_DEG);
 80029f6:	4b1f      	ldr	r3, [pc, #124]	; (8002a74 <main+0x340>)
 80029f8:	ed93 6a02 	vldr	s12, [r3, #8]
 80029fc:	4b22      	ldr	r3, [pc, #136]	; (8002a88 <main+0x354>)
 80029fe:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002a02:	eddf 5a27 	vldr	s11, [pc, #156]	; 8002aa0 <main+0x36c>
 8002a06:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8002a0a:	ee76 7a27 	vadd.f32	s15, s12, s15
		  				  	  	  	+ (1.0f - Comp_Filter.alpha) *
 8002a0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a12:	ee77 7a27 	vadd.f32	s15, s14, s15
		  Comp_Filter.roll_Phi = Comp_Filter.alpha * myAcc.roll_Phi
 8002a16:	4b17      	ldr	r3, [pc, #92]	; (8002a74 <main+0x340>)
 8002a18:	edc3 7a02 	vstr	s15, [r3, #8]

		  printf(" %.3f, %.3f\r\n", Comp_Filter.pitch_Theta * RAD_TO_DEG, Comp_Filter.roll_Phi * RAD_TO_DEG);
 8002a1c:	4b15      	ldr	r3, [pc, #84]	; (8002a74 <main+0x340>)
 8002a1e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a22:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002aa4 <main+0x370>
 8002a26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a2a:	ee17 0a90 	vmov	r0, s15
 8002a2e:	f7fd fd8b 	bl	8000548 <__aeabi_f2d>
 8002a32:	4604      	mov	r4, r0
 8002a34:	460d      	mov	r5, r1
 8002a36:	4b0f      	ldr	r3, [pc, #60]	; (8002a74 <main+0x340>)
 8002a38:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a3c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002aa4 <main+0x370>
 8002a40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a44:	ee17 0a90 	vmov	r0, s15
 8002a48:	f7fd fd7e 	bl	8000548 <__aeabi_f2d>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	460b      	mov	r3, r1
 8002a50:	e9cd 2300 	strd	r2, r3, [sp]
 8002a54:	4622      	mov	r2, r4
 8002a56:	462b      	mov	r3, r5
 8002a58:	4813      	ldr	r0, [pc, #76]	; (8002aa8 <main+0x374>)
 8002a5a:	f005 fde3 	bl	8008624 <iprintf>

		  sampleTime = HAL_GetTick();
 8002a5e:	f000 fb73 	bl	8003148 <HAL_GetTick>
 8002a62:	4603      	mov	r3, r0
 8002a64:	4a0d      	ldr	r2, [pc, #52]	; (8002a9c <main+0x368>)
 8002a66:	6013      	str	r3, [r2, #0]
	  BSP_ACCELERO_GetXYZ(myAcc.buffer);
 8002a68:	e6a8      	b.n	80027bc <main+0x88>
 8002a6a:	bf00      	nop
 8002a6c:	3f666666 	.word	0x3f666666
 8002a70:	2000049c 	.word	0x2000049c
 8002a74:	200003f0 	.word	0x200003f0
 8002a78:	3d4ccccd 	.word	0x3d4ccccd
 8002a7c:	20000484 	.word	0x20000484
 8002a80:	2000045c 	.word	0x2000045c
 8002a84:	200003ac 	.word	0x200003ac
 8002a88:	200003c8 	.word	0x200003c8
 8002a8c:	3d79ffd6 	.word	0x3d79ffd6
 8002a90:	411cf5c3 	.word	0x411cf5c3
 8002a94:	447a0000 	.word	0x447a0000
 8002a98:	3e1c71c8 	.word	0x3e1c71c8
 8002a9c:	200003fc 	.word	0x200003fc
 8002aa0:	3ca3d70a 	.word	0x3ca3d70a
 8002aa4:	42651746 	.word	0x42651746
 8002aa8:	0800a740 	.word	0x0800a740

08002aac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b09e      	sub	sp, #120	; 0x78
 8002ab0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ab2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002ab6:	2228      	movs	r2, #40	; 0x28
 8002ab8:	2100      	movs	r1, #0
 8002aba:	4618      	mov	r0, r3
 8002abc:	f005 f940 	bl	8007d40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ac0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ad0:	463b      	mov	r3, r7
 8002ad2:	223c      	movs	r2, #60	; 0x3c
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f005 f932 	bl	8007d40 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002adc:	2302      	movs	r3, #2
 8002ade:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ae4:	2310      	movs	r3, #16
 8002ae6:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002aec:	2300      	movs	r3, #0
 8002aee:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002af0:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8002af4:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002af6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002afa:	4618      	mov	r0, r3
 8002afc:	f001 fc9e 	bl	800443c <HAL_RCC_OscConfig>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002b06:	f000 f853 	bl	8002bb0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b0a:	230f      	movs	r3, #15
 8002b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b0e:	2302      	movs	r3, #2
 8002b10:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b12:	2300      	movs	r3, #0
 8002b14:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b1a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002b20:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002b24:	2101      	movs	r1, #1
 8002b26:	4618      	mov	r0, r3
 8002b28:	f002 fb90 	bl	800524c <HAL_RCC_ClockConfig>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002b32:	f000 f83d 	bl	8002bb0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8002b36:	2321      	movs	r3, #33	; 0x21
 8002b38:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b42:	463b      	mov	r3, r7
 8002b44:	4618      	mov	r0, r3
 8002b46:	f002 fdb7 	bl	80056b8 <HAL_RCCEx_PeriphCLKConfig>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d001      	beq.n	8002b54 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8002b50:	f000 f82e 	bl	8002bb0 <Error_Handler>
  }
}
 8002b54:	bf00      	nop
 8002b56:	3778      	adds	r7, #120	; 0x78
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	4603      	mov	r3, r0
 8002b64:	80fb      	strh	r3, [r7, #6]
  if (USER_BUTTON_PIN == GPIO_Pin)
 8002b66:	88fb      	ldrh	r3, [r7, #6]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d109      	bne.n	8002b80 <HAL_GPIO_EXTI_Callback+0x24>
  {
    while (BSP_PB_GetState(BUTTON_USER) != RESET);
 8002b6c:	bf00      	nop
 8002b6e:	2000      	movs	r0, #0
 8002b70:	f7fe ffdc 	bl	8001b2c <BSP_PB_GetState>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f9      	bne.n	8002b6e <HAL_GPIO_EXTI_Callback+0x12>
    UserPressButton = 1;
 8002b7a:	4b03      	ldr	r3, [pc, #12]	; (8002b88 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	701a      	strb	r2, [r3, #0]
  }
}
 8002b80:	bf00      	nop
 8002b82:	3708      	adds	r7, #8
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	20000400 	.word	0x20000400

08002b8c <__io_putchar>:

	}
}

int __io_putchar(int ch)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1 , (uint8_t *)&ch , 1 , 0xFFFF);
 8002b94:	1d39      	adds	r1, r7, #4
 8002b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	4803      	ldr	r0, [pc, #12]	; (8002bac <__io_putchar+0x20>)
 8002b9e:	f003 fbe1 	bl	8006364 <HAL_UART_Transmit>
	return ch;
 8002ba2:	687b      	ldr	r3, [r7, #4]
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	20000564 	.word	0x20000564

08002bb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
    /* Turn LED10/3 (RED) on */
    BSP_LED_On(LED10);
 8002bb4:	2007      	movs	r0, #7
 8002bb6:	f7fe ff9f 	bl	8001af8 <BSP_LED_On>
    BSP_LED_On(LED3);
 8002bba:	2000      	movs	r0, #0
 8002bbc:	f7fe ff9c 	bl	8001af8 <BSP_LED_On>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bc0:	b672      	cpsid	i
}
 8002bc2:	bf00      	nop
  __disable_irq();
  while (1)
 8002bc4:	e7fe      	b.n	8002bc4 <Error_Handler+0x14>
	...

08002bc8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002bcc:	4b1b      	ldr	r3, [pc, #108]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002bce:	4a1c      	ldr	r2, [pc, #112]	; (8002c40 <MX_SPI1_Init+0x78>)
 8002bd0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002bd2:	4b1a      	ldr	r3, [pc, #104]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002bd4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002bd8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002bda:	4b18      	ldr	r3, [pc, #96]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002be0:	4b16      	ldr	r3, [pc, #88]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002be2:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002be6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002be8:	4b14      	ldr	r3, [pc, #80]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002bee:	4b13      	ldr	r3, [pc, #76]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002bf4:	4b11      	ldr	r3, [pc, #68]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002bf6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bfa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002bfc:	4b0f      	ldr	r3, [pc, #60]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002bfe:	2210      	movs	r2, #16
 8002c00:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c02:	4b0e      	ldr	r3, [pc, #56]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c08:	4b0c      	ldr	r3, [pc, #48]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c0e:	4b0b      	ldr	r3, [pc, #44]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002c14:	4b09      	ldr	r3, [pc, #36]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002c16:	2207      	movs	r2, #7
 8002c18:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c1a:	4b08      	ldr	r3, [pc, #32]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c20:	4b06      	ldr	r3, [pc, #24]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002c22:	2208      	movs	r2, #8
 8002c24:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c26:	4805      	ldr	r0, [pc, #20]	; (8002c3c <MX_SPI1_Init+0x74>)
 8002c28:	f002 fef6 	bl	8005a18 <HAL_SPI_Init>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002c32:	f7ff ffbd 	bl	8002bb0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c36:	bf00      	nop
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	20000500 	.word	0x20000500
 8002c40:	40013000 	.word	0x40013000

08002c44 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b08a      	sub	sp, #40	; 0x28
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c4c:	f107 0314 	add.w	r3, r7, #20
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]
 8002c54:	605a      	str	r2, [r3, #4]
 8002c56:	609a      	str	r2, [r3, #8]
 8002c58:	60da      	str	r2, [r3, #12]
 8002c5a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a17      	ldr	r2, [pc, #92]	; (8002cc0 <HAL_SPI_MspInit+0x7c>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d128      	bne.n	8002cb8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c66:	4b17      	ldr	r3, [pc, #92]	; (8002cc4 <HAL_SPI_MspInit+0x80>)
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	4a16      	ldr	r2, [pc, #88]	; (8002cc4 <HAL_SPI_MspInit+0x80>)
 8002c6c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c70:	6193      	str	r3, [r2, #24]
 8002c72:	4b14      	ldr	r3, [pc, #80]	; (8002cc4 <HAL_SPI_MspInit+0x80>)
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c7a:	613b      	str	r3, [r7, #16]
 8002c7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c7e:	4b11      	ldr	r3, [pc, #68]	; (8002cc4 <HAL_SPI_MspInit+0x80>)
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	4a10      	ldr	r2, [pc, #64]	; (8002cc4 <HAL_SPI_MspInit+0x80>)
 8002c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c88:	6153      	str	r3, [r2, #20]
 8002c8a:	4b0e      	ldr	r3, [pc, #56]	; (8002cc4 <HAL_SPI_MspInit+0x80>)
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8002c96:	23e0      	movs	r3, #224	; 0xe0
 8002c98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ca6:	2305      	movs	r3, #5
 8002ca8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002caa:	f107 0314 	add.w	r3, r7, #20
 8002cae:	4619      	mov	r1, r3
 8002cb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cb4:	f000 fb66 	bl	8003384 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002cb8:	bf00      	nop
 8002cba:	3728      	adds	r7, #40	; 0x28
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40013000 	.word	0x40013000
 8002cc4:	40021000 	.word	0x40021000

08002cc8 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a08      	ldr	r2, [pc, #32]	; (8002cf8 <HAL_SPI_MspDeInit+0x30>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d10a      	bne.n	8002cf0 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8002cda:	4b08      	ldr	r3, [pc, #32]	; (8002cfc <HAL_SPI_MspDeInit+0x34>)
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	4a07      	ldr	r2, [pc, #28]	; (8002cfc <HAL_SPI_MspDeInit+0x34>)
 8002ce0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ce4:	6193      	str	r3, [r2, #24]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin);
 8002ce6:	21e0      	movs	r1, #224	; 0xe0
 8002ce8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cec:	f000 fcc4 	bl	8003678 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }
}
 8002cf0:	bf00      	nop
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40013000 	.word	0x40013000
 8002cfc:	40021000 	.word	0x40021000

08002d00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d06:	4b0f      	ldr	r3, [pc, #60]	; (8002d44 <HAL_MspInit+0x44>)
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	4a0e      	ldr	r2, [pc, #56]	; (8002d44 <HAL_MspInit+0x44>)
 8002d0c:	f043 0301 	orr.w	r3, r3, #1
 8002d10:	6193      	str	r3, [r2, #24]
 8002d12:	4b0c      	ldr	r3, [pc, #48]	; (8002d44 <HAL_MspInit+0x44>)
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	607b      	str	r3, [r7, #4]
 8002d1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d1e:	4b09      	ldr	r3, [pc, #36]	; (8002d44 <HAL_MspInit+0x44>)
 8002d20:	69db      	ldr	r3, [r3, #28]
 8002d22:	4a08      	ldr	r2, [pc, #32]	; (8002d44 <HAL_MspInit+0x44>)
 8002d24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d28:	61d3      	str	r3, [r2, #28]
 8002d2a:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <HAL_MspInit+0x44>)
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d32:	603b      	str	r3, [r7, #0]
 8002d34:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002d36:	2007      	movs	r0, #7
 8002d38:	f000 fae2 	bl	8003300 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d3c:	bf00      	nop
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40021000 	.word	0x40021000

08002d48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d4c:	e7fe      	b.n	8002d4c <NMI_Handler+0x4>

08002d4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d52:	e7fe      	b.n	8002d52 <HardFault_Handler+0x4>

08002d54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d58:	e7fe      	b.n	8002d58 <MemManage_Handler+0x4>

08002d5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d5e:	e7fe      	b.n	8002d5e <BusFault_Handler+0x4>

08002d60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d64:	e7fe      	b.n	8002d64 <UsageFault_Handler+0x4>

08002d66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d66:	b480      	push	{r7}
 8002d68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d6a:	bf00      	nop
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d78:	bf00      	nop
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d82:	b480      	push	{r7}
 8002d84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d86:	bf00      	nop
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d94:	f000 f9c4 	bl	8003120 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d98:	bf00      	nop
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <EXTI0_IRQHandler>:
  * @brief  This function handles External line 1 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI0_IRQHandler(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_PIN);
 8002da0:	2001      	movs	r0, #1
 8002da2:	f000 fd75 	bl	8003890 <HAL_GPIO_EXTI_IRQHandler>
}
 8002da6:	bf00      	nop
 8002da8:	bd80      	pop	{r7, pc}

08002daa <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002daa:	b480      	push	{r7}
 8002dac:	af00      	add	r7, sp, #0
	return 1;
 8002dae:	2301      	movs	r3, #1
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <_kill>:

int _kill(int pid, int sig)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b082      	sub	sp, #8
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
 8002dc2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002dc4:	f004 ff92 	bl	8007cec <__errno>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2216      	movs	r2, #22
 8002dcc:	601a      	str	r2, [r3, #0]
	return -1;
 8002dce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <_exit>:

void _exit (int status)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b082      	sub	sp, #8
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002de2:	f04f 31ff 	mov.w	r1, #4294967295
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7ff ffe7 	bl	8002dba <_kill>
	while (1) {}		/* Make sure we hang here */
 8002dec:	e7fe      	b.n	8002dec <_exit+0x12>

08002dee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b086      	sub	sp, #24
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	60f8      	str	r0, [r7, #12]
 8002df6:	60b9      	str	r1, [r7, #8]
 8002df8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
 8002dfe:	e00a      	b.n	8002e16 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e00:	f3af 8000 	nop.w
 8002e04:	4601      	mov	r1, r0
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	1c5a      	adds	r2, r3, #1
 8002e0a:	60ba      	str	r2, [r7, #8]
 8002e0c:	b2ca      	uxtb	r2, r1
 8002e0e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	3301      	adds	r3, #1
 8002e14:	617b      	str	r3, [r7, #20]
 8002e16:	697a      	ldr	r2, [r7, #20]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	dbf0      	blt.n	8002e00 <_read+0x12>
	}

return len;
 8002e1e:	687b      	ldr	r3, [r7, #4]
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3718      	adds	r7, #24
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e34:	2300      	movs	r3, #0
 8002e36:	617b      	str	r3, [r7, #20]
 8002e38:	e009      	b.n	8002e4e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	1c5a      	adds	r2, r3, #1
 8002e3e:	60ba      	str	r2, [r7, #8]
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7ff fea2 	bl	8002b8c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	617b      	str	r3, [r7, #20]
 8002e4e:	697a      	ldr	r2, [r7, #20]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	dbf1      	blt.n	8002e3a <_write+0x12>
	}
	return len;
 8002e56:	687b      	ldr	r3, [r7, #4]
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3718      	adds	r7, #24
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <_close>:

int _close(int file)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
	return -1;
 8002e68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e88:	605a      	str	r2, [r3, #4]
	return 0;
 8002e8a:	2300      	movs	r3, #0
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr

08002e98 <_isatty>:

int _isatty(int file)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
	return 1;
 8002ea0:	2301      	movs	r3, #1
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b085      	sub	sp, #20
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	60f8      	str	r0, [r7, #12]
 8002eb6:	60b9      	str	r1, [r7, #8]
 8002eb8:	607a      	str	r2, [r7, #4]
	return 0;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b086      	sub	sp, #24
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ed0:	4a14      	ldr	r2, [pc, #80]	; (8002f24 <_sbrk+0x5c>)
 8002ed2:	4b15      	ldr	r3, [pc, #84]	; (8002f28 <_sbrk+0x60>)
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002edc:	4b13      	ldr	r3, [pc, #76]	; (8002f2c <_sbrk+0x64>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d102      	bne.n	8002eea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ee4:	4b11      	ldr	r3, [pc, #68]	; (8002f2c <_sbrk+0x64>)
 8002ee6:	4a12      	ldr	r2, [pc, #72]	; (8002f30 <_sbrk+0x68>)
 8002ee8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002eea:	4b10      	ldr	r3, [pc, #64]	; (8002f2c <_sbrk+0x64>)
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d207      	bcs.n	8002f08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ef8:	f004 fef8 	bl	8007cec <__errno>
 8002efc:	4603      	mov	r3, r0
 8002efe:	220c      	movs	r2, #12
 8002f00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f02:	f04f 33ff 	mov.w	r3, #4294967295
 8002f06:	e009      	b.n	8002f1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f08:	4b08      	ldr	r3, [pc, #32]	; (8002f2c <_sbrk+0x64>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f0e:	4b07      	ldr	r3, [pc, #28]	; (8002f2c <_sbrk+0x64>)
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4413      	add	r3, r2
 8002f16:	4a05      	ldr	r2, [pc, #20]	; (8002f2c <_sbrk+0x64>)
 8002f18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3718      	adds	r7, #24
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	2000a000 	.word	0x2000a000
 8002f28:	00000400 	.word	0x00000400
 8002f2c:	20000404 	.word	0x20000404
 8002f30:	20000600 	.word	0x20000600

08002f34 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f38:	4b06      	ldr	r3, [pc, #24]	; (8002f54 <SystemInit+0x20>)
 8002f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f3e:	4a05      	ldr	r2, [pc, #20]	; (8002f54 <SystemInit+0x20>)
 8002f40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f48:	bf00      	nop
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f5c:	4b14      	ldr	r3, [pc, #80]	; (8002fb0 <MX_USART1_UART_Init+0x58>)
 8002f5e:	4a15      	ldr	r2, [pc, #84]	; (8002fb4 <MX_USART1_UART_Init+0x5c>)
 8002f60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f62:	4b13      	ldr	r3, [pc, #76]	; (8002fb0 <MX_USART1_UART_Init+0x58>)
 8002f64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f6a:	4b11      	ldr	r3, [pc, #68]	; (8002fb0 <MX_USART1_UART_Init+0x58>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f70:	4b0f      	ldr	r3, [pc, #60]	; (8002fb0 <MX_USART1_UART_Init+0x58>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f76:	4b0e      	ldr	r3, [pc, #56]	; (8002fb0 <MX_USART1_UART_Init+0x58>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f7c:	4b0c      	ldr	r3, [pc, #48]	; (8002fb0 <MX_USART1_UART_Init+0x58>)
 8002f7e:	220c      	movs	r2, #12
 8002f80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f82:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <MX_USART1_UART_Init+0x58>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f88:	4b09      	ldr	r3, [pc, #36]	; (8002fb0 <MX_USART1_UART_Init+0x58>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f8e:	4b08      	ldr	r3, [pc, #32]	; (8002fb0 <MX_USART1_UART_Init+0x58>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f94:	4b06      	ldr	r3, [pc, #24]	; (8002fb0 <MX_USART1_UART_Init+0x58>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f9a:	4805      	ldr	r0, [pc, #20]	; (8002fb0 <MX_USART1_UART_Init+0x58>)
 8002f9c:	f003 f994 	bl	80062c8 <HAL_UART_Init>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002fa6:	f7ff fe03 	bl	8002bb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002faa:	bf00      	nop
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	20000564 	.word	0x20000564
 8002fb4:	40013800 	.word	0x40013800

08002fb8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b08a      	sub	sp, #40	; 0x28
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc0:	f107 0314 	add.w	r3, r7, #20
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	605a      	str	r2, [r3, #4]
 8002fca:	609a      	str	r2, [r3, #8]
 8002fcc:	60da      	str	r2, [r3, #12]
 8002fce:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a17      	ldr	r2, [pc, #92]	; (8003034 <HAL_UART_MspInit+0x7c>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d127      	bne.n	800302a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002fda:	4b17      	ldr	r3, [pc, #92]	; (8003038 <HAL_UART_MspInit+0x80>)
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	4a16      	ldr	r2, [pc, #88]	; (8003038 <HAL_UART_MspInit+0x80>)
 8002fe0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fe4:	6193      	str	r3, [r2, #24]
 8002fe6:	4b14      	ldr	r3, [pc, #80]	; (8003038 <HAL_UART_MspInit+0x80>)
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fee:	613b      	str	r3, [r7, #16]
 8002ff0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ff2:	4b11      	ldr	r3, [pc, #68]	; (8003038 <HAL_UART_MspInit+0x80>)
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	4a10      	ldr	r2, [pc, #64]	; (8003038 <HAL_UART_MspInit+0x80>)
 8002ff8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002ffc:	6153      	str	r3, [r2, #20]
 8002ffe:	4b0e      	ldr	r3, [pc, #56]	; (8003038 <HAL_UART_MspInit+0x80>)
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800300a:	2330      	movs	r3, #48	; 0x30
 800300c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800300e:	2302      	movs	r3, #2
 8003010:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003012:	2300      	movs	r3, #0
 8003014:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003016:	2303      	movs	r3, #3
 8003018:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800301a:	2307      	movs	r3, #7
 800301c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800301e:	f107 0314 	add.w	r3, r7, #20
 8003022:	4619      	mov	r1, r3
 8003024:	4805      	ldr	r0, [pc, #20]	; (800303c <HAL_UART_MspInit+0x84>)
 8003026:	f000 f9ad 	bl	8003384 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800302a:	bf00      	nop
 800302c:	3728      	adds	r7, #40	; 0x28
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	40013800 	.word	0x40013800
 8003038:	40021000 	.word	0x40021000
 800303c:	48000800 	.word	0x48000800

08003040 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003040:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003078 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003044:	480d      	ldr	r0, [pc, #52]	; (800307c <LoopForever+0x6>)
  ldr r1, =_edata
 8003046:	490e      	ldr	r1, [pc, #56]	; (8003080 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003048:	4a0e      	ldr	r2, [pc, #56]	; (8003084 <LoopForever+0xe>)
  movs r3, #0
 800304a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800304c:	e002      	b.n	8003054 <LoopCopyDataInit>

0800304e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800304e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003050:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003052:	3304      	adds	r3, #4

08003054 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003054:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003056:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003058:	d3f9      	bcc.n	800304e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800305a:	4a0b      	ldr	r2, [pc, #44]	; (8003088 <LoopForever+0x12>)
  ldr r4, =_ebss
 800305c:	4c0b      	ldr	r4, [pc, #44]	; (800308c <LoopForever+0x16>)
  movs r3, #0
 800305e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003060:	e001      	b.n	8003066 <LoopFillZerobss>

08003062 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003062:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003064:	3204      	adds	r2, #4

08003066 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003066:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003068:	d3fb      	bcc.n	8003062 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800306a:	f7ff ff63 	bl	8002f34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800306e:	f004 fe43 	bl	8007cf8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003072:	f7ff fb5f 	bl	8002734 <main>

08003076 <LoopForever>:

LoopForever:
    b LoopForever
 8003076:	e7fe      	b.n	8003076 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003078:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800307c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003080:	200002d8 	.word	0x200002d8
  ldr r2, =_sidata
 8003084:	0800af74 	.word	0x0800af74
  ldr r2, =_sbss
 8003088:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 800308c:	200005fc 	.word	0x200005fc

08003090 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003090:	e7fe      	b.n	8003090 <ADC1_2_IRQHandler>
	...

08003094 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003098:	4b08      	ldr	r3, [pc, #32]	; (80030bc <HAL_Init+0x28>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a07      	ldr	r2, [pc, #28]	; (80030bc <HAL_Init+0x28>)
 800309e:	f043 0310 	orr.w	r3, r3, #16
 80030a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030a4:	2003      	movs	r0, #3
 80030a6:	f000 f92b 	bl	8003300 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030aa:	2000      	movs	r0, #0
 80030ac:	f000 f808 	bl	80030c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030b0:	f7ff fe26 	bl	8002d00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40022000 	.word	0x40022000

080030c0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030c8:	4b12      	ldr	r3, [pc, #72]	; (8003114 <HAL_InitTick+0x54>)
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	4b12      	ldr	r3, [pc, #72]	; (8003118 <HAL_InitTick+0x58>)
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	4619      	mov	r1, r3
 80030d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80030da:	fbb2 f3f3 	udiv	r3, r2, r3
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 f943 	bl	800336a <HAL_SYSTICK_Config>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e00e      	b.n	800310c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b0f      	cmp	r3, #15
 80030f2:	d80a      	bhi.n	800310a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030f4:	2200      	movs	r2, #0
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	f04f 30ff 	mov.w	r0, #4294967295
 80030fc:	f000 f90b 	bl	8003316 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003100:	4a06      	ldr	r2, [pc, #24]	; (800311c <HAL_InitTick+0x5c>)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8003106:	2300      	movs	r3, #0
 8003108:	e000      	b.n	800310c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
}
 800310c:	4618      	mov	r0, r3
 800310e:	3708      	adds	r7, #8
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	200000fc 	.word	0x200000fc
 8003118:	20000104 	.word	0x20000104
 800311c:	20000100 	.word	0x20000100

08003120 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003124:	4b06      	ldr	r3, [pc, #24]	; (8003140 <HAL_IncTick+0x20>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	4b06      	ldr	r3, [pc, #24]	; (8003144 <HAL_IncTick+0x24>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4413      	add	r3, r2
 8003130:	4a04      	ldr	r2, [pc, #16]	; (8003144 <HAL_IncTick+0x24>)
 8003132:	6013      	str	r3, [r2, #0]
}
 8003134:	bf00      	nop
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	20000104 	.word	0x20000104
 8003144:	200005e8 	.word	0x200005e8

08003148 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  return uwTick;  
 800314c:	4b03      	ldr	r3, [pc, #12]	; (800315c <HAL_GetTick+0x14>)
 800314e:	681b      	ldr	r3, [r3, #0]
}
 8003150:	4618      	mov	r0, r3
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	200005e8 	.word	0x200005e8

08003160 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f003 0307 	and.w	r3, r3, #7
 800316e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003170:	4b0c      	ldr	r3, [pc, #48]	; (80031a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003176:	68ba      	ldr	r2, [r7, #8]
 8003178:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800317c:	4013      	ands	r3, r2
 800317e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003188:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800318c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003190:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003192:	4a04      	ldr	r2, [pc, #16]	; (80031a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	60d3      	str	r3, [r2, #12]
}
 8003198:	bf00      	nop
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	e000ed00 	.word	0xe000ed00

080031a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031ac:	4b04      	ldr	r3, [pc, #16]	; (80031c0 <__NVIC_GetPriorityGrouping+0x18>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	0a1b      	lsrs	r3, r3, #8
 80031b2:	f003 0307 	and.w	r3, r3, #7
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr
 80031c0:	e000ed00 	.word	0xe000ed00

080031c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	4603      	mov	r3, r0
 80031cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	db0b      	blt.n	80031ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031d6:	79fb      	ldrb	r3, [r7, #7]
 80031d8:	f003 021f 	and.w	r2, r3, #31
 80031dc:	4907      	ldr	r1, [pc, #28]	; (80031fc <__NVIC_EnableIRQ+0x38>)
 80031de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e2:	095b      	lsrs	r3, r3, #5
 80031e4:	2001      	movs	r0, #1
 80031e6:	fa00 f202 	lsl.w	r2, r0, r2
 80031ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	e000e100 	.word	0xe000e100

08003200 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	4603      	mov	r3, r0
 8003208:	6039      	str	r1, [r7, #0]
 800320a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800320c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003210:	2b00      	cmp	r3, #0
 8003212:	db0a      	blt.n	800322a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	b2da      	uxtb	r2, r3
 8003218:	490c      	ldr	r1, [pc, #48]	; (800324c <__NVIC_SetPriority+0x4c>)
 800321a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321e:	0112      	lsls	r2, r2, #4
 8003220:	b2d2      	uxtb	r2, r2
 8003222:	440b      	add	r3, r1
 8003224:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003228:	e00a      	b.n	8003240 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	b2da      	uxtb	r2, r3
 800322e:	4908      	ldr	r1, [pc, #32]	; (8003250 <__NVIC_SetPriority+0x50>)
 8003230:	79fb      	ldrb	r3, [r7, #7]
 8003232:	f003 030f 	and.w	r3, r3, #15
 8003236:	3b04      	subs	r3, #4
 8003238:	0112      	lsls	r2, r2, #4
 800323a:	b2d2      	uxtb	r2, r2
 800323c:	440b      	add	r3, r1
 800323e:	761a      	strb	r2, [r3, #24]
}
 8003240:	bf00      	nop
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	e000e100 	.word	0xe000e100
 8003250:	e000ed00 	.word	0xe000ed00

08003254 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003254:	b480      	push	{r7}
 8003256:	b089      	sub	sp, #36	; 0x24
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f003 0307 	and.w	r3, r3, #7
 8003266:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	f1c3 0307 	rsb	r3, r3, #7
 800326e:	2b04      	cmp	r3, #4
 8003270:	bf28      	it	cs
 8003272:	2304      	movcs	r3, #4
 8003274:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	3304      	adds	r3, #4
 800327a:	2b06      	cmp	r3, #6
 800327c:	d902      	bls.n	8003284 <NVIC_EncodePriority+0x30>
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	3b03      	subs	r3, #3
 8003282:	e000      	b.n	8003286 <NVIC_EncodePriority+0x32>
 8003284:	2300      	movs	r3, #0
 8003286:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003288:	f04f 32ff 	mov.w	r2, #4294967295
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	fa02 f303 	lsl.w	r3, r2, r3
 8003292:	43da      	mvns	r2, r3
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	401a      	ands	r2, r3
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800329c:	f04f 31ff 	mov.w	r1, #4294967295
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	fa01 f303 	lsl.w	r3, r1, r3
 80032a6:	43d9      	mvns	r1, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032ac:	4313      	orrs	r3, r2
         );
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3724      	adds	r7, #36	; 0x24
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
	...

080032bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	3b01      	subs	r3, #1
 80032c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032cc:	d301      	bcc.n	80032d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032ce:	2301      	movs	r3, #1
 80032d0:	e00f      	b.n	80032f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032d2:	4a0a      	ldr	r2, [pc, #40]	; (80032fc <SysTick_Config+0x40>)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	3b01      	subs	r3, #1
 80032d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032da:	210f      	movs	r1, #15
 80032dc:	f04f 30ff 	mov.w	r0, #4294967295
 80032e0:	f7ff ff8e 	bl	8003200 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032e4:	4b05      	ldr	r3, [pc, #20]	; (80032fc <SysTick_Config+0x40>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032ea:	4b04      	ldr	r3, [pc, #16]	; (80032fc <SysTick_Config+0x40>)
 80032ec:	2207      	movs	r2, #7
 80032ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	e000e010 	.word	0xe000e010

08003300 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f7ff ff29 	bl	8003160 <__NVIC_SetPriorityGrouping>
}
 800330e:	bf00      	nop
 8003310:	3708      	adds	r7, #8
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b086      	sub	sp, #24
 800331a:	af00      	add	r7, sp, #0
 800331c:	4603      	mov	r3, r0
 800331e:	60b9      	str	r1, [r7, #8]
 8003320:	607a      	str	r2, [r7, #4]
 8003322:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003324:	2300      	movs	r3, #0
 8003326:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003328:	f7ff ff3e 	bl	80031a8 <__NVIC_GetPriorityGrouping>
 800332c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	68b9      	ldr	r1, [r7, #8]
 8003332:	6978      	ldr	r0, [r7, #20]
 8003334:	f7ff ff8e 	bl	8003254 <NVIC_EncodePriority>
 8003338:	4602      	mov	r2, r0
 800333a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800333e:	4611      	mov	r1, r2
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff ff5d 	bl	8003200 <__NVIC_SetPriority>
}
 8003346:	bf00      	nop
 8003348:	3718      	adds	r7, #24
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}

0800334e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800334e:	b580      	push	{r7, lr}
 8003350:	b082      	sub	sp, #8
 8003352:	af00      	add	r7, sp, #0
 8003354:	4603      	mov	r3, r0
 8003356:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800335c:	4618      	mov	r0, r3
 800335e:	f7ff ff31 	bl	80031c4 <__NVIC_EnableIRQ>
}
 8003362:	bf00      	nop
 8003364:	3708      	adds	r7, #8
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b082      	sub	sp, #8
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f7ff ffa2 	bl	80032bc <SysTick_Config>
 8003378:	4603      	mov	r3, r0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
	...

08003384 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003384:	b480      	push	{r7}
 8003386:	b087      	sub	sp, #28
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800338e:	2300      	movs	r3, #0
 8003390:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003392:	e154      	b.n	800363e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	2101      	movs	r1, #1
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	fa01 f303 	lsl.w	r3, r1, r3
 80033a0:	4013      	ands	r3, r2
 80033a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 8146 	beq.w	8003638 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f003 0303 	and.w	r3, r3, #3
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d005      	beq.n	80033c4 <HAL_GPIO_Init+0x40>
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 0303 	and.w	r3, r3, #3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d130      	bne.n	8003426 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	2203      	movs	r2, #3
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	43db      	mvns	r3, r3
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	4013      	ands	r3, r2
 80033da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	68da      	ldr	r2, [r3, #12]
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	fa02 f303 	lsl.w	r3, r2, r3
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033fa:	2201      	movs	r2, #1
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	43db      	mvns	r3, r3
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	4013      	ands	r3, r2
 8003408:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	091b      	lsrs	r3, r3, #4
 8003410:	f003 0201 	and.w	r2, r3, #1
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	fa02 f303 	lsl.w	r3, r2, r3
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	4313      	orrs	r3, r2
 800341e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	2b03      	cmp	r3, #3
 8003430:	d017      	beq.n	8003462 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	2203      	movs	r2, #3
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43db      	mvns	r3, r3
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	4013      	ands	r3, r2
 8003448:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	689a      	ldr	r2, [r3, #8]
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	4313      	orrs	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	2b02      	cmp	r3, #2
 800346c:	d123      	bne.n	80034b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	08da      	lsrs	r2, r3, #3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	3208      	adds	r2, #8
 8003476:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800347a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	f003 0307 	and.w	r3, r3, #7
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	220f      	movs	r2, #15
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	43db      	mvns	r3, r3
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	4013      	ands	r3, r2
 8003490:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	691a      	ldr	r2, [r3, #16]
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	f003 0307 	and.w	r3, r3, #7
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	08da      	lsrs	r2, r3, #3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	3208      	adds	r2, #8
 80034b0:	6939      	ldr	r1, [r7, #16]
 80034b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	2203      	movs	r2, #3
 80034c2:	fa02 f303 	lsl.w	r3, r2, r3
 80034c6:	43db      	mvns	r3, r3
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4013      	ands	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 0203 	and.w	r2, r3, #3
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	005b      	lsls	r3, r3, #1
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f000 80a0 	beq.w	8003638 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034f8:	4b58      	ldr	r3, [pc, #352]	; (800365c <HAL_GPIO_Init+0x2d8>)
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	4a57      	ldr	r2, [pc, #348]	; (800365c <HAL_GPIO_Init+0x2d8>)
 80034fe:	f043 0301 	orr.w	r3, r3, #1
 8003502:	6193      	str	r3, [r2, #24]
 8003504:	4b55      	ldr	r3, [pc, #340]	; (800365c <HAL_GPIO_Init+0x2d8>)
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	60bb      	str	r3, [r7, #8]
 800350e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003510:	4a53      	ldr	r2, [pc, #332]	; (8003660 <HAL_GPIO_Init+0x2dc>)
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	089b      	lsrs	r3, r3, #2
 8003516:	3302      	adds	r3, #2
 8003518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800351c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f003 0303 	and.w	r3, r3, #3
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	220f      	movs	r2, #15
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	43db      	mvns	r3, r3
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	4013      	ands	r3, r2
 8003532:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800353a:	d019      	beq.n	8003570 <HAL_GPIO_Init+0x1ec>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a49      	ldr	r2, [pc, #292]	; (8003664 <HAL_GPIO_Init+0x2e0>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d013      	beq.n	800356c <HAL_GPIO_Init+0x1e8>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a48      	ldr	r2, [pc, #288]	; (8003668 <HAL_GPIO_Init+0x2e4>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d00d      	beq.n	8003568 <HAL_GPIO_Init+0x1e4>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4a47      	ldr	r2, [pc, #284]	; (800366c <HAL_GPIO_Init+0x2e8>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d007      	beq.n	8003564 <HAL_GPIO_Init+0x1e0>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a46      	ldr	r2, [pc, #280]	; (8003670 <HAL_GPIO_Init+0x2ec>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d101      	bne.n	8003560 <HAL_GPIO_Init+0x1dc>
 800355c:	2304      	movs	r3, #4
 800355e:	e008      	b.n	8003572 <HAL_GPIO_Init+0x1ee>
 8003560:	2305      	movs	r3, #5
 8003562:	e006      	b.n	8003572 <HAL_GPIO_Init+0x1ee>
 8003564:	2303      	movs	r3, #3
 8003566:	e004      	b.n	8003572 <HAL_GPIO_Init+0x1ee>
 8003568:	2302      	movs	r3, #2
 800356a:	e002      	b.n	8003572 <HAL_GPIO_Init+0x1ee>
 800356c:	2301      	movs	r3, #1
 800356e:	e000      	b.n	8003572 <HAL_GPIO_Init+0x1ee>
 8003570:	2300      	movs	r3, #0
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	f002 0203 	and.w	r2, r2, #3
 8003578:	0092      	lsls	r2, r2, #2
 800357a:	4093      	lsls	r3, r2
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	4313      	orrs	r3, r2
 8003580:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003582:	4937      	ldr	r1, [pc, #220]	; (8003660 <HAL_GPIO_Init+0x2dc>)
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	089b      	lsrs	r3, r3, #2
 8003588:	3302      	adds	r3, #2
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003590:	4b38      	ldr	r3, [pc, #224]	; (8003674 <HAL_GPIO_Init+0x2f0>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	43db      	mvns	r3, r3
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	4013      	ands	r3, r2
 800359e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d003      	beq.n	80035b4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80035ac:	693a      	ldr	r2, [r7, #16]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80035b4:	4a2f      	ldr	r2, [pc, #188]	; (8003674 <HAL_GPIO_Init+0x2f0>)
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80035ba:	4b2e      	ldr	r3, [pc, #184]	; (8003674 <HAL_GPIO_Init+0x2f0>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	43db      	mvns	r3, r3
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	4013      	ands	r3, r2
 80035c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d003      	beq.n	80035de <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4313      	orrs	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80035de:	4a25      	ldr	r2, [pc, #148]	; (8003674 <HAL_GPIO_Init+0x2f0>)
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035e4:	4b23      	ldr	r3, [pc, #140]	; (8003674 <HAL_GPIO_Init+0x2f0>)
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	43db      	mvns	r3, r3
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	4013      	ands	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003600:	693a      	ldr	r2, [r7, #16]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	4313      	orrs	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003608:	4a1a      	ldr	r2, [pc, #104]	; (8003674 <HAL_GPIO_Init+0x2f0>)
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800360e:	4b19      	ldr	r3, [pc, #100]	; (8003674 <HAL_GPIO_Init+0x2f0>)
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	43db      	mvns	r3, r3
 8003618:	693a      	ldr	r2, [r7, #16]
 800361a:	4013      	ands	r3, r2
 800361c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4313      	orrs	r3, r2
 8003630:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003632:	4a10      	ldr	r2, [pc, #64]	; (8003674 <HAL_GPIO_Init+0x2f0>)
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	3301      	adds	r3, #1
 800363c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	fa22 f303 	lsr.w	r3, r2, r3
 8003648:	2b00      	cmp	r3, #0
 800364a:	f47f aea3 	bne.w	8003394 <HAL_GPIO_Init+0x10>
  }
}
 800364e:	bf00      	nop
 8003650:	bf00      	nop
 8003652:	371c      	adds	r7, #28
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr
 800365c:	40021000 	.word	0x40021000
 8003660:	40010000 	.word	0x40010000
 8003664:	48000400 	.word	0x48000400
 8003668:	48000800 	.word	0x48000800
 800366c:	48000c00 	.word	0x48000c00
 8003670:	48001000 	.word	0x48001000
 8003674:	40010400 	.word	0x40010400

08003678 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003678:	b480      	push	{r7}
 800367a:	b087      	sub	sp, #28
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003682:	2300      	movs	r3, #0
 8003684:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003686:	e0b8      	b.n	80037fa <HAL_GPIO_DeInit+0x182>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003688:	2201      	movs	r2, #1
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	4013      	ands	r3, r2
 8003694:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 80ab 	beq.w	80037f4 <HAL_GPIO_DeInit+0x17c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800369e:	4a5e      	ldr	r2, [pc, #376]	; (8003818 <HAL_GPIO_DeInit+0x1a0>)
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	089b      	lsrs	r3, r3, #2
 80036a4:	3302      	adds	r3, #2
 80036a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036aa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	220f      	movs	r2, #15
 80036b6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	4013      	ands	r3, r2
 80036be:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80036c6:	d019      	beq.n	80036fc <HAL_GPIO_DeInit+0x84>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a54      	ldr	r2, [pc, #336]	; (800381c <HAL_GPIO_DeInit+0x1a4>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d013      	beq.n	80036f8 <HAL_GPIO_DeInit+0x80>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a53      	ldr	r2, [pc, #332]	; (8003820 <HAL_GPIO_DeInit+0x1a8>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d00d      	beq.n	80036f4 <HAL_GPIO_DeInit+0x7c>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	4a52      	ldr	r2, [pc, #328]	; (8003824 <HAL_GPIO_DeInit+0x1ac>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d007      	beq.n	80036f0 <HAL_GPIO_DeInit+0x78>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	4a51      	ldr	r2, [pc, #324]	; (8003828 <HAL_GPIO_DeInit+0x1b0>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d101      	bne.n	80036ec <HAL_GPIO_DeInit+0x74>
 80036e8:	2304      	movs	r3, #4
 80036ea:	e008      	b.n	80036fe <HAL_GPIO_DeInit+0x86>
 80036ec:	2305      	movs	r3, #5
 80036ee:	e006      	b.n	80036fe <HAL_GPIO_DeInit+0x86>
 80036f0:	2303      	movs	r3, #3
 80036f2:	e004      	b.n	80036fe <HAL_GPIO_DeInit+0x86>
 80036f4:	2302      	movs	r3, #2
 80036f6:	e002      	b.n	80036fe <HAL_GPIO_DeInit+0x86>
 80036f8:	2301      	movs	r3, #1
 80036fa:	e000      	b.n	80036fe <HAL_GPIO_DeInit+0x86>
 80036fc:	2300      	movs	r3, #0
 80036fe:	697a      	ldr	r2, [r7, #20]
 8003700:	f002 0203 	and.w	r2, r2, #3
 8003704:	0092      	lsls	r2, r2, #2
 8003706:	4093      	lsls	r3, r2
 8003708:	68fa      	ldr	r2, [r7, #12]
 800370a:	429a      	cmp	r2, r3
 800370c:	d132      	bne.n	8003774 <HAL_GPIO_DeInit+0xfc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800370e:	4b47      	ldr	r3, [pc, #284]	; (800382c <HAL_GPIO_DeInit+0x1b4>)
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	43db      	mvns	r3, r3
 8003716:	4945      	ldr	r1, [pc, #276]	; (800382c <HAL_GPIO_DeInit+0x1b4>)
 8003718:	4013      	ands	r3, r2
 800371a:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800371c:	4b43      	ldr	r3, [pc, #268]	; (800382c <HAL_GPIO_DeInit+0x1b4>)
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	43db      	mvns	r3, r3
 8003724:	4941      	ldr	r1, [pc, #260]	; (800382c <HAL_GPIO_DeInit+0x1b4>)
 8003726:	4013      	ands	r3, r2
 8003728:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800372a:	4b40      	ldr	r3, [pc, #256]	; (800382c <HAL_GPIO_DeInit+0x1b4>)
 800372c:	689a      	ldr	r2, [r3, #8]
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	43db      	mvns	r3, r3
 8003732:	493e      	ldr	r1, [pc, #248]	; (800382c <HAL_GPIO_DeInit+0x1b4>)
 8003734:	4013      	ands	r3, r2
 8003736:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003738:	4b3c      	ldr	r3, [pc, #240]	; (800382c <HAL_GPIO_DeInit+0x1b4>)
 800373a:	68da      	ldr	r2, [r3, #12]
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	43db      	mvns	r3, r3
 8003740:	493a      	ldr	r1, [pc, #232]	; (800382c <HAL_GPIO_DeInit+0x1b4>)
 8003742:	4013      	ands	r3, r2
 8003744:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	f003 0303 	and.w	r3, r3, #3
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	220f      	movs	r2, #15
 8003750:	fa02 f303 	lsl.w	r3, r2, r3
 8003754:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003756:	4a30      	ldr	r2, [pc, #192]	; (8003818 <HAL_GPIO_DeInit+0x1a0>)
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	089b      	lsrs	r3, r3, #2
 800375c:	3302      	adds	r3, #2
 800375e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	43da      	mvns	r2, r3
 8003766:	482c      	ldr	r0, [pc, #176]	; (8003818 <HAL_GPIO_DeInit+0x1a0>)
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	089b      	lsrs	r3, r3, #2
 800376c:	400a      	ands	r2, r1
 800376e:	3302      	adds	r3, #2
 8003770:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	2103      	movs	r1, #3
 800377e:	fa01 f303 	lsl.w	r3, r1, r3
 8003782:	43db      	mvns	r3, r3
 8003784:	401a      	ands	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	08da      	lsrs	r2, r3, #3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	3208      	adds	r2, #8
 8003792:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	220f      	movs	r2, #15
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	43db      	mvns	r3, r3
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	08d2      	lsrs	r2, r2, #3
 80037aa:	4019      	ands	r1, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	3208      	adds	r2, #8
 80037b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68da      	ldr	r2, [r3, #12]
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	2103      	movs	r1, #3
 80037be:	fa01 f303 	lsl.w	r3, r1, r3
 80037c2:	43db      	mvns	r3, r3
 80037c4:	401a      	ands	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685a      	ldr	r2, [r3, #4]
 80037ce:	2101      	movs	r1, #1
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	fa01 f303 	lsl.w	r3, r1, r3
 80037d6:	43db      	mvns	r3, r3
 80037d8:	401a      	ands	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	689a      	ldr	r2, [r3, #8]
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	2103      	movs	r1, #3
 80037e8:	fa01 f303 	lsl.w	r3, r1, r3
 80037ec:	43db      	mvns	r3, r3
 80037ee:	401a      	ands	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	609a      	str	r2, [r3, #8]
    }

    position++;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	3301      	adds	r3, #1
 80037f8:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80037fa:	683a      	ldr	r2, [r7, #0]
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	f47f af40 	bne.w	8003688 <HAL_GPIO_DeInit+0x10>
  }
}
 8003808:	bf00      	nop
 800380a:	bf00      	nop
 800380c:	371c      	adds	r7, #28
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	40010000 	.word	0x40010000
 800381c:	48000400 	.word	0x48000400
 8003820:	48000800 	.word	0x48000800
 8003824:	48000c00 	.word	0x48000c00
 8003828:	48001000 	.word	0x48001000
 800382c:	40010400 	.word	0x40010400

08003830 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	460b      	mov	r3, r1
 800383a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	691a      	ldr	r2, [r3, #16]
 8003840:	887b      	ldrh	r3, [r7, #2]
 8003842:	4013      	ands	r3, r2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d002      	beq.n	800384e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003848:	2301      	movs	r3, #1
 800384a:	73fb      	strb	r3, [r7, #15]
 800384c:	e001      	b.n	8003852 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800384e:	2300      	movs	r3, #0
 8003850:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003852:	7bfb      	ldrb	r3, [r7, #15]
}
 8003854:	4618      	mov	r0, r3
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	460b      	mov	r3, r1
 800386a:	807b      	strh	r3, [r7, #2]
 800386c:	4613      	mov	r3, r2
 800386e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003870:	787b      	ldrb	r3, [r7, #1]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d003      	beq.n	800387e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003876:	887a      	ldrh	r2, [r7, #2]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800387c:	e002      	b.n	8003884 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800387e:	887a      	ldrh	r2, [r7, #2]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003884:	bf00      	nop
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800389a:	4b08      	ldr	r3, [pc, #32]	; (80038bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800389c:	695a      	ldr	r2, [r3, #20]
 800389e:	88fb      	ldrh	r3, [r7, #6]
 80038a0:	4013      	ands	r3, r2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d006      	beq.n	80038b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038a6:	4a05      	ldr	r2, [pc, #20]	; (80038bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038a8:	88fb      	ldrh	r3, [r7, #6]
 80038aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038ac:	88fb      	ldrh	r3, [r7, #6]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f7ff f954 	bl	8002b5c <HAL_GPIO_EXTI_Callback>
  }
}
 80038b4:	bf00      	nop
 80038b6:	3708      	adds	r7, #8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40010400 	.word	0x40010400

080038c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e081      	b.n	80039d6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d106      	bne.n	80038ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7fe febe 	bl	8002668 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2224      	movs	r2, #36	; 0x24
 80038f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 0201 	bic.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003910:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	689a      	ldr	r2, [r3, #8]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003920:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d107      	bne.n	800393a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	689a      	ldr	r2, [r3, #8]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003936:	609a      	str	r2, [r3, #8]
 8003938:	e006      	b.n	8003948 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	689a      	ldr	r2, [r3, #8]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003946:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	2b02      	cmp	r3, #2
 800394e:	d104      	bne.n	800395a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003958:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	6812      	ldr	r2, [r2, #0]
 8003964:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003968:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800396c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	68da      	ldr	r2, [r3, #12]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800397c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	69d9      	ldr	r1, [r3, #28]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a1a      	ldr	r2, [r3, #32]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	430a      	orrs	r2, r1
 80039a6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f042 0201 	orr.w	r2, r2, #1
 80039b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2220      	movs	r2, #32
 80039c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3708      	adds	r7, #8
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}

080039de <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80039de:	b580      	push	{r7, lr}
 80039e0:	b082      	sub	sp, #8
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d101      	bne.n	80039f0 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e021      	b.n	8003a34 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2224      	movs	r2, #36	; 0x24
 80039f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f022 0201 	bic.w	r2, r2, #1
 8003a06:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7fe fe71 	bl	80026f0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b088      	sub	sp, #32
 8003a40:	af02      	add	r7, sp, #8
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	4608      	mov	r0, r1
 8003a46:	4611      	mov	r1, r2
 8003a48:	461a      	mov	r2, r3
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	817b      	strh	r3, [r7, #10]
 8003a4e:	460b      	mov	r3, r1
 8003a50:	813b      	strh	r3, [r7, #8]
 8003a52:	4613      	mov	r3, r2
 8003a54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b20      	cmp	r3, #32
 8003a60:	f040 80f9 	bne.w	8003c56 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a64:	6a3b      	ldr	r3, [r7, #32]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d002      	beq.n	8003a70 <HAL_I2C_Mem_Write+0x34>
 8003a6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d105      	bne.n	8003a7c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a76:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e0ed      	b.n	8003c58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d101      	bne.n	8003a8a <HAL_I2C_Mem_Write+0x4e>
 8003a86:	2302      	movs	r3, #2
 8003a88:	e0e6      	b.n	8003c58 <HAL_I2C_Mem_Write+0x21c>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a92:	f7ff fb59 	bl	8003148 <HAL_GetTick>
 8003a96:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	2319      	movs	r3, #25
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 fad1 	bl	800404c <I2C_WaitOnFlagUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d001      	beq.n	8003ab4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e0d1      	b.n	8003c58 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2221      	movs	r2, #33	; 0x21
 8003ab8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2240      	movs	r2, #64	; 0x40
 8003ac0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6a3a      	ldr	r2, [r7, #32]
 8003ace:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ad4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003adc:	88f8      	ldrh	r0, [r7, #6]
 8003ade:	893a      	ldrh	r2, [r7, #8]
 8003ae0:	8979      	ldrh	r1, [r7, #10]
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	9301      	str	r3, [sp, #4]
 8003ae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae8:	9300      	str	r3, [sp, #0]
 8003aea:	4603      	mov	r3, r0
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f000 f9e1 	bl	8003eb4 <I2C_RequestMemoryWrite>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e0a9      	b.n	8003c58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	2bff      	cmp	r3, #255	; 0xff
 8003b0c:	d90e      	bls.n	8003b2c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	22ff      	movs	r2, #255	; 0xff
 8003b12:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	8979      	ldrh	r1, [r7, #10]
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f000 fbc3 	bl	80042b0 <I2C_TransferConfig>
 8003b2a:	e00f      	b.n	8003b4c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b3a:	b2da      	uxtb	r2, r3
 8003b3c:	8979      	ldrh	r1, [r7, #10]
 8003b3e:	2300      	movs	r3, #0
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 fbb2 	bl	80042b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b50:	68f8      	ldr	r0, [r7, #12]
 8003b52:	f000 fabb 	bl	80040cc <I2C_WaitOnTXISFlagUntilTimeout>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d001      	beq.n	8003b60 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e07b      	b.n	8003c58 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b64:	781a      	ldrb	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b70:	1c5a      	adds	r2, r3, #1
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	3b01      	subs	r3, #1
 8003b7e:	b29a      	uxth	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d034      	beq.n	8003c04 <HAL_I2C_Mem_Write+0x1c8>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d130      	bne.n	8003c04 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	9300      	str	r3, [sp, #0]
 8003ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ba8:	2200      	movs	r2, #0
 8003baa:	2180      	movs	r1, #128	; 0x80
 8003bac:	68f8      	ldr	r0, [r7, #12]
 8003bae:	f000 fa4d 	bl	800404c <I2C_WaitOnFlagUntilTimeout>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e04d      	b.n	8003c58 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	2bff      	cmp	r3, #255	; 0xff
 8003bc4:	d90e      	bls.n	8003be4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	22ff      	movs	r2, #255	; 0xff
 8003bca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd0:	b2da      	uxtb	r2, r3
 8003bd2:	8979      	ldrh	r1, [r7, #10]
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	9300      	str	r3, [sp, #0]
 8003bd8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	f000 fb67 	bl	80042b0 <I2C_TransferConfig>
 8003be2:	e00f      	b.n	8003c04 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003be8:	b29a      	uxth	r2, r3
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	8979      	ldrh	r1, [r7, #10]
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	9300      	str	r3, [sp, #0]
 8003bfa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 fb56 	bl	80042b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d19e      	bne.n	8003b4c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f000 fa9a 	bl	800414c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e01a      	b.n	8003c58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2220      	movs	r2, #32
 8003c28:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	6859      	ldr	r1, [r3, #4]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	4b0a      	ldr	r3, [pc, #40]	; (8003c60 <HAL_I2C_Mem_Write+0x224>)
 8003c36:	400b      	ands	r3, r1
 8003c38:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2220      	movs	r2, #32
 8003c3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	e000      	b.n	8003c58 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003c56:	2302      	movs	r3, #2
  }
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	fe00e800 	.word	0xfe00e800

08003c64 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b088      	sub	sp, #32
 8003c68:	af02      	add	r7, sp, #8
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	4608      	mov	r0, r1
 8003c6e:	4611      	mov	r1, r2
 8003c70:	461a      	mov	r2, r3
 8003c72:	4603      	mov	r3, r0
 8003c74:	817b      	strh	r3, [r7, #10]
 8003c76:	460b      	mov	r3, r1
 8003c78:	813b      	strh	r3, [r7, #8]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b20      	cmp	r3, #32
 8003c88:	f040 80fd 	bne.w	8003e86 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c8c:	6a3b      	ldr	r3, [r7, #32]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d002      	beq.n	8003c98 <HAL_I2C_Mem_Read+0x34>
 8003c92:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d105      	bne.n	8003ca4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c9e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e0f1      	b.n	8003e88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d101      	bne.n	8003cb2 <HAL_I2C_Mem_Read+0x4e>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e0ea      	b.n	8003e88 <HAL_I2C_Mem_Read+0x224>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003cba:	f7ff fa45 	bl	8003148 <HAL_GetTick>
 8003cbe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	2319      	movs	r3, #25
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ccc:	68f8      	ldr	r0, [r7, #12]
 8003cce:	f000 f9bd 	bl	800404c <I2C_WaitOnFlagUntilTimeout>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e0d5      	b.n	8003e88 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2222      	movs	r2, #34	; 0x22
 8003ce0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2240      	movs	r2, #64	; 0x40
 8003ce8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6a3a      	ldr	r2, [r7, #32]
 8003cf6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003cfc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d04:	88f8      	ldrh	r0, [r7, #6]
 8003d06:	893a      	ldrh	r2, [r7, #8]
 8003d08:	8979      	ldrh	r1, [r7, #10]
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	9301      	str	r3, [sp, #4]
 8003d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d10:	9300      	str	r3, [sp, #0]
 8003d12:	4603      	mov	r3, r0
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f000 f921 	bl	8003f5c <I2C_RequestMemoryRead>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d005      	beq.n	8003d2c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e0ad      	b.n	8003e88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	2bff      	cmp	r3, #255	; 0xff
 8003d34:	d90e      	bls.n	8003d54 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	22ff      	movs	r2, #255	; 0xff
 8003d3a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d40:	b2da      	uxtb	r2, r3
 8003d42:	8979      	ldrh	r1, [r7, #10]
 8003d44:	4b52      	ldr	r3, [pc, #328]	; (8003e90 <HAL_I2C_Mem_Read+0x22c>)
 8003d46:	9300      	str	r3, [sp, #0]
 8003d48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 faaf 	bl	80042b0 <I2C_TransferConfig>
 8003d52:	e00f      	b.n	8003d74 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d58:	b29a      	uxth	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	8979      	ldrh	r1, [r7, #10]
 8003d66:	4b4a      	ldr	r3, [pc, #296]	; (8003e90 <HAL_I2C_Mem_Read+0x22c>)
 8003d68:	9300      	str	r3, [sp, #0]
 8003d6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 fa9e 	bl	80042b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	2104      	movs	r1, #4
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f000 f964 	bl	800404c <I2C_WaitOnFlagUntilTimeout>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e07c      	b.n	8003e88 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d98:	b2d2      	uxtb	r2, r2
 8003d9a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da0:	1c5a      	adds	r2, r3, #1
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003daa:	3b01      	subs	r3, #1
 8003dac:	b29a      	uxth	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	3b01      	subs	r3, #1
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d034      	beq.n	8003e34 <HAL_I2C_Mem_Read+0x1d0>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d130      	bne.n	8003e34 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd8:	2200      	movs	r2, #0
 8003dda:	2180      	movs	r1, #128	; 0x80
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 f935 	bl	800404c <I2C_WaitOnFlagUntilTimeout>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d001      	beq.n	8003dec <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e04d      	b.n	8003e88 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	2bff      	cmp	r3, #255	; 0xff
 8003df4:	d90e      	bls.n	8003e14 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	22ff      	movs	r2, #255	; 0xff
 8003dfa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	8979      	ldrh	r1, [r7, #10]
 8003e04:	2300      	movs	r3, #0
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f000 fa4f 	bl	80042b0 <I2C_TransferConfig>
 8003e12:	e00f      	b.n	8003e34 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e22:	b2da      	uxtb	r2, r3
 8003e24:	8979      	ldrh	r1, [r7, #10]
 8003e26:	2300      	movs	r3, #0
 8003e28:	9300      	str	r3, [sp, #0]
 8003e2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 fa3e 	bl	80042b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d19a      	bne.n	8003d74 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f000 f982 	bl	800414c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d001      	beq.n	8003e52 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e01a      	b.n	8003e88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2220      	movs	r2, #32
 8003e58:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	6859      	ldr	r1, [r3, #4]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	4b0b      	ldr	r3, [pc, #44]	; (8003e94 <HAL_I2C_Mem_Read+0x230>)
 8003e66:	400b      	ands	r3, r1
 8003e68:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2220      	movs	r2, #32
 8003e6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e82:	2300      	movs	r3, #0
 8003e84:	e000      	b.n	8003e88 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003e86:	2302      	movs	r3, #2
  }
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3718      	adds	r7, #24
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	80002400 	.word	0x80002400
 8003e94:	fe00e800 	.word	0xfe00e800

08003e98 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ea6:	b2db      	uxtb	r3, r3
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af02      	add	r7, sp, #8
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	4608      	mov	r0, r1
 8003ebe:	4611      	mov	r1, r2
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	817b      	strh	r3, [r7, #10]
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	813b      	strh	r3, [r7, #8]
 8003eca:	4613      	mov	r3, r2
 8003ecc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003ece:	88fb      	ldrh	r3, [r7, #6]
 8003ed0:	b2da      	uxtb	r2, r3
 8003ed2:	8979      	ldrh	r1, [r7, #10]
 8003ed4:	4b20      	ldr	r3, [pc, #128]	; (8003f58 <I2C_RequestMemoryWrite+0xa4>)
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 f9e7 	bl	80042b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ee2:	69fa      	ldr	r2, [r7, #28]
 8003ee4:	69b9      	ldr	r1, [r7, #24]
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f000 f8f0 	bl	80040cc <I2C_WaitOnTXISFlagUntilTimeout>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d001      	beq.n	8003ef6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e02c      	b.n	8003f50 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ef6:	88fb      	ldrh	r3, [r7, #6]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d105      	bne.n	8003f08 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003efc:	893b      	ldrh	r3, [r7, #8]
 8003efe:	b2da      	uxtb	r2, r3
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	629a      	str	r2, [r3, #40]	; 0x28
 8003f06:	e015      	b.n	8003f34 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003f08:	893b      	ldrh	r3, [r7, #8]
 8003f0a:	0a1b      	lsrs	r3, r3, #8
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	b2da      	uxtb	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f16:	69fa      	ldr	r2, [r7, #28]
 8003f18:	69b9      	ldr	r1, [r7, #24]
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f000 f8d6 	bl	80040cc <I2C_WaitOnTXISFlagUntilTimeout>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e012      	b.n	8003f50 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003f2a:	893b      	ldrh	r3, [r7, #8]
 8003f2c:	b2da      	uxtb	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	9300      	str	r3, [sp, #0]
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	2180      	movs	r1, #128	; 0x80
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f000 f884 	bl	800404c <I2C_WaitOnFlagUntilTimeout>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d001      	beq.n	8003f4e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e000      	b.n	8003f50 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003f4e:	2300      	movs	r3, #0
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3710      	adds	r7, #16
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	80002000 	.word	0x80002000

08003f5c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af02      	add	r7, sp, #8
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	4608      	mov	r0, r1
 8003f66:	4611      	mov	r1, r2
 8003f68:	461a      	mov	r2, r3
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	817b      	strh	r3, [r7, #10]
 8003f6e:	460b      	mov	r3, r1
 8003f70:	813b      	strh	r3, [r7, #8]
 8003f72:	4613      	mov	r3, r2
 8003f74:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003f76:	88fb      	ldrh	r3, [r7, #6]
 8003f78:	b2da      	uxtb	r2, r3
 8003f7a:	8979      	ldrh	r1, [r7, #10]
 8003f7c:	4b20      	ldr	r3, [pc, #128]	; (8004000 <I2C_RequestMemoryRead+0xa4>)
 8003f7e:	9300      	str	r3, [sp, #0]
 8003f80:	2300      	movs	r3, #0
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 f994 	bl	80042b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f88:	69fa      	ldr	r2, [r7, #28]
 8003f8a:	69b9      	ldr	r1, [r7, #24]
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f000 f89d 	bl	80040cc <I2C_WaitOnTXISFlagUntilTimeout>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e02c      	b.n	8003ff6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f9c:	88fb      	ldrh	r3, [r7, #6]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d105      	bne.n	8003fae <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003fa2:	893b      	ldrh	r3, [r7, #8]
 8003fa4:	b2da      	uxtb	r2, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	629a      	str	r2, [r3, #40]	; 0x28
 8003fac:	e015      	b.n	8003fda <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003fae:	893b      	ldrh	r3, [r7, #8]
 8003fb0:	0a1b      	lsrs	r3, r3, #8
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	b2da      	uxtb	r2, r3
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fbc:	69fa      	ldr	r2, [r7, #28]
 8003fbe:	69b9      	ldr	r1, [r7, #24]
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f000 f883 	bl	80040cc <I2C_WaitOnTXISFlagUntilTimeout>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e012      	b.n	8003ff6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003fd0:	893b      	ldrh	r3, [r7, #8]
 8003fd2:	b2da      	uxtb	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	2140      	movs	r1, #64	; 0x40
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	f000 f831 	bl	800404c <I2C_WaitOnFlagUntilTimeout>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d001      	beq.n	8003ff4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e000      	b.n	8003ff6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3710      	adds	r7, #16
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	80002000 	.word	0x80002000

08004004 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	2b02      	cmp	r3, #2
 8004018:	d103      	bne.n	8004022 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2200      	movs	r2, #0
 8004020:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	699b      	ldr	r3, [r3, #24]
 8004028:	f003 0301 	and.w	r3, r3, #1
 800402c:	2b01      	cmp	r3, #1
 800402e:	d007      	beq.n	8004040 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	699a      	ldr	r2, [r3, #24]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f042 0201 	orr.w	r2, r2, #1
 800403e:	619a      	str	r2, [r3, #24]
  }
}
 8004040:	bf00      	nop
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	603b      	str	r3, [r7, #0]
 8004058:	4613      	mov	r3, r2
 800405a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800405c:	e022      	b.n	80040a4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004064:	d01e      	beq.n	80040a4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004066:	f7ff f86f 	bl	8003148 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	429a      	cmp	r2, r3
 8004074:	d302      	bcc.n	800407c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d113      	bne.n	80040a4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004080:	f043 0220 	orr.w	r2, r3, #32
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2220      	movs	r2, #32
 800408c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e00f      	b.n	80040c4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	699a      	ldr	r2, [r3, #24]
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	4013      	ands	r3, r2
 80040ae:	68ba      	ldr	r2, [r7, #8]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	bf0c      	ite	eq
 80040b4:	2301      	moveq	r3, #1
 80040b6:	2300      	movne	r3, #0
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	461a      	mov	r2, r3
 80040bc:	79fb      	ldrb	r3, [r7, #7]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d0cd      	beq.n	800405e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80040d8:	e02c      	b.n	8004134 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	68b9      	ldr	r1, [r7, #8]
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f000 f870 	bl	80041c4 <I2C_IsAcknowledgeFailed>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e02a      	b.n	8004144 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f4:	d01e      	beq.n	8004134 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040f6:	f7ff f827 	bl	8003148 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	68ba      	ldr	r2, [r7, #8]
 8004102:	429a      	cmp	r2, r3
 8004104:	d302      	bcc.n	800410c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d113      	bne.n	8004134 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004110:	f043 0220 	orr.w	r2, r3, #32
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2220      	movs	r2, #32
 800411c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e007      	b.n	8004144 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b02      	cmp	r3, #2
 8004140:	d1cb      	bne.n	80040da <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3710      	adds	r7, #16
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004158:	e028      	b.n	80041ac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	68b9      	ldr	r1, [r7, #8]
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 f830 	bl	80041c4 <I2C_IsAcknowledgeFailed>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e026      	b.n	80041bc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800416e:	f7fe ffeb 	bl	8003148 <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	68ba      	ldr	r2, [r7, #8]
 800417a:	429a      	cmp	r2, r3
 800417c:	d302      	bcc.n	8004184 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d113      	bne.n	80041ac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004188:	f043 0220 	orr.w	r2, r3, #32
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e007      	b.n	80041bc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	f003 0320 	and.w	r3, r3, #32
 80041b6:	2b20      	cmp	r3, #32
 80041b8:	d1cf      	bne.n	800415a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80041ba:	2300      	movs	r3, #0
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	f003 0310 	and.w	r3, r3, #16
 80041da:	2b10      	cmp	r3, #16
 80041dc:	d161      	bne.n	80042a2 <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80041ec:	d02b      	beq.n	8004246 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	685a      	ldr	r2, [r3, #4]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041fc:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041fe:	e022      	b.n	8004246 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004206:	d01e      	beq.n	8004246 <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004208:	f7fe ff9e 	bl	8003148 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	68ba      	ldr	r2, [r7, #8]
 8004214:	429a      	cmp	r2, r3
 8004216:	d302      	bcc.n	800421e <I2C_IsAcknowledgeFailed+0x5a>
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d113      	bne.n	8004246 <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004222:	f043 0220 	orr.w	r2, r3, #32
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2220      	movs	r2, #32
 800422e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e02e      	b.n	80042a4 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	f003 0320 	and.w	r3, r3, #32
 8004250:	2b20      	cmp	r3, #32
 8004252:	d1d5      	bne.n	8004200 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2210      	movs	r2, #16
 800425a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2220      	movs	r2, #32
 8004262:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f7ff fecd 	bl	8004004 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	6859      	ldr	r1, [r3, #4]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	4b0d      	ldr	r3, [pc, #52]	; (80042ac <I2C_IsAcknowledgeFailed+0xe8>)
 8004276:	400b      	ands	r3, r1
 8004278:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427e:	f043 0204 	orr.w	r2, r3, #4
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2220      	movs	r2, #32
 800428a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e000      	b.n	80042a4 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	fe00e800 	.word	0xfe00e800

080042b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b085      	sub	sp, #20
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	607b      	str	r3, [r7, #4]
 80042ba:	460b      	mov	r3, r1
 80042bc:	817b      	strh	r3, [r7, #10]
 80042be:	4613      	mov	r3, r2
 80042c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	685a      	ldr	r2, [r3, #4]
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	0d5b      	lsrs	r3, r3, #21
 80042cc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80042d0:	4b0d      	ldr	r3, [pc, #52]	; (8004308 <I2C_TransferConfig+0x58>)
 80042d2:	430b      	orrs	r3, r1
 80042d4:	43db      	mvns	r3, r3
 80042d6:	ea02 0103 	and.w	r1, r2, r3
 80042da:	897b      	ldrh	r3, [r7, #10]
 80042dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80042e0:	7a7b      	ldrb	r3, [r7, #9]
 80042e2:	041b      	lsls	r3, r3, #16
 80042e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80042e8:	431a      	orrs	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	431a      	orrs	r2, r3
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	431a      	orrs	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80042fa:	bf00      	nop
 80042fc:	3714      	adds	r7, #20
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	03ff63ff 	.word	0x03ff63ff

0800430c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b20      	cmp	r3, #32
 8004320:	d138      	bne.n	8004394 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004328:	2b01      	cmp	r3, #1
 800432a:	d101      	bne.n	8004330 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800432c:	2302      	movs	r3, #2
 800432e:	e032      	b.n	8004396 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2224      	movs	r2, #36	; 0x24
 800433c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f022 0201 	bic.w	r2, r2, #1
 800434e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800435e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	6819      	ldr	r1, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	430a      	orrs	r2, r1
 800436e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0201 	orr.w	r2, r2, #1
 800437e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2220      	movs	r2, #32
 8004384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004390:	2300      	movs	r3, #0
 8004392:	e000      	b.n	8004396 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004394:	2302      	movs	r3, #2
  }
}
 8004396:	4618      	mov	r0, r3
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80043a2:	b480      	push	{r7}
 80043a4:	b085      	sub	sp, #20
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
 80043aa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b20      	cmp	r3, #32
 80043b6:	d139      	bne.n	800442c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d101      	bne.n	80043c6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80043c2:	2302      	movs	r3, #2
 80043c4:	e033      	b.n	800442e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2224      	movs	r2, #36	; 0x24
 80043d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f022 0201 	bic.w	r2, r2, #1
 80043e4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80043f4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	021b      	lsls	r3, r3, #8
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f042 0201 	orr.w	r2, r2, #1
 8004416:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2220      	movs	r2, #32
 800441c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004428:	2300      	movs	r3, #0
 800442a:	e000      	b.n	800442e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800442c:	2302      	movs	r3, #2
  }
}
 800442e:	4618      	mov	r0, r3
 8004430:	3714      	adds	r7, #20
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
	...

0800443c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004442:	af00      	add	r7, sp, #0
 8004444:	1d3b      	adds	r3, r7, #4
 8004446:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004448:	1d3b      	adds	r3, r7, #4
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d102      	bne.n	8004456 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	f000 bef4 	b.w	800523e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004456:	1d3b      	adds	r3, r7, #4
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 816a 	beq.w	800473a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004466:	4bb3      	ldr	r3, [pc, #716]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f003 030c 	and.w	r3, r3, #12
 800446e:	2b04      	cmp	r3, #4
 8004470:	d00c      	beq.n	800448c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004472:	4bb0      	ldr	r3, [pc, #704]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f003 030c 	and.w	r3, r3, #12
 800447a:	2b08      	cmp	r3, #8
 800447c:	d159      	bne.n	8004532 <HAL_RCC_OscConfig+0xf6>
 800447e:	4bad      	ldr	r3, [pc, #692]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004486:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800448a:	d152      	bne.n	8004532 <HAL_RCC_OscConfig+0xf6>
 800448c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004490:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004494:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004498:	fa93 f3a3 	rbit	r3, r3
 800449c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80044a0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044a4:	fab3 f383 	clz	r3, r3
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	095b      	lsrs	r3, r3, #5
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	f043 0301 	orr.w	r3, r3, #1
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d102      	bne.n	80044be <HAL_RCC_OscConfig+0x82>
 80044b8:	4b9e      	ldr	r3, [pc, #632]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	e015      	b.n	80044ea <HAL_RCC_OscConfig+0xae>
 80044be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044c2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80044ca:	fa93 f3a3 	rbit	r3, r3
 80044ce:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80044d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044d6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80044da:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80044de:	fa93 f3a3 	rbit	r3, r3
 80044e2:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80044e6:	4b93      	ldr	r3, [pc, #588]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 80044e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80044ee:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80044f2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80044f6:	fa92 f2a2 	rbit	r2, r2
 80044fa:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80044fe:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004502:	fab2 f282 	clz	r2, r2
 8004506:	b2d2      	uxtb	r2, r2
 8004508:	f042 0220 	orr.w	r2, r2, #32
 800450c:	b2d2      	uxtb	r2, r2
 800450e:	f002 021f 	and.w	r2, r2, #31
 8004512:	2101      	movs	r1, #1
 8004514:	fa01 f202 	lsl.w	r2, r1, r2
 8004518:	4013      	ands	r3, r2
 800451a:	2b00      	cmp	r3, #0
 800451c:	f000 810c 	beq.w	8004738 <HAL_RCC_OscConfig+0x2fc>
 8004520:	1d3b      	adds	r3, r7, #4
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	f040 8106 	bne.w	8004738 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	f000 be86 	b.w	800523e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004532:	1d3b      	adds	r3, r7, #4
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800453c:	d106      	bne.n	800454c <HAL_RCC_OscConfig+0x110>
 800453e:	4b7d      	ldr	r3, [pc, #500]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a7c      	ldr	r2, [pc, #496]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 8004544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004548:	6013      	str	r3, [r2, #0]
 800454a:	e030      	b.n	80045ae <HAL_RCC_OscConfig+0x172>
 800454c:	1d3b      	adds	r3, r7, #4
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10c      	bne.n	8004570 <HAL_RCC_OscConfig+0x134>
 8004556:	4b77      	ldr	r3, [pc, #476]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a76      	ldr	r2, [pc, #472]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 800455c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004560:	6013      	str	r3, [r2, #0]
 8004562:	4b74      	ldr	r3, [pc, #464]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a73      	ldr	r2, [pc, #460]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 8004568:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800456c:	6013      	str	r3, [r2, #0]
 800456e:	e01e      	b.n	80045ae <HAL_RCC_OscConfig+0x172>
 8004570:	1d3b      	adds	r3, r7, #4
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800457a:	d10c      	bne.n	8004596 <HAL_RCC_OscConfig+0x15a>
 800457c:	4b6d      	ldr	r3, [pc, #436]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a6c      	ldr	r2, [pc, #432]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 8004582:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004586:	6013      	str	r3, [r2, #0]
 8004588:	4b6a      	ldr	r3, [pc, #424]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a69      	ldr	r2, [pc, #420]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 800458e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004592:	6013      	str	r3, [r2, #0]
 8004594:	e00b      	b.n	80045ae <HAL_RCC_OscConfig+0x172>
 8004596:	4b67      	ldr	r3, [pc, #412]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a66      	ldr	r2, [pc, #408]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 800459c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045a0:	6013      	str	r3, [r2, #0]
 80045a2:	4b64      	ldr	r3, [pc, #400]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a63      	ldr	r2, [pc, #396]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 80045a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045ac:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80045ae:	4b61      	ldr	r3, [pc, #388]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 80045b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b2:	f023 020f 	bic.w	r2, r3, #15
 80045b6:	1d3b      	adds	r3, r7, #4
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	495d      	ldr	r1, [pc, #372]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045c2:	1d3b      	adds	r3, r7, #4
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d059      	beq.n	8004680 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045cc:	f7fe fdbc 	bl	8003148 <HAL_GetTick>
 80045d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045d4:	e00a      	b.n	80045ec <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045d6:	f7fe fdb7 	bl	8003148 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b64      	cmp	r3, #100	; 0x64
 80045e4:	d902      	bls.n	80045ec <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	f000 be29 	b.w	800523e <HAL_RCC_OscConfig+0xe02>
 80045ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045f0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80045f8:	fa93 f3a3 	rbit	r3, r3
 80045fc:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004600:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004604:	fab3 f383 	clz	r3, r3
 8004608:	b2db      	uxtb	r3, r3
 800460a:	095b      	lsrs	r3, r3, #5
 800460c:	b2db      	uxtb	r3, r3
 800460e:	f043 0301 	orr.w	r3, r3, #1
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b01      	cmp	r3, #1
 8004616:	d102      	bne.n	800461e <HAL_RCC_OscConfig+0x1e2>
 8004618:	4b46      	ldr	r3, [pc, #280]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	e015      	b.n	800464a <HAL_RCC_OscConfig+0x20e>
 800461e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004622:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004626:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800462a:	fa93 f3a3 	rbit	r3, r3
 800462e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004632:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004636:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800463a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800463e:	fa93 f3a3 	rbit	r3, r3
 8004642:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004646:	4b3b      	ldr	r3, [pc, #236]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 8004648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800464e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004652:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004656:	fa92 f2a2 	rbit	r2, r2
 800465a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800465e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004662:	fab2 f282 	clz	r2, r2
 8004666:	b2d2      	uxtb	r2, r2
 8004668:	f042 0220 	orr.w	r2, r2, #32
 800466c:	b2d2      	uxtb	r2, r2
 800466e:	f002 021f 	and.w	r2, r2, #31
 8004672:	2101      	movs	r1, #1
 8004674:	fa01 f202 	lsl.w	r2, r1, r2
 8004678:	4013      	ands	r3, r2
 800467a:	2b00      	cmp	r3, #0
 800467c:	d0ab      	beq.n	80045d6 <HAL_RCC_OscConfig+0x19a>
 800467e:	e05c      	b.n	800473a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004680:	f7fe fd62 	bl	8003148 <HAL_GetTick>
 8004684:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004688:	e00a      	b.n	80046a0 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800468a:	f7fe fd5d 	bl	8003148 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b64      	cmp	r3, #100	; 0x64
 8004698:	d902      	bls.n	80046a0 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	f000 bdcf 	b.w	800523e <HAL_RCC_OscConfig+0xe02>
 80046a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046a4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80046ac:	fa93 f3a3 	rbit	r3, r3
 80046b0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80046b4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046b8:	fab3 f383 	clz	r3, r3
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	095b      	lsrs	r3, r3, #5
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	f043 0301 	orr.w	r3, r3, #1
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d102      	bne.n	80046d2 <HAL_RCC_OscConfig+0x296>
 80046cc:	4b19      	ldr	r3, [pc, #100]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	e015      	b.n	80046fe <HAL_RCC_OscConfig+0x2c2>
 80046d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046d6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046da:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80046de:	fa93 f3a3 	rbit	r3, r3
 80046e2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80046e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046ea:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80046ee:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80046f2:	fa93 f3a3 	rbit	r3, r3
 80046f6:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80046fa:	4b0e      	ldr	r3, [pc, #56]	; (8004734 <HAL_RCC_OscConfig+0x2f8>)
 80046fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004702:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004706:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800470a:	fa92 f2a2 	rbit	r2, r2
 800470e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004712:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004716:	fab2 f282 	clz	r2, r2
 800471a:	b2d2      	uxtb	r2, r2
 800471c:	f042 0220 	orr.w	r2, r2, #32
 8004720:	b2d2      	uxtb	r2, r2
 8004722:	f002 021f 	and.w	r2, r2, #31
 8004726:	2101      	movs	r1, #1
 8004728:	fa01 f202 	lsl.w	r2, r1, r2
 800472c:	4013      	ands	r3, r2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1ab      	bne.n	800468a <HAL_RCC_OscConfig+0x24e>
 8004732:	e002      	b.n	800473a <HAL_RCC_OscConfig+0x2fe>
 8004734:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004738:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800473a:	1d3b      	adds	r3, r7, #4
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 816f 	beq.w	8004a28 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800474a:	4bd0      	ldr	r3, [pc, #832]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f003 030c 	and.w	r3, r3, #12
 8004752:	2b00      	cmp	r3, #0
 8004754:	d00b      	beq.n	800476e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004756:	4bcd      	ldr	r3, [pc, #820]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f003 030c 	and.w	r3, r3, #12
 800475e:	2b08      	cmp	r3, #8
 8004760:	d16c      	bne.n	800483c <HAL_RCC_OscConfig+0x400>
 8004762:	4bca      	ldr	r3, [pc, #808]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d166      	bne.n	800483c <HAL_RCC_OscConfig+0x400>
 800476e:	2302      	movs	r3, #2
 8004770:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004774:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004778:	fa93 f3a3 	rbit	r3, r3
 800477c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004780:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004784:	fab3 f383 	clz	r3, r3
 8004788:	b2db      	uxtb	r3, r3
 800478a:	095b      	lsrs	r3, r3, #5
 800478c:	b2db      	uxtb	r3, r3
 800478e:	f043 0301 	orr.w	r3, r3, #1
 8004792:	b2db      	uxtb	r3, r3
 8004794:	2b01      	cmp	r3, #1
 8004796:	d102      	bne.n	800479e <HAL_RCC_OscConfig+0x362>
 8004798:	4bbc      	ldr	r3, [pc, #752]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	e013      	b.n	80047c6 <HAL_RCC_OscConfig+0x38a>
 800479e:	2302      	movs	r3, #2
 80047a0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a4:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80047a8:	fa93 f3a3 	rbit	r3, r3
 80047ac:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80047b0:	2302      	movs	r3, #2
 80047b2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80047b6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80047ba:	fa93 f3a3 	rbit	r3, r3
 80047be:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80047c2:	4bb2      	ldr	r3, [pc, #712]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	2202      	movs	r2, #2
 80047c8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80047cc:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80047d0:	fa92 f2a2 	rbit	r2, r2
 80047d4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80047d8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80047dc:	fab2 f282 	clz	r2, r2
 80047e0:	b2d2      	uxtb	r2, r2
 80047e2:	f042 0220 	orr.w	r2, r2, #32
 80047e6:	b2d2      	uxtb	r2, r2
 80047e8:	f002 021f 	and.w	r2, r2, #31
 80047ec:	2101      	movs	r1, #1
 80047ee:	fa01 f202 	lsl.w	r2, r1, r2
 80047f2:	4013      	ands	r3, r2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d007      	beq.n	8004808 <HAL_RCC_OscConfig+0x3cc>
 80047f8:	1d3b      	adds	r3, r7, #4
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d002      	beq.n	8004808 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	f000 bd1b 	b.w	800523e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004808:	4ba0      	ldr	r3, [pc, #640]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004810:	1d3b      	adds	r3, r7, #4
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	21f8      	movs	r1, #248	; 0xf8
 8004818:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800481c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004820:	fa91 f1a1 	rbit	r1, r1
 8004824:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004828:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800482c:	fab1 f181 	clz	r1, r1
 8004830:	b2c9      	uxtb	r1, r1
 8004832:	408b      	lsls	r3, r1
 8004834:	4995      	ldr	r1, [pc, #596]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 8004836:	4313      	orrs	r3, r2
 8004838:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800483a:	e0f5      	b.n	8004a28 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800483c:	1d3b      	adds	r3, r7, #4
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	2b00      	cmp	r3, #0
 8004844:	f000 8085 	beq.w	8004952 <HAL_RCC_OscConfig+0x516>
 8004848:	2301      	movs	r3, #1
 800484a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800484e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004852:	fa93 f3a3 	rbit	r3, r3
 8004856:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800485a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800485e:	fab3 f383 	clz	r3, r3
 8004862:	b2db      	uxtb	r3, r3
 8004864:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004868:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	461a      	mov	r2, r3
 8004870:	2301      	movs	r3, #1
 8004872:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004874:	f7fe fc68 	bl	8003148 <HAL_GetTick>
 8004878:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800487c:	e00a      	b.n	8004894 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800487e:	f7fe fc63 	bl	8003148 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b02      	cmp	r3, #2
 800488c:	d902      	bls.n	8004894 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	f000 bcd5 	b.w	800523e <HAL_RCC_OscConfig+0xe02>
 8004894:	2302      	movs	r3, #2
 8004896:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800489e:	fa93 f3a3 	rbit	r3, r3
 80048a2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80048a6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048aa:	fab3 f383 	clz	r3, r3
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	095b      	lsrs	r3, r3, #5
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	f043 0301 	orr.w	r3, r3, #1
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d102      	bne.n	80048c4 <HAL_RCC_OscConfig+0x488>
 80048be:	4b73      	ldr	r3, [pc, #460]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	e013      	b.n	80048ec <HAL_RCC_OscConfig+0x4b0>
 80048c4:	2302      	movs	r3, #2
 80048c6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ca:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80048ce:	fa93 f3a3 	rbit	r3, r3
 80048d2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80048d6:	2302      	movs	r3, #2
 80048d8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80048dc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80048e0:	fa93 f3a3 	rbit	r3, r3
 80048e4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80048e8:	4b68      	ldr	r3, [pc, #416]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	2202      	movs	r2, #2
 80048ee:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80048f2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80048f6:	fa92 f2a2 	rbit	r2, r2
 80048fa:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80048fe:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004902:	fab2 f282 	clz	r2, r2
 8004906:	b2d2      	uxtb	r2, r2
 8004908:	f042 0220 	orr.w	r2, r2, #32
 800490c:	b2d2      	uxtb	r2, r2
 800490e:	f002 021f 	and.w	r2, r2, #31
 8004912:	2101      	movs	r1, #1
 8004914:	fa01 f202 	lsl.w	r2, r1, r2
 8004918:	4013      	ands	r3, r2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d0af      	beq.n	800487e <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800491e:	4b5b      	ldr	r3, [pc, #364]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004926:	1d3b      	adds	r3, r7, #4
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	695b      	ldr	r3, [r3, #20]
 800492c:	21f8      	movs	r1, #248	; 0xf8
 800492e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004932:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004936:	fa91 f1a1 	rbit	r1, r1
 800493a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800493e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004942:	fab1 f181 	clz	r1, r1
 8004946:	b2c9      	uxtb	r1, r1
 8004948:	408b      	lsls	r3, r1
 800494a:	4950      	ldr	r1, [pc, #320]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 800494c:	4313      	orrs	r3, r2
 800494e:	600b      	str	r3, [r1, #0]
 8004950:	e06a      	b.n	8004a28 <HAL_RCC_OscConfig+0x5ec>
 8004952:	2301      	movs	r3, #1
 8004954:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004958:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800495c:	fa93 f3a3 	rbit	r3, r3
 8004960:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004964:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004968:	fab3 f383 	clz	r3, r3
 800496c:	b2db      	uxtb	r3, r3
 800496e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004972:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	461a      	mov	r2, r3
 800497a:	2300      	movs	r3, #0
 800497c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800497e:	f7fe fbe3 	bl	8003148 <HAL_GetTick>
 8004982:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004986:	e00a      	b.n	800499e <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004988:	f7fe fbde 	bl	8003148 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	2b02      	cmp	r3, #2
 8004996:	d902      	bls.n	800499e <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	f000 bc50 	b.w	800523e <HAL_RCC_OscConfig+0xe02>
 800499e:	2302      	movs	r3, #2
 80049a0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80049a8:	fa93 f3a3 	rbit	r3, r3
 80049ac:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80049b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049b4:	fab3 f383 	clz	r3, r3
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	095b      	lsrs	r3, r3, #5
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	f043 0301 	orr.w	r3, r3, #1
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d102      	bne.n	80049ce <HAL_RCC_OscConfig+0x592>
 80049c8:	4b30      	ldr	r3, [pc, #192]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	e013      	b.n	80049f6 <HAL_RCC_OscConfig+0x5ba>
 80049ce:	2302      	movs	r3, #2
 80049d0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80049d8:	fa93 f3a3 	rbit	r3, r3
 80049dc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80049e0:	2302      	movs	r3, #2
 80049e2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80049e6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80049ea:	fa93 f3a3 	rbit	r3, r3
 80049ee:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80049f2:	4b26      	ldr	r3, [pc, #152]	; (8004a8c <HAL_RCC_OscConfig+0x650>)
 80049f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f6:	2202      	movs	r2, #2
 80049f8:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80049fc:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004a00:	fa92 f2a2 	rbit	r2, r2
 8004a04:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004a08:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004a0c:	fab2 f282 	clz	r2, r2
 8004a10:	b2d2      	uxtb	r2, r2
 8004a12:	f042 0220 	orr.w	r2, r2, #32
 8004a16:	b2d2      	uxtb	r2, r2
 8004a18:	f002 021f 	and.w	r2, r2, #31
 8004a1c:	2101      	movs	r1, #1
 8004a1e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a22:	4013      	ands	r3, r2
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1af      	bne.n	8004988 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a28:	1d3b      	adds	r3, r7, #4
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0308 	and.w	r3, r3, #8
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	f000 80da 	beq.w	8004bec <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a38:	1d3b      	adds	r3, r7, #4
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d069      	beq.n	8004b16 <HAL_RCC_OscConfig+0x6da>
 8004a42:	2301      	movs	r3, #1
 8004a44:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a48:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004a4c:	fa93 f3a3 	rbit	r3, r3
 8004a50:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004a54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a58:	fab3 f383 	clz	r3, r3
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	461a      	mov	r2, r3
 8004a60:	4b0b      	ldr	r3, [pc, #44]	; (8004a90 <HAL_RCC_OscConfig+0x654>)
 8004a62:	4413      	add	r3, r2
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	461a      	mov	r2, r3
 8004a68:	2301      	movs	r3, #1
 8004a6a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a6c:	f7fe fb6c 	bl	8003148 <HAL_GetTick>
 8004a70:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a74:	e00e      	b.n	8004a94 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a76:	f7fe fb67 	bl	8003148 <HAL_GetTick>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d906      	bls.n	8004a94 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e3d9      	b.n	800523e <HAL_RCC_OscConfig+0xe02>
 8004a8a:	bf00      	nop
 8004a8c:	40021000 	.word	0x40021000
 8004a90:	10908120 	.word	0x10908120
 8004a94:	2302      	movs	r3, #2
 8004a96:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a9a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004a9e:	fa93 f3a3 	rbit	r3, r3
 8004aa2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004aa6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004aaa:	2202      	movs	r2, #2
 8004aac:	601a      	str	r2, [r3, #0]
 8004aae:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	fa93 f2a3 	rbit	r2, r3
 8004ab8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004abc:	601a      	str	r2, [r3, #0]
 8004abe:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	601a      	str	r2, [r3, #0]
 8004ac6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	fa93 f2a3 	rbit	r2, r3
 8004ad0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004ad4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ad6:	4ba5      	ldr	r3, [pc, #660]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004ad8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ada:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004ade:	2102      	movs	r1, #2
 8004ae0:	6019      	str	r1, [r3, #0]
 8004ae2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	fa93 f1a3 	rbit	r1, r3
 8004aec:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004af0:	6019      	str	r1, [r3, #0]
  return result;
 8004af2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	fab3 f383 	clz	r3, r3
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	f003 031f 	and.w	r3, r3, #31
 8004b08:	2101      	movs	r1, #1
 8004b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b0e:	4013      	ands	r3, r2
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d0b0      	beq.n	8004a76 <HAL_RCC_OscConfig+0x63a>
 8004b14:	e06a      	b.n	8004bec <HAL_RCC_OscConfig+0x7b0>
 8004b16:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b1e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	fa93 f2a3 	rbit	r2, r3
 8004b28:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004b2c:	601a      	str	r2, [r3, #0]
  return result;
 8004b2e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004b32:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b34:	fab3 f383 	clz	r3, r3
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	4b8c      	ldr	r3, [pc, #560]	; (8004d70 <HAL_RCC_OscConfig+0x934>)
 8004b3e:	4413      	add	r3, r2
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	461a      	mov	r2, r3
 8004b44:	2300      	movs	r3, #0
 8004b46:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b48:	f7fe fafe 	bl	8003148 <HAL_GetTick>
 8004b4c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b50:	e009      	b.n	8004b66 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b52:	f7fe faf9 	bl	8003148 <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d901      	bls.n	8004b66 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e36b      	b.n	800523e <HAL_RCC_OscConfig+0xe02>
 8004b66:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004b6a:	2202      	movs	r2, #2
 8004b6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b6e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	fa93 f2a3 	rbit	r2, r3
 8004b78:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004b82:	2202      	movs	r2, #2
 8004b84:	601a      	str	r2, [r3, #0]
 8004b86:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	fa93 f2a3 	rbit	r2, r3
 8004b90:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004b94:	601a      	str	r2, [r3, #0]
 8004b96:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	601a      	str	r2, [r3, #0]
 8004b9e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	fa93 f2a3 	rbit	r2, r3
 8004ba8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004bac:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bae:	4b6f      	ldr	r3, [pc, #444]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004bb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004bb2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004bb6:	2102      	movs	r1, #2
 8004bb8:	6019      	str	r1, [r3, #0]
 8004bba:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	fa93 f1a3 	rbit	r1, r3
 8004bc4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004bc8:	6019      	str	r1, [r3, #0]
  return result;
 8004bca:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	fab3 f383 	clz	r3, r3
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	f003 031f 	and.w	r3, r3, #31
 8004be0:	2101      	movs	r1, #1
 8004be2:	fa01 f303 	lsl.w	r3, r1, r3
 8004be6:	4013      	ands	r3, r2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1b2      	bne.n	8004b52 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bec:	1d3b      	adds	r3, r7, #4
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0304 	and.w	r3, r3, #4
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	f000 8158 	beq.w	8004eac <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c02:	4b5a      	ldr	r3, [pc, #360]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d112      	bne.n	8004c34 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c0e:	4b57      	ldr	r3, [pc, #348]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004c10:	69db      	ldr	r3, [r3, #28]
 8004c12:	4a56      	ldr	r2, [pc, #344]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004c14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c18:	61d3      	str	r3, [r2, #28]
 8004c1a:	4b54      	ldr	r3, [pc, #336]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004c1c:	69db      	ldr	r3, [r3, #28]
 8004c1e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004c22:	f107 0308 	add.w	r3, r7, #8
 8004c26:	601a      	str	r2, [r3, #0]
 8004c28:	f107 0308 	add.w	r3, r7, #8
 8004c2c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c34:	4b4f      	ldr	r3, [pc, #316]	; (8004d74 <HAL_RCC_OscConfig+0x938>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d11a      	bne.n	8004c76 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c40:	4b4c      	ldr	r3, [pc, #304]	; (8004d74 <HAL_RCC_OscConfig+0x938>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a4b      	ldr	r2, [pc, #300]	; (8004d74 <HAL_RCC_OscConfig+0x938>)
 8004c46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c4a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c4c:	f7fe fa7c 	bl	8003148 <HAL_GetTick>
 8004c50:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c54:	e009      	b.n	8004c6a <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c56:	f7fe fa77 	bl	8003148 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	2b64      	cmp	r3, #100	; 0x64
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e2e9      	b.n	800523e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c6a:	4b42      	ldr	r3, [pc, #264]	; (8004d74 <HAL_RCC_OscConfig+0x938>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d0ef      	beq.n	8004c56 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c76:	1d3b      	adds	r3, r7, #4
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d106      	bne.n	8004c8e <HAL_RCC_OscConfig+0x852>
 8004c80:	4b3a      	ldr	r3, [pc, #232]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004c82:	6a1b      	ldr	r3, [r3, #32]
 8004c84:	4a39      	ldr	r2, [pc, #228]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004c86:	f043 0301 	orr.w	r3, r3, #1
 8004c8a:	6213      	str	r3, [r2, #32]
 8004c8c:	e02f      	b.n	8004cee <HAL_RCC_OscConfig+0x8b2>
 8004c8e:	1d3b      	adds	r3, r7, #4
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10c      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x876>
 8004c98:	4b34      	ldr	r3, [pc, #208]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004c9a:	6a1b      	ldr	r3, [r3, #32]
 8004c9c:	4a33      	ldr	r2, [pc, #204]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004c9e:	f023 0301 	bic.w	r3, r3, #1
 8004ca2:	6213      	str	r3, [r2, #32]
 8004ca4:	4b31      	ldr	r3, [pc, #196]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004ca6:	6a1b      	ldr	r3, [r3, #32]
 8004ca8:	4a30      	ldr	r2, [pc, #192]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004caa:	f023 0304 	bic.w	r3, r3, #4
 8004cae:	6213      	str	r3, [r2, #32]
 8004cb0:	e01d      	b.n	8004cee <HAL_RCC_OscConfig+0x8b2>
 8004cb2:	1d3b      	adds	r3, r7, #4
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	2b05      	cmp	r3, #5
 8004cba:	d10c      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x89a>
 8004cbc:	4b2b      	ldr	r3, [pc, #172]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	4a2a      	ldr	r2, [pc, #168]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004cc2:	f043 0304 	orr.w	r3, r3, #4
 8004cc6:	6213      	str	r3, [r2, #32]
 8004cc8:	4b28      	ldr	r3, [pc, #160]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	4a27      	ldr	r2, [pc, #156]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004cce:	f043 0301 	orr.w	r3, r3, #1
 8004cd2:	6213      	str	r3, [r2, #32]
 8004cd4:	e00b      	b.n	8004cee <HAL_RCC_OscConfig+0x8b2>
 8004cd6:	4b25      	ldr	r3, [pc, #148]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	4a24      	ldr	r2, [pc, #144]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004cdc:	f023 0301 	bic.w	r3, r3, #1
 8004ce0:	6213      	str	r3, [r2, #32]
 8004ce2:	4b22      	ldr	r3, [pc, #136]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	4a21      	ldr	r2, [pc, #132]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004ce8:	f023 0304 	bic.w	r3, r3, #4
 8004cec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004cee:	1d3b      	adds	r3, r7, #4
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d06b      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cf8:	f7fe fa26 	bl	8003148 <HAL_GetTick>
 8004cfc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d00:	e00b      	b.n	8004d1a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d02:	f7fe fa21 	bl	8003148 <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e291      	b.n	800523e <HAL_RCC_OscConfig+0xe02>
 8004d1a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004d1e:	2202      	movs	r2, #2
 8004d20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d22:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	fa93 f2a3 	rbit	r2, r3
 8004d2c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004d30:	601a      	str	r2, [r3, #0]
 8004d32:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004d36:	2202      	movs	r2, #2
 8004d38:	601a      	str	r2, [r3, #0]
 8004d3a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	fa93 f2a3 	rbit	r2, r3
 8004d44:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004d48:	601a      	str	r2, [r3, #0]
  return result;
 8004d4a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004d4e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d50:	fab3 f383 	clz	r3, r3
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	095b      	lsrs	r3, r3, #5
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	f043 0302 	orr.w	r3, r3, #2
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d109      	bne.n	8004d78 <HAL_RCC_OscConfig+0x93c>
 8004d64:	4b01      	ldr	r3, [pc, #4]	; (8004d6c <HAL_RCC_OscConfig+0x930>)
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	e014      	b.n	8004d94 <HAL_RCC_OscConfig+0x958>
 8004d6a:	bf00      	nop
 8004d6c:	40021000 	.word	0x40021000
 8004d70:	10908120 	.word	0x10908120
 8004d74:	40007000 	.word	0x40007000
 8004d78:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004d7c:	2202      	movs	r2, #2
 8004d7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d80:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	fa93 f2a3 	rbit	r2, r3
 8004d8a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004d8e:	601a      	str	r2, [r3, #0]
 8004d90:	4bbb      	ldr	r3, [pc, #748]	; (8005080 <HAL_RCC_OscConfig+0xc44>)
 8004d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d94:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004d98:	2102      	movs	r1, #2
 8004d9a:	6011      	str	r1, [r2, #0]
 8004d9c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004da0:	6812      	ldr	r2, [r2, #0]
 8004da2:	fa92 f1a2 	rbit	r1, r2
 8004da6:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004daa:	6011      	str	r1, [r2, #0]
  return result;
 8004dac:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004db0:	6812      	ldr	r2, [r2, #0]
 8004db2:	fab2 f282 	clz	r2, r2
 8004db6:	b2d2      	uxtb	r2, r2
 8004db8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004dbc:	b2d2      	uxtb	r2, r2
 8004dbe:	f002 021f 	and.w	r2, r2, #31
 8004dc2:	2101      	movs	r1, #1
 8004dc4:	fa01 f202 	lsl.w	r2, r1, r2
 8004dc8:	4013      	ands	r3, r2
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d099      	beq.n	8004d02 <HAL_RCC_OscConfig+0x8c6>
 8004dce:	e063      	b.n	8004e98 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dd0:	f7fe f9ba 	bl	8003148 <HAL_GetTick>
 8004dd4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dd8:	e00b      	b.n	8004df2 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dda:	f7fe f9b5 	bl	8003148 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e225      	b.n	800523e <HAL_RCC_OscConfig+0xe02>
 8004df2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004df6:	2202      	movs	r2, #2
 8004df8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dfa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	fa93 f2a3 	rbit	r2, r3
 8004e04:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004e08:	601a      	str	r2, [r3, #0]
 8004e0a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004e0e:	2202      	movs	r2, #2
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	fa93 f2a3 	rbit	r2, r3
 8004e1c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004e20:	601a      	str	r2, [r3, #0]
  return result;
 8004e22:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004e26:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e28:	fab3 f383 	clz	r3, r3
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	095b      	lsrs	r3, r3, #5
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	f043 0302 	orr.w	r3, r3, #2
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d102      	bne.n	8004e42 <HAL_RCC_OscConfig+0xa06>
 8004e3c:	4b90      	ldr	r3, [pc, #576]	; (8005080 <HAL_RCC_OscConfig+0xc44>)
 8004e3e:	6a1b      	ldr	r3, [r3, #32]
 8004e40:	e00d      	b.n	8004e5e <HAL_RCC_OscConfig+0xa22>
 8004e42:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004e46:	2202      	movs	r2, #2
 8004e48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e4a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	fa93 f2a3 	rbit	r2, r3
 8004e54:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004e58:	601a      	str	r2, [r3, #0]
 8004e5a:	4b89      	ldr	r3, [pc, #548]	; (8005080 <HAL_RCC_OscConfig+0xc44>)
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004e62:	2102      	movs	r1, #2
 8004e64:	6011      	str	r1, [r2, #0]
 8004e66:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004e6a:	6812      	ldr	r2, [r2, #0]
 8004e6c:	fa92 f1a2 	rbit	r1, r2
 8004e70:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004e74:	6011      	str	r1, [r2, #0]
  return result;
 8004e76:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004e7a:	6812      	ldr	r2, [r2, #0]
 8004e7c:	fab2 f282 	clz	r2, r2
 8004e80:	b2d2      	uxtb	r2, r2
 8004e82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e86:	b2d2      	uxtb	r2, r2
 8004e88:	f002 021f 	and.w	r2, r2, #31
 8004e8c:	2101      	movs	r1, #1
 8004e8e:	fa01 f202 	lsl.w	r2, r1, r2
 8004e92:	4013      	ands	r3, r2
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1a0      	bne.n	8004dda <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004e98:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d105      	bne.n	8004eac <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ea0:	4b77      	ldr	r3, [pc, #476]	; (8005080 <HAL_RCC_OscConfig+0xc44>)
 8004ea2:	69db      	ldr	r3, [r3, #28]
 8004ea4:	4a76      	ldr	r2, [pc, #472]	; (8005080 <HAL_RCC_OscConfig+0xc44>)
 8004ea6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004eaa:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004eac:	1d3b      	adds	r3, r7, #4
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	69db      	ldr	r3, [r3, #28]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f000 81c2 	beq.w	800523c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004eb8:	4b71      	ldr	r3, [pc, #452]	; (8005080 <HAL_RCC_OscConfig+0xc44>)
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	f003 030c 	and.w	r3, r3, #12
 8004ec0:	2b08      	cmp	r3, #8
 8004ec2:	f000 819c 	beq.w	80051fe <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ec6:	1d3b      	adds	r3, r7, #4
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	69db      	ldr	r3, [r3, #28]
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	f040 8114 	bne.w	80050fa <HAL_RCC_OscConfig+0xcbe>
 8004ed2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004ed6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004eda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004edc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	fa93 f2a3 	rbit	r2, r3
 8004ee6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004eea:	601a      	str	r2, [r3, #0]
  return result;
 8004eec:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004ef0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ef2:	fab3 f383 	clz	r3, r3
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004efc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	461a      	mov	r2, r3
 8004f04:	2300      	movs	r3, #0
 8004f06:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f08:	f7fe f91e 	bl	8003148 <HAL_GetTick>
 8004f0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f10:	e009      	b.n	8004f26 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f12:	f7fe f919 	bl	8003148 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e18b      	b.n	800523e <HAL_RCC_OscConfig+0xe02>
 8004f26:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004f2a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f30:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	fa93 f2a3 	rbit	r2, r3
 8004f3a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004f3e:	601a      	str	r2, [r3, #0]
  return result;
 8004f40:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004f44:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f46:	fab3 f383 	clz	r3, r3
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	095b      	lsrs	r3, r3, #5
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	f043 0301 	orr.w	r3, r3, #1
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d102      	bne.n	8004f60 <HAL_RCC_OscConfig+0xb24>
 8004f5a:	4b49      	ldr	r3, [pc, #292]	; (8005080 <HAL_RCC_OscConfig+0xc44>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	e01b      	b.n	8004f98 <HAL_RCC_OscConfig+0xb5c>
 8004f60:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004f64:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f6a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	fa93 f2a3 	rbit	r2, r3
 8004f74:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004f7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f82:	601a      	str	r2, [r3, #0]
 8004f84:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	fa93 f2a3 	rbit	r2, r3
 8004f8e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004f92:	601a      	str	r2, [r3, #0]
 8004f94:	4b3a      	ldr	r3, [pc, #232]	; (8005080 <HAL_RCC_OscConfig+0xc44>)
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004f9c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004fa0:	6011      	str	r1, [r2, #0]
 8004fa2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004fa6:	6812      	ldr	r2, [r2, #0]
 8004fa8:	fa92 f1a2 	rbit	r1, r2
 8004fac:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004fb0:	6011      	str	r1, [r2, #0]
  return result;
 8004fb2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004fb6:	6812      	ldr	r2, [r2, #0]
 8004fb8:	fab2 f282 	clz	r2, r2
 8004fbc:	b2d2      	uxtb	r2, r2
 8004fbe:	f042 0220 	orr.w	r2, r2, #32
 8004fc2:	b2d2      	uxtb	r2, r2
 8004fc4:	f002 021f 	and.w	r2, r2, #31
 8004fc8:	2101      	movs	r1, #1
 8004fca:	fa01 f202 	lsl.w	r2, r1, r2
 8004fce:	4013      	ands	r3, r2
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d19e      	bne.n	8004f12 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fd4:	4b2a      	ldr	r3, [pc, #168]	; (8005080 <HAL_RCC_OscConfig+0xc44>)
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004fdc:	1d3b      	adds	r3, r7, #4
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004fe2:	1d3b      	adds	r3, r7, #4
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	6a1b      	ldr	r3, [r3, #32]
 8004fe8:	430b      	orrs	r3, r1
 8004fea:	4925      	ldr	r1, [pc, #148]	; (8005080 <HAL_RCC_OscConfig+0xc44>)
 8004fec:	4313      	orrs	r3, r2
 8004fee:	604b      	str	r3, [r1, #4]
 8004ff0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004ff4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004ff8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ffa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	fa93 f2a3 	rbit	r2, r3
 8005004:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005008:	601a      	str	r2, [r3, #0]
  return result;
 800500a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800500e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005010:	fab3 f383 	clz	r3, r3
 8005014:	b2db      	uxtb	r3, r3
 8005016:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800501a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	461a      	mov	r2, r3
 8005022:	2301      	movs	r3, #1
 8005024:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005026:	f7fe f88f 	bl	8003148 <HAL_GetTick>
 800502a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800502e:	e009      	b.n	8005044 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005030:	f7fe f88a 	bl	8003148 <HAL_GetTick>
 8005034:	4602      	mov	r2, r0
 8005036:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	2b02      	cmp	r3, #2
 800503e:	d901      	bls.n	8005044 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e0fc      	b.n	800523e <HAL_RCC_OscConfig+0xe02>
 8005044:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005048:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800504c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	fa93 f2a3 	rbit	r2, r3
 8005058:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800505c:	601a      	str	r2, [r3, #0]
  return result;
 800505e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005062:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005064:	fab3 f383 	clz	r3, r3
 8005068:	b2db      	uxtb	r3, r3
 800506a:	095b      	lsrs	r3, r3, #5
 800506c:	b2db      	uxtb	r3, r3
 800506e:	f043 0301 	orr.w	r3, r3, #1
 8005072:	b2db      	uxtb	r3, r3
 8005074:	2b01      	cmp	r3, #1
 8005076:	d105      	bne.n	8005084 <HAL_RCC_OscConfig+0xc48>
 8005078:	4b01      	ldr	r3, [pc, #4]	; (8005080 <HAL_RCC_OscConfig+0xc44>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	e01e      	b.n	80050bc <HAL_RCC_OscConfig+0xc80>
 800507e:	bf00      	nop
 8005080:	40021000 	.word	0x40021000
 8005084:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005088:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800508c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800508e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	fa93 f2a3 	rbit	r2, r3
 8005098:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800509c:	601a      	str	r2, [r3, #0]
 800509e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80050a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050a6:	601a      	str	r2, [r3, #0]
 80050a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	fa93 f2a3 	rbit	r2, r3
 80050b2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80050b6:	601a      	str	r2, [r3, #0]
 80050b8:	4b63      	ldr	r3, [pc, #396]	; (8005248 <HAL_RCC_OscConfig+0xe0c>)
 80050ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050bc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80050c0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80050c4:	6011      	str	r1, [r2, #0]
 80050c6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80050ca:	6812      	ldr	r2, [r2, #0]
 80050cc:	fa92 f1a2 	rbit	r1, r2
 80050d0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80050d4:	6011      	str	r1, [r2, #0]
  return result;
 80050d6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80050da:	6812      	ldr	r2, [r2, #0]
 80050dc:	fab2 f282 	clz	r2, r2
 80050e0:	b2d2      	uxtb	r2, r2
 80050e2:	f042 0220 	orr.w	r2, r2, #32
 80050e6:	b2d2      	uxtb	r2, r2
 80050e8:	f002 021f 	and.w	r2, r2, #31
 80050ec:	2101      	movs	r1, #1
 80050ee:	fa01 f202 	lsl.w	r2, r1, r2
 80050f2:	4013      	ands	r3, r2
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d09b      	beq.n	8005030 <HAL_RCC_OscConfig+0xbf4>
 80050f8:	e0a0      	b.n	800523c <HAL_RCC_OscConfig+0xe00>
 80050fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80050fe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005102:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005104:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	fa93 f2a3 	rbit	r2, r3
 800510e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005112:	601a      	str	r2, [r3, #0]
  return result;
 8005114:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005118:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800511a:	fab3 f383 	clz	r3, r3
 800511e:	b2db      	uxtb	r3, r3
 8005120:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005124:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	461a      	mov	r2, r3
 800512c:	2300      	movs	r3, #0
 800512e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005130:	f7fe f80a 	bl	8003148 <HAL_GetTick>
 8005134:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005138:	e009      	b.n	800514e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800513a:	f7fe f805 	bl	8003148 <HAL_GetTick>
 800513e:	4602      	mov	r2, r0
 8005140:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e077      	b.n	800523e <HAL_RCC_OscConfig+0xe02>
 800514e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005152:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005156:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005158:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	fa93 f2a3 	rbit	r2, r3
 8005162:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005166:	601a      	str	r2, [r3, #0]
  return result;
 8005168:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800516c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800516e:	fab3 f383 	clz	r3, r3
 8005172:	b2db      	uxtb	r3, r3
 8005174:	095b      	lsrs	r3, r3, #5
 8005176:	b2db      	uxtb	r3, r3
 8005178:	f043 0301 	orr.w	r3, r3, #1
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b01      	cmp	r3, #1
 8005180:	d102      	bne.n	8005188 <HAL_RCC_OscConfig+0xd4c>
 8005182:	4b31      	ldr	r3, [pc, #196]	; (8005248 <HAL_RCC_OscConfig+0xe0c>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	e01b      	b.n	80051c0 <HAL_RCC_OscConfig+0xd84>
 8005188:	f107 0320 	add.w	r3, r7, #32
 800518c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005190:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005192:	f107 0320 	add.w	r3, r7, #32
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	fa93 f2a3 	rbit	r2, r3
 800519c:	f107 031c 	add.w	r3, r7, #28
 80051a0:	601a      	str	r2, [r3, #0]
 80051a2:	f107 0318 	add.w	r3, r7, #24
 80051a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	f107 0318 	add.w	r3, r7, #24
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	fa93 f2a3 	rbit	r2, r3
 80051b6:	f107 0314 	add.w	r3, r7, #20
 80051ba:	601a      	str	r2, [r3, #0]
 80051bc:	4b22      	ldr	r3, [pc, #136]	; (8005248 <HAL_RCC_OscConfig+0xe0c>)
 80051be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c0:	f107 0210 	add.w	r2, r7, #16
 80051c4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80051c8:	6011      	str	r1, [r2, #0]
 80051ca:	f107 0210 	add.w	r2, r7, #16
 80051ce:	6812      	ldr	r2, [r2, #0]
 80051d0:	fa92 f1a2 	rbit	r1, r2
 80051d4:	f107 020c 	add.w	r2, r7, #12
 80051d8:	6011      	str	r1, [r2, #0]
  return result;
 80051da:	f107 020c 	add.w	r2, r7, #12
 80051de:	6812      	ldr	r2, [r2, #0]
 80051e0:	fab2 f282 	clz	r2, r2
 80051e4:	b2d2      	uxtb	r2, r2
 80051e6:	f042 0220 	orr.w	r2, r2, #32
 80051ea:	b2d2      	uxtb	r2, r2
 80051ec:	f002 021f 	and.w	r2, r2, #31
 80051f0:	2101      	movs	r1, #1
 80051f2:	fa01 f202 	lsl.w	r2, r1, r2
 80051f6:	4013      	ands	r3, r2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d19e      	bne.n	800513a <HAL_RCC_OscConfig+0xcfe>
 80051fc:	e01e      	b.n	800523c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051fe:	1d3b      	adds	r3, r7, #4
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	69db      	ldr	r3, [r3, #28]
 8005204:	2b01      	cmp	r3, #1
 8005206:	d101      	bne.n	800520c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e018      	b.n	800523e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800520c:	4b0e      	ldr	r3, [pc, #56]	; (8005248 <HAL_RCC_OscConfig+0xe0c>)
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005214:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005218:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800521c:	1d3b      	adds	r3, r7, #4
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6a1b      	ldr	r3, [r3, #32]
 8005222:	429a      	cmp	r2, r3
 8005224:	d108      	bne.n	8005238 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005226:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800522a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800522e:	1d3b      	adds	r3, r7, #4
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005234:	429a      	cmp	r2, r3
 8005236:	d001      	beq.n	800523c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e000      	b.n	800523e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	40021000 	.word	0x40021000

0800524c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b09e      	sub	sp, #120	; 0x78
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005256:	2300      	movs	r3, #0
 8005258:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e162      	b.n	800552a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005264:	4b90      	ldr	r3, [pc, #576]	; (80054a8 <HAL_RCC_ClockConfig+0x25c>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	683a      	ldr	r2, [r7, #0]
 800526e:	429a      	cmp	r2, r3
 8005270:	d910      	bls.n	8005294 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005272:	4b8d      	ldr	r3, [pc, #564]	; (80054a8 <HAL_RCC_ClockConfig+0x25c>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f023 0207 	bic.w	r2, r3, #7
 800527a:	498b      	ldr	r1, [pc, #556]	; (80054a8 <HAL_RCC_ClockConfig+0x25c>)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	4313      	orrs	r3, r2
 8005280:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005282:	4b89      	ldr	r3, [pc, #548]	; (80054a8 <HAL_RCC_ClockConfig+0x25c>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0307 	and.w	r3, r3, #7
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	429a      	cmp	r2, r3
 800528e:	d001      	beq.n	8005294 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e14a      	b.n	800552a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d008      	beq.n	80052b2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052a0:	4b82      	ldr	r3, [pc, #520]	; (80054ac <HAL_RCC_ClockConfig+0x260>)
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	497f      	ldr	r1, [pc, #508]	; (80054ac <HAL_RCC_ClockConfig+0x260>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0301 	and.w	r3, r3, #1
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	f000 80dc 	beq.w	8005478 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d13c      	bne.n	8005342 <HAL_RCC_ClockConfig+0xf6>
 80052c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80052cc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80052d0:	fa93 f3a3 	rbit	r3, r3
 80052d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80052d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052d8:	fab3 f383 	clz	r3, r3
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	095b      	lsrs	r3, r3, #5
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	f043 0301 	orr.w	r3, r3, #1
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d102      	bne.n	80052f2 <HAL_RCC_ClockConfig+0xa6>
 80052ec:	4b6f      	ldr	r3, [pc, #444]	; (80054ac <HAL_RCC_ClockConfig+0x260>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	e00f      	b.n	8005312 <HAL_RCC_ClockConfig+0xc6>
 80052f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80052f6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052f8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80052fa:	fa93 f3a3 	rbit	r3, r3
 80052fe:	667b      	str	r3, [r7, #100]	; 0x64
 8005300:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005304:	663b      	str	r3, [r7, #96]	; 0x60
 8005306:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005308:	fa93 f3a3 	rbit	r3, r3
 800530c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800530e:	4b67      	ldr	r3, [pc, #412]	; (80054ac <HAL_RCC_ClockConfig+0x260>)
 8005310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005312:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005316:	65ba      	str	r2, [r7, #88]	; 0x58
 8005318:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800531a:	fa92 f2a2 	rbit	r2, r2
 800531e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005320:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005322:	fab2 f282 	clz	r2, r2
 8005326:	b2d2      	uxtb	r2, r2
 8005328:	f042 0220 	orr.w	r2, r2, #32
 800532c:	b2d2      	uxtb	r2, r2
 800532e:	f002 021f 	and.w	r2, r2, #31
 8005332:	2101      	movs	r1, #1
 8005334:	fa01 f202 	lsl.w	r2, r1, r2
 8005338:	4013      	ands	r3, r2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d17b      	bne.n	8005436 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e0f3      	b.n	800552a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	2b02      	cmp	r3, #2
 8005348:	d13c      	bne.n	80053c4 <HAL_RCC_ClockConfig+0x178>
 800534a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800534e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005350:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005352:	fa93 f3a3 	rbit	r3, r3
 8005356:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005358:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800535a:	fab3 f383 	clz	r3, r3
 800535e:	b2db      	uxtb	r3, r3
 8005360:	095b      	lsrs	r3, r3, #5
 8005362:	b2db      	uxtb	r3, r3
 8005364:	f043 0301 	orr.w	r3, r3, #1
 8005368:	b2db      	uxtb	r3, r3
 800536a:	2b01      	cmp	r3, #1
 800536c:	d102      	bne.n	8005374 <HAL_RCC_ClockConfig+0x128>
 800536e:	4b4f      	ldr	r3, [pc, #316]	; (80054ac <HAL_RCC_ClockConfig+0x260>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	e00f      	b.n	8005394 <HAL_RCC_ClockConfig+0x148>
 8005374:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005378:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800537a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800537c:	fa93 f3a3 	rbit	r3, r3
 8005380:	647b      	str	r3, [r7, #68]	; 0x44
 8005382:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005386:	643b      	str	r3, [r7, #64]	; 0x40
 8005388:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800538a:	fa93 f3a3 	rbit	r3, r3
 800538e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005390:	4b46      	ldr	r3, [pc, #280]	; (80054ac <HAL_RCC_ClockConfig+0x260>)
 8005392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005394:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005398:	63ba      	str	r2, [r7, #56]	; 0x38
 800539a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800539c:	fa92 f2a2 	rbit	r2, r2
 80053a0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80053a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053a4:	fab2 f282 	clz	r2, r2
 80053a8:	b2d2      	uxtb	r2, r2
 80053aa:	f042 0220 	orr.w	r2, r2, #32
 80053ae:	b2d2      	uxtb	r2, r2
 80053b0:	f002 021f 	and.w	r2, r2, #31
 80053b4:	2101      	movs	r1, #1
 80053b6:	fa01 f202 	lsl.w	r2, r1, r2
 80053ba:	4013      	ands	r3, r2
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d13a      	bne.n	8005436 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e0b2      	b.n	800552a <HAL_RCC_ClockConfig+0x2de>
 80053c4:	2302      	movs	r3, #2
 80053c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ca:	fa93 f3a3 	rbit	r3, r3
 80053ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80053d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053d2:	fab3 f383 	clz	r3, r3
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	095b      	lsrs	r3, r3, #5
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	f043 0301 	orr.w	r3, r3, #1
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d102      	bne.n	80053ec <HAL_RCC_ClockConfig+0x1a0>
 80053e6:	4b31      	ldr	r3, [pc, #196]	; (80054ac <HAL_RCC_ClockConfig+0x260>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	e00d      	b.n	8005408 <HAL_RCC_ClockConfig+0x1bc>
 80053ec:	2302      	movs	r3, #2
 80053ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f2:	fa93 f3a3 	rbit	r3, r3
 80053f6:	627b      	str	r3, [r7, #36]	; 0x24
 80053f8:	2302      	movs	r3, #2
 80053fa:	623b      	str	r3, [r7, #32]
 80053fc:	6a3b      	ldr	r3, [r7, #32]
 80053fe:	fa93 f3a3 	rbit	r3, r3
 8005402:	61fb      	str	r3, [r7, #28]
 8005404:	4b29      	ldr	r3, [pc, #164]	; (80054ac <HAL_RCC_ClockConfig+0x260>)
 8005406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005408:	2202      	movs	r2, #2
 800540a:	61ba      	str	r2, [r7, #24]
 800540c:	69ba      	ldr	r2, [r7, #24]
 800540e:	fa92 f2a2 	rbit	r2, r2
 8005412:	617a      	str	r2, [r7, #20]
  return result;
 8005414:	697a      	ldr	r2, [r7, #20]
 8005416:	fab2 f282 	clz	r2, r2
 800541a:	b2d2      	uxtb	r2, r2
 800541c:	f042 0220 	orr.w	r2, r2, #32
 8005420:	b2d2      	uxtb	r2, r2
 8005422:	f002 021f 	and.w	r2, r2, #31
 8005426:	2101      	movs	r1, #1
 8005428:	fa01 f202 	lsl.w	r2, r1, r2
 800542c:	4013      	ands	r3, r2
 800542e:	2b00      	cmp	r3, #0
 8005430:	d101      	bne.n	8005436 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e079      	b.n	800552a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005436:	4b1d      	ldr	r3, [pc, #116]	; (80054ac <HAL_RCC_ClockConfig+0x260>)
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f023 0203 	bic.w	r2, r3, #3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	491a      	ldr	r1, [pc, #104]	; (80054ac <HAL_RCC_ClockConfig+0x260>)
 8005444:	4313      	orrs	r3, r2
 8005446:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005448:	f7fd fe7e 	bl	8003148 <HAL_GetTick>
 800544c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800544e:	e00a      	b.n	8005466 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005450:	f7fd fe7a 	bl	8003148 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	f241 3288 	movw	r2, #5000	; 0x1388
 800545e:	4293      	cmp	r3, r2
 8005460:	d901      	bls.n	8005466 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e061      	b.n	800552a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005466:	4b11      	ldr	r3, [pc, #68]	; (80054ac <HAL_RCC_ClockConfig+0x260>)
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	f003 020c 	and.w	r2, r3, #12
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	429a      	cmp	r2, r3
 8005476:	d1eb      	bne.n	8005450 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005478:	4b0b      	ldr	r3, [pc, #44]	; (80054a8 <HAL_RCC_ClockConfig+0x25c>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0307 	and.w	r3, r3, #7
 8005480:	683a      	ldr	r2, [r7, #0]
 8005482:	429a      	cmp	r2, r3
 8005484:	d214      	bcs.n	80054b0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005486:	4b08      	ldr	r3, [pc, #32]	; (80054a8 <HAL_RCC_ClockConfig+0x25c>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f023 0207 	bic.w	r2, r3, #7
 800548e:	4906      	ldr	r1, [pc, #24]	; (80054a8 <HAL_RCC_ClockConfig+0x25c>)
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	4313      	orrs	r3, r2
 8005494:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005496:	4b04      	ldr	r3, [pc, #16]	; (80054a8 <HAL_RCC_ClockConfig+0x25c>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0307 	and.w	r3, r3, #7
 800549e:	683a      	ldr	r2, [r7, #0]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d005      	beq.n	80054b0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e040      	b.n	800552a <HAL_RCC_ClockConfig+0x2de>
 80054a8:	40022000 	.word	0x40022000
 80054ac:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0304 	and.w	r3, r3, #4
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d008      	beq.n	80054ce <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054bc:	4b1d      	ldr	r3, [pc, #116]	; (8005534 <HAL_RCC_ClockConfig+0x2e8>)
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	491a      	ldr	r1, [pc, #104]	; (8005534 <HAL_RCC_ClockConfig+0x2e8>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0308 	and.w	r3, r3, #8
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d009      	beq.n	80054ee <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054da:	4b16      	ldr	r3, [pc, #88]	; (8005534 <HAL_RCC_ClockConfig+0x2e8>)
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	00db      	lsls	r3, r3, #3
 80054e8:	4912      	ldr	r1, [pc, #72]	; (8005534 <HAL_RCC_ClockConfig+0x2e8>)
 80054ea:	4313      	orrs	r3, r2
 80054ec:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80054ee:	f000 f829 	bl	8005544 <HAL_RCC_GetSysClockFreq>
 80054f2:	4601      	mov	r1, r0
 80054f4:	4b0f      	ldr	r3, [pc, #60]	; (8005534 <HAL_RCC_ClockConfig+0x2e8>)
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054fc:	22f0      	movs	r2, #240	; 0xf0
 80054fe:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	fa92 f2a2 	rbit	r2, r2
 8005506:	60fa      	str	r2, [r7, #12]
  return result;
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	fab2 f282 	clz	r2, r2
 800550e:	b2d2      	uxtb	r2, r2
 8005510:	40d3      	lsrs	r3, r2
 8005512:	4a09      	ldr	r2, [pc, #36]	; (8005538 <HAL_RCC_ClockConfig+0x2ec>)
 8005514:	5cd3      	ldrb	r3, [r2, r3]
 8005516:	fa21 f303 	lsr.w	r3, r1, r3
 800551a:	4a08      	ldr	r2, [pc, #32]	; (800553c <HAL_RCC_ClockConfig+0x2f0>)
 800551c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800551e:	4b08      	ldr	r3, [pc, #32]	; (8005540 <HAL_RCC_ClockConfig+0x2f4>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4618      	mov	r0, r3
 8005524:	f7fd fdcc 	bl	80030c0 <HAL_InitTick>
  
  return HAL_OK;
 8005528:	2300      	movs	r3, #0
}
 800552a:	4618      	mov	r0, r3
 800552c:	3778      	adds	r7, #120	; 0x78
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	40021000 	.word	0x40021000
 8005538:	0800a760 	.word	0x0800a760
 800553c:	200000fc 	.word	0x200000fc
 8005540:	20000100 	.word	0x20000100

08005544 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005544:	b480      	push	{r7}
 8005546:	b08b      	sub	sp, #44	; 0x2c
 8005548:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800554a:	2300      	movs	r3, #0
 800554c:	61fb      	str	r3, [r7, #28]
 800554e:	2300      	movs	r3, #0
 8005550:	61bb      	str	r3, [r7, #24]
 8005552:	2300      	movs	r3, #0
 8005554:	627b      	str	r3, [r7, #36]	; 0x24
 8005556:	2300      	movs	r3, #0
 8005558:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800555a:	2300      	movs	r3, #0
 800555c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800555e:	4b29      	ldr	r3, [pc, #164]	; (8005604 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	f003 030c 	and.w	r3, r3, #12
 800556a:	2b04      	cmp	r3, #4
 800556c:	d002      	beq.n	8005574 <HAL_RCC_GetSysClockFreq+0x30>
 800556e:	2b08      	cmp	r3, #8
 8005570:	d003      	beq.n	800557a <HAL_RCC_GetSysClockFreq+0x36>
 8005572:	e03c      	b.n	80055ee <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005574:	4b24      	ldr	r3, [pc, #144]	; (8005608 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005576:	623b      	str	r3, [r7, #32]
      break;
 8005578:	e03c      	b.n	80055f4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005580:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005584:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005586:	68ba      	ldr	r2, [r7, #8]
 8005588:	fa92 f2a2 	rbit	r2, r2
 800558c:	607a      	str	r2, [r7, #4]
  return result;
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	fab2 f282 	clz	r2, r2
 8005594:	b2d2      	uxtb	r2, r2
 8005596:	40d3      	lsrs	r3, r2
 8005598:	4a1c      	ldr	r2, [pc, #112]	; (800560c <HAL_RCC_GetSysClockFreq+0xc8>)
 800559a:	5cd3      	ldrb	r3, [r2, r3]
 800559c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800559e:	4b19      	ldr	r3, [pc, #100]	; (8005604 <HAL_RCC_GetSysClockFreq+0xc0>)
 80055a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a2:	f003 030f 	and.w	r3, r3, #15
 80055a6:	220f      	movs	r2, #15
 80055a8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	fa92 f2a2 	rbit	r2, r2
 80055b0:	60fa      	str	r2, [r7, #12]
  return result;
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	fab2 f282 	clz	r2, r2
 80055b8:	b2d2      	uxtb	r2, r2
 80055ba:	40d3      	lsrs	r3, r2
 80055bc:	4a14      	ldr	r2, [pc, #80]	; (8005610 <HAL_RCC_GetSysClockFreq+0xcc>)
 80055be:	5cd3      	ldrb	r3, [r2, r3]
 80055c0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d008      	beq.n	80055de <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80055cc:	4a0e      	ldr	r2, [pc, #56]	; (8005608 <HAL_RCC_GetSysClockFreq+0xc4>)
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	fb02 f303 	mul.w	r3, r2, r3
 80055da:	627b      	str	r3, [r7, #36]	; 0x24
 80055dc:	e004      	b.n	80055e8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	4a0c      	ldr	r2, [pc, #48]	; (8005614 <HAL_RCC_GetSysClockFreq+0xd0>)
 80055e2:	fb02 f303 	mul.w	r3, r2, r3
 80055e6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80055e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ea:	623b      	str	r3, [r7, #32]
      break;
 80055ec:	e002      	b.n	80055f4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80055ee:	4b06      	ldr	r3, [pc, #24]	; (8005608 <HAL_RCC_GetSysClockFreq+0xc4>)
 80055f0:	623b      	str	r3, [r7, #32]
      break;
 80055f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055f4:	6a3b      	ldr	r3, [r7, #32]
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	372c      	adds	r7, #44	; 0x2c
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	40021000 	.word	0x40021000
 8005608:	007a1200 	.word	0x007a1200
 800560c:	0800a778 	.word	0x0800a778
 8005610:	0800a788 	.word	0x0800a788
 8005614:	003d0900 	.word	0x003d0900

08005618 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005618:	b480      	push	{r7}
 800561a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800561c:	4b03      	ldr	r3, [pc, #12]	; (800562c <HAL_RCC_GetHCLKFreq+0x14>)
 800561e:	681b      	ldr	r3, [r3, #0]
}
 8005620:	4618      	mov	r0, r3
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	200000fc 	.word	0x200000fc

08005630 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005636:	f7ff ffef 	bl	8005618 <HAL_RCC_GetHCLKFreq>
 800563a:	4601      	mov	r1, r0
 800563c:	4b0b      	ldr	r3, [pc, #44]	; (800566c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005644:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005648:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	fa92 f2a2 	rbit	r2, r2
 8005650:	603a      	str	r2, [r7, #0]
  return result;
 8005652:	683a      	ldr	r2, [r7, #0]
 8005654:	fab2 f282 	clz	r2, r2
 8005658:	b2d2      	uxtb	r2, r2
 800565a:	40d3      	lsrs	r3, r2
 800565c:	4a04      	ldr	r2, [pc, #16]	; (8005670 <HAL_RCC_GetPCLK1Freq+0x40>)
 800565e:	5cd3      	ldrb	r3, [r2, r3]
 8005660:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005664:	4618      	mov	r0, r3
 8005666:	3708      	adds	r7, #8
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}
 800566c:	40021000 	.word	0x40021000
 8005670:	0800a770 	.word	0x0800a770

08005674 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800567a:	f7ff ffcd 	bl	8005618 <HAL_RCC_GetHCLKFreq>
 800567e:	4601      	mov	r1, r0
 8005680:	4b0b      	ldr	r3, [pc, #44]	; (80056b0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005688:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800568c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	fa92 f2a2 	rbit	r2, r2
 8005694:	603a      	str	r2, [r7, #0]
  return result;
 8005696:	683a      	ldr	r2, [r7, #0]
 8005698:	fab2 f282 	clz	r2, r2
 800569c:	b2d2      	uxtb	r2, r2
 800569e:	40d3      	lsrs	r3, r2
 80056a0:	4a04      	ldr	r2, [pc, #16]	; (80056b4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80056a2:	5cd3      	ldrb	r3, [r2, r3]
 80056a4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80056a8:	4618      	mov	r0, r3
 80056aa:	3708      	adds	r7, #8
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	40021000 	.word	0x40021000
 80056b4:	0800a770 	.word	0x0800a770

080056b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b092      	sub	sp, #72	; 0x48
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80056c0:	2300      	movs	r3, #0
 80056c2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80056c4:	2300      	movs	r3, #0
 80056c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80056c8:	2300      	movs	r3, #0
 80056ca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f000 80d4 	beq.w	8005884 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056dc:	4b4e      	ldr	r3, [pc, #312]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056de:	69db      	ldr	r3, [r3, #28]
 80056e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d10e      	bne.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056e8:	4b4b      	ldr	r3, [pc, #300]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056ea:	69db      	ldr	r3, [r3, #28]
 80056ec:	4a4a      	ldr	r2, [pc, #296]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056f2:	61d3      	str	r3, [r2, #28]
 80056f4:	4b48      	ldr	r3, [pc, #288]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056f6:	69db      	ldr	r3, [r3, #28]
 80056f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056fc:	60bb      	str	r3, [r7, #8]
 80056fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005700:	2301      	movs	r3, #1
 8005702:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005706:	4b45      	ldr	r3, [pc, #276]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800570e:	2b00      	cmp	r3, #0
 8005710:	d118      	bne.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005712:	4b42      	ldr	r3, [pc, #264]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a41      	ldr	r2, [pc, #260]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800571c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800571e:	f7fd fd13 	bl	8003148 <HAL_GetTick>
 8005722:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005724:	e008      	b.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005726:	f7fd fd0f 	bl	8003148 <HAL_GetTick>
 800572a:	4602      	mov	r2, r0
 800572c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	2b64      	cmp	r3, #100	; 0x64
 8005732:	d901      	bls.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	e169      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005738:	4b38      	ldr	r3, [pc, #224]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005740:	2b00      	cmp	r3, #0
 8005742:	d0f0      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005744:	4b34      	ldr	r3, [pc, #208]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005746:	6a1b      	ldr	r3, [r3, #32]
 8005748:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800574c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800574e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 8084 	beq.w	800585e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800575e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005760:	429a      	cmp	r2, r3
 8005762:	d07c      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005764:	4b2c      	ldr	r3, [pc, #176]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005766:	6a1b      	ldr	r3, [r3, #32]
 8005768:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800576c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800576e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005772:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005776:	fa93 f3a3 	rbit	r3, r3
 800577a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800577c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800577e:	fab3 f383 	clz	r3, r3
 8005782:	b2db      	uxtb	r3, r3
 8005784:	461a      	mov	r2, r3
 8005786:	4b26      	ldr	r3, [pc, #152]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005788:	4413      	add	r3, r2
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	461a      	mov	r2, r3
 800578e:	2301      	movs	r3, #1
 8005790:	6013      	str	r3, [r2, #0]
 8005792:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005796:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800579a:	fa93 f3a3 	rbit	r3, r3
 800579e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80057a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80057a2:	fab3 f383 	clz	r3, r3
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	461a      	mov	r2, r3
 80057aa:	4b1d      	ldr	r3, [pc, #116]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80057ac:	4413      	add	r3, r2
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	461a      	mov	r2, r3
 80057b2:	2300      	movs	r3, #0
 80057b4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80057b6:	4a18      	ldr	r2, [pc, #96]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057ba:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80057bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057be:	f003 0301 	and.w	r3, r3, #1
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d04b      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057c6:	f7fd fcbf 	bl	8003148 <HAL_GetTick>
 80057ca:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057cc:	e00a      	b.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057ce:	f7fd fcbb 	bl	8003148 <HAL_GetTick>
 80057d2:	4602      	mov	r2, r0
 80057d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057d6:	1ad3      	subs	r3, r2, r3
 80057d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80057dc:	4293      	cmp	r3, r2
 80057de:	d901      	bls.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e113      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x354>
 80057e4:	2302      	movs	r3, #2
 80057e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ea:	fa93 f3a3 	rbit	r3, r3
 80057ee:	627b      	str	r3, [r7, #36]	; 0x24
 80057f0:	2302      	movs	r3, #2
 80057f2:	623b      	str	r3, [r7, #32]
 80057f4:	6a3b      	ldr	r3, [r7, #32]
 80057f6:	fa93 f3a3 	rbit	r3, r3
 80057fa:	61fb      	str	r3, [r7, #28]
  return result;
 80057fc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057fe:	fab3 f383 	clz	r3, r3
 8005802:	b2db      	uxtb	r3, r3
 8005804:	095b      	lsrs	r3, r3, #5
 8005806:	b2db      	uxtb	r3, r3
 8005808:	f043 0302 	orr.w	r3, r3, #2
 800580c:	b2db      	uxtb	r3, r3
 800580e:	2b02      	cmp	r3, #2
 8005810:	d108      	bne.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005812:	4b01      	ldr	r3, [pc, #4]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005814:	6a1b      	ldr	r3, [r3, #32]
 8005816:	e00d      	b.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005818:	40021000 	.word	0x40021000
 800581c:	40007000 	.word	0x40007000
 8005820:	10908100 	.word	0x10908100
 8005824:	2302      	movs	r3, #2
 8005826:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	fa93 f3a3 	rbit	r3, r3
 800582e:	617b      	str	r3, [r7, #20]
 8005830:	4b78      	ldr	r3, [pc, #480]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005834:	2202      	movs	r2, #2
 8005836:	613a      	str	r2, [r7, #16]
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	fa92 f2a2 	rbit	r2, r2
 800583e:	60fa      	str	r2, [r7, #12]
  return result;
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	fab2 f282 	clz	r2, r2
 8005846:	b2d2      	uxtb	r2, r2
 8005848:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800584c:	b2d2      	uxtb	r2, r2
 800584e:	f002 021f 	and.w	r2, r2, #31
 8005852:	2101      	movs	r1, #1
 8005854:	fa01 f202 	lsl.w	r2, r1, r2
 8005858:	4013      	ands	r3, r2
 800585a:	2b00      	cmp	r3, #0
 800585c:	d0b7      	beq.n	80057ce <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800585e:	4b6d      	ldr	r3, [pc, #436]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005860:	6a1b      	ldr	r3, [r3, #32]
 8005862:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	496a      	ldr	r1, [pc, #424]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800586c:	4313      	orrs	r3, r2
 800586e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005870:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005874:	2b01      	cmp	r3, #1
 8005876:	d105      	bne.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005878:	4b66      	ldr	r3, [pc, #408]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800587a:	69db      	ldr	r3, [r3, #28]
 800587c:	4a65      	ldr	r2, [pc, #404]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800587e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005882:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0301 	and.w	r3, r3, #1
 800588c:	2b00      	cmp	r3, #0
 800588e:	d008      	beq.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005890:	4b60      	ldr	r3, [pc, #384]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005894:	f023 0203 	bic.w	r2, r3, #3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	495d      	ldr	r1, [pc, #372]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800589e:	4313      	orrs	r3, r2
 80058a0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0302 	and.w	r3, r3, #2
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d008      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058ae:	4b59      	ldr	r3, [pc, #356]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058b2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	4956      	ldr	r1, [pc, #344]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058bc:	4313      	orrs	r3, r2
 80058be:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0304 	and.w	r3, r3, #4
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d008      	beq.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80058cc:	4b51      	ldr	r3, [pc, #324]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	691b      	ldr	r3, [r3, #16]
 80058d8:	494e      	ldr	r1, [pc, #312]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0320 	and.w	r3, r3, #32
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d008      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80058ea:	4b4a      	ldr	r3, [pc, #296]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ee:	f023 0210 	bic.w	r2, r3, #16
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	69db      	ldr	r3, [r3, #28]
 80058f6:	4947      	ldr	r1, [pc, #284]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80058f8:	4313      	orrs	r3, r2
 80058fa:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d008      	beq.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005908:	4b42      	ldr	r3, [pc, #264]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005914:	493f      	ldr	r1, [pc, #252]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005916:	4313      	orrs	r3, r2
 8005918:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005922:	2b00      	cmp	r3, #0
 8005924:	d008      	beq.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005926:	4b3b      	ldr	r3, [pc, #236]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800592a:	f023 0220 	bic.w	r2, r3, #32
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a1b      	ldr	r3, [r3, #32]
 8005932:	4938      	ldr	r1, [pc, #224]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005934:	4313      	orrs	r3, r2
 8005936:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0308 	and.w	r3, r3, #8
 8005940:	2b00      	cmp	r3, #0
 8005942:	d008      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005944:	4b33      	ldr	r3, [pc, #204]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005948:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	695b      	ldr	r3, [r3, #20]
 8005950:	4930      	ldr	r1, [pc, #192]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005952:	4313      	orrs	r3, r2
 8005954:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0310 	and.w	r3, r3, #16
 800595e:	2b00      	cmp	r3, #0
 8005960:	d008      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005962:	4b2c      	ldr	r3, [pc, #176]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005966:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	4929      	ldr	r1, [pc, #164]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005970:	4313      	orrs	r3, r2
 8005972:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800597c:	2b00      	cmp	r3, #0
 800597e:	d008      	beq.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005980:	4b24      	ldr	r3, [pc, #144]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598c:	4921      	ldr	r1, [pc, #132]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800598e:	4313      	orrs	r3, r2
 8005990:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800599a:	2b00      	cmp	r3, #0
 800599c:	d008      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800599e:	4b1d      	ldr	r3, [pc, #116]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059aa:	491a      	ldr	r1, [pc, #104]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d008      	beq.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80059bc:	4b15      	ldr	r3, [pc, #84]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c0:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c8:	4912      	ldr	r1, [pc, #72]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d008      	beq.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80059da:	4b0e      	ldr	r3, [pc, #56]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059e6:	490b      	ldr	r1, [pc, #44]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059e8:	4313      	orrs	r3, r2
 80059ea:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d008      	beq.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80059f8:	4b06      	ldr	r3, [pc, #24]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80059fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059fc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a04:	4903      	ldr	r1, [pc, #12]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3748      	adds	r7, #72	; 0x48
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	40021000 	.word	0x40021000

08005a18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d101      	bne.n	8005a2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e09d      	b.n	8005b66 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d108      	bne.n	8005a44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a3a:	d009      	beq.n	8005a50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	61da      	str	r2, [r3, #28]
 8005a42:	e005      	b.n	8005a50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d106      	bne.n	8005a70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f7fd f8ea 	bl	8002c44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2202      	movs	r2, #2
 8005a74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a86:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a90:	d902      	bls.n	8005a98 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005a92:	2300      	movs	r3, #0
 8005a94:	60fb      	str	r3, [r7, #12]
 8005a96:	e002      	b.n	8005a9e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005a98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a9c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005aa6:	d007      	beq.n	8005ab8 <HAL_SPI_Init+0xa0>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ab0:	d002      	beq.n	8005ab8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005ac8:	431a      	orrs	r2, r3
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	431a      	orrs	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	695b      	ldr	r3, [r3, #20]
 8005ad8:	f003 0301 	and.w	r3, r3, #1
 8005adc:	431a      	orrs	r2, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	699b      	ldr	r3, [r3, #24]
 8005ae2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ae6:	431a      	orrs	r2, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	69db      	ldr	r3, [r3, #28]
 8005aec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005af0:	431a      	orrs	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a1b      	ldr	r3, [r3, #32]
 8005af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005afa:	ea42 0103 	orr.w	r1, r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b02:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	0c1b      	lsrs	r3, r3, #16
 8005b14:	f003 0204 	and.w	r2, r3, #4
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1c:	f003 0310 	and.w	r3, r3, #16
 8005b20:	431a      	orrs	r2, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b26:	f003 0308 	and.w	r3, r3, #8
 8005b2a:	431a      	orrs	r2, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005b34:	ea42 0103 	orr.w	r1, r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	69da      	ldr	r2, [r3, #28]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b54:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3710      	adds	r7, #16
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}

08005b6e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005b6e:	b580      	push	{r7, lr}
 8005b70:	b082      	sub	sp, #8
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d101      	bne.n	8005b80 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e01a      	b.n	8005bb6 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2202      	movs	r2, #2
 8005b84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b96:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f7fd f895 	bl	8002cc8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3708      	adds	r7, #8
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}

08005bbe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005bbe:	b580      	push	{r7, lr}
 8005bc0:	b08a      	sub	sp, #40	; 0x28
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	60f8      	str	r0, [r7, #12]
 8005bc6:	60b9      	str	r1, [r7, #8]
 8005bc8:	607a      	str	r2, [r7, #4]
 8005bca:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d101      	bne.n	8005be4 <HAL_SPI_TransmitReceive+0x26>
 8005be0:	2302      	movs	r3, #2
 8005be2:	e1fb      	b.n	8005fdc <HAL_SPI_TransmitReceive+0x41e>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bec:	f7fd faac 	bl	8003148 <HAL_GetTick>
 8005bf0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005bf8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005c00:	887b      	ldrh	r3, [r7, #2]
 8005c02:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005c04:	887b      	ldrh	r3, [r7, #2]
 8005c06:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c08:	7efb      	ldrb	r3, [r7, #27]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d00e      	beq.n	8005c2c <HAL_SPI_TransmitReceive+0x6e>
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c14:	d106      	bne.n	8005c24 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d102      	bne.n	8005c24 <HAL_SPI_TransmitReceive+0x66>
 8005c1e:	7efb      	ldrb	r3, [r7, #27]
 8005c20:	2b04      	cmp	r3, #4
 8005c22:	d003      	beq.n	8005c2c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005c24:	2302      	movs	r3, #2
 8005c26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005c2a:	e1cd      	b.n	8005fc8 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d005      	beq.n	8005c3e <HAL_SPI_TransmitReceive+0x80>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d002      	beq.n	8005c3e <HAL_SPI_TransmitReceive+0x80>
 8005c38:	887b      	ldrh	r3, [r7, #2]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d103      	bne.n	8005c46 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005c44:	e1c0      	b.n	8005fc8 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b04      	cmp	r3, #4
 8005c50:	d003      	beq.n	8005c5a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2205      	movs	r2, #5
 8005c56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	887a      	ldrh	r2, [r7, #2]
 8005c6a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	887a      	ldrh	r2, [r7, #2]
 8005c72:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	68ba      	ldr	r2, [r7, #8]
 8005c7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	887a      	ldrh	r2, [r7, #2]
 8005c80:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	887a      	ldrh	r2, [r7, #2]
 8005c86:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c9c:	d802      	bhi.n	8005ca4 <HAL_SPI_TransmitReceive+0xe6>
 8005c9e:	8a3b      	ldrh	r3, [r7, #16]
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d908      	bls.n	8005cb6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	685a      	ldr	r2, [r3, #4]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005cb2:	605a      	str	r2, [r3, #4]
 8005cb4:	e007      	b.n	8005cc6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	685a      	ldr	r2, [r3, #4]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005cc4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd0:	2b40      	cmp	r3, #64	; 0x40
 8005cd2:	d007      	beq.n	8005ce4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ce2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005cec:	d97c      	bls.n	8005de8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d002      	beq.n	8005cfc <HAL_SPI_TransmitReceive+0x13e>
 8005cf6:	8a7b      	ldrh	r3, [r7, #18]
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d169      	bne.n	8005dd0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d00:	881a      	ldrh	r2, [r3, #0]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d0c:	1c9a      	adds	r2, r3, #2
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	b29a      	uxth	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d20:	e056      	b.n	8005dd0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f003 0302 	and.w	r3, r3, #2
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d11b      	bne.n	8005d68 <HAL_SPI_TransmitReceive+0x1aa>
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d016      	beq.n	8005d68 <HAL_SPI_TransmitReceive+0x1aa>
 8005d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d113      	bne.n	8005d68 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d44:	881a      	ldrh	r2, [r3, #0]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d50:	1c9a      	adds	r2, r3, #2
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	b29a      	uxth	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d64:	2300      	movs	r3, #0
 8005d66:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f003 0301 	and.w	r3, r3, #1
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d11c      	bne.n	8005db0 <HAL_SPI_TransmitReceive+0x1f2>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d016      	beq.n	8005db0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68da      	ldr	r2, [r3, #12]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d8c:	b292      	uxth	r2, r2
 8005d8e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d94:	1c9a      	adds	r2, r3, #2
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	3b01      	subs	r3, #1
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005dac:	2301      	movs	r3, #1
 8005dae:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005db0:	f7fd f9ca 	bl	8003148 <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d807      	bhi.n	8005dd0 <HAL_SPI_TransmitReceive+0x212>
 8005dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc6:	d003      	beq.n	8005dd0 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005dce:	e0fb      	b.n	8005fc8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1a3      	bne.n	8005d22 <HAL_SPI_TransmitReceive+0x164>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d19d      	bne.n	8005d22 <HAL_SPI_TransmitReceive+0x164>
 8005de6:	e0df      	b.n	8005fa8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d003      	beq.n	8005df8 <HAL_SPI_TransmitReceive+0x23a>
 8005df0:	8a7b      	ldrh	r3, [r7, #18]
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	f040 80cb 	bne.w	8005f8e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d912      	bls.n	8005e28 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e06:	881a      	ldrh	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e12:	1c9a      	adds	r2, r3, #2
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	3b02      	subs	r3, #2
 8005e20:	b29a      	uxth	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e26:	e0b2      	b.n	8005f8e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	330c      	adds	r3, #12
 8005e32:	7812      	ldrb	r2, [r2, #0]
 8005e34:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e3a:	1c5a      	adds	r2, r3, #1
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	3b01      	subs	r3, #1
 8005e48:	b29a      	uxth	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e4e:	e09e      	b.n	8005f8e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	f003 0302 	and.w	r3, r3, #2
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d134      	bne.n	8005ec8 <HAL_SPI_TransmitReceive+0x30a>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d02f      	beq.n	8005ec8 <HAL_SPI_TransmitReceive+0x30a>
 8005e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d12c      	bne.n	8005ec8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d912      	bls.n	8005e9e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e7c:	881a      	ldrh	r2, [r3, #0]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e88:	1c9a      	adds	r2, r3, #2
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	3b02      	subs	r3, #2
 8005e96:	b29a      	uxth	r2, r3
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e9c:	e012      	b.n	8005ec4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	330c      	adds	r3, #12
 8005ea8:	7812      	ldrb	r2, [r2, #0]
 8005eaa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb0:	1c5a      	adds	r2, r3, #1
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	3b01      	subs	r3, #1
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d148      	bne.n	8005f68 <HAL_SPI_TransmitReceive+0x3aa>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d042      	beq.n	8005f68 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	2b01      	cmp	r3, #1
 8005eec:	d923      	bls.n	8005f36 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	68da      	ldr	r2, [r3, #12]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef8:	b292      	uxth	r2, r2
 8005efa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f00:	1c9a      	adds	r2, r3, #2
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	3b02      	subs	r3, #2
 8005f10:	b29a      	uxth	r2, r3
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d81f      	bhi.n	8005f64 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	685a      	ldr	r2, [r3, #4]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f32:	605a      	str	r2, [r3, #4]
 8005f34:	e016      	b.n	8005f64 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f103 020c 	add.w	r2, r3, #12
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f42:	7812      	ldrb	r2, [r2, #0]
 8005f44:	b2d2      	uxtb	r2, r2
 8005f46:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4c:	1c5a      	adds	r2, r3, #1
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	3b01      	subs	r3, #1
 8005f5c:	b29a      	uxth	r2, r3
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f64:	2301      	movs	r3, #1
 8005f66:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f68:	f7fd f8ee 	bl	8003148 <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d803      	bhi.n	8005f80 <HAL_SPI_TransmitReceive+0x3c2>
 8005f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f7e:	d102      	bne.n	8005f86 <HAL_SPI_TransmitReceive+0x3c8>
 8005f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d103      	bne.n	8005f8e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005f8c:	e01c      	b.n	8005fc8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	f47f af5b 	bne.w	8005e50 <HAL_SPI_TransmitReceive+0x292>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	f47f af54 	bne.w	8005e50 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fa8:	69fa      	ldr	r2, [r7, #28]
 8005faa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f000 f945 	bl	800623c <SPI_EndRxTxTransaction>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d006      	beq.n	8005fc6 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	661a      	str	r2, [r3, #96]	; 0x60
 8005fc4:	e000      	b.n	8005fc8 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005fc6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005fd8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3728      	adds	r7, #40	; 0x28
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}

08005fe4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ff2:	b2db      	uxtb	r3, r3
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b088      	sub	sp, #32
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	603b      	str	r3, [r7, #0]
 800600c:	4613      	mov	r3, r2
 800600e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006010:	f7fd f89a 	bl	8003148 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006018:	1a9b      	subs	r3, r3, r2
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	4413      	add	r3, r2
 800601e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006020:	f7fd f892 	bl	8003148 <HAL_GetTick>
 8006024:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006026:	4b39      	ldr	r3, [pc, #228]	; (800610c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	015b      	lsls	r3, r3, #5
 800602c:	0d1b      	lsrs	r3, r3, #20
 800602e:	69fa      	ldr	r2, [r7, #28]
 8006030:	fb02 f303 	mul.w	r3, r2, r3
 8006034:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006036:	e054      	b.n	80060e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800603e:	d050      	beq.n	80060e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006040:	f7fd f882 	bl	8003148 <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	69fa      	ldr	r2, [r7, #28]
 800604c:	429a      	cmp	r2, r3
 800604e:	d902      	bls.n	8006056 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d13d      	bne.n	80060d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	685a      	ldr	r2, [r3, #4]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006064:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800606e:	d111      	bne.n	8006094 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006078:	d004      	beq.n	8006084 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006082:	d107      	bne.n	8006094 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006092:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006098:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800609c:	d10f      	bne.n	80060be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060ac:	601a      	str	r2, [r3, #0]
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2200      	movs	r2, #0
 80060ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e017      	b.n	8006102 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80060d8:	2300      	movs	r3, #0
 80060da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	3b01      	subs	r3, #1
 80060e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	689a      	ldr	r2, [r3, #8]
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	4013      	ands	r3, r2
 80060ec:	68ba      	ldr	r2, [r7, #8]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	bf0c      	ite	eq
 80060f2:	2301      	moveq	r3, #1
 80060f4:	2300      	movne	r3, #0
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	461a      	mov	r2, r3
 80060fa:	79fb      	ldrb	r3, [r7, #7]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d19b      	bne.n	8006038 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	3720      	adds	r7, #32
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
 800610a:	bf00      	nop
 800610c:	200000fc 	.word	0x200000fc

08006110 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b08a      	sub	sp, #40	; 0x28
 8006114:	af00      	add	r7, sp, #0
 8006116:	60f8      	str	r0, [r7, #12]
 8006118:	60b9      	str	r1, [r7, #8]
 800611a:	607a      	str	r2, [r7, #4]
 800611c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800611e:	2300      	movs	r3, #0
 8006120:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006122:	f7fd f811 	bl	8003148 <HAL_GetTick>
 8006126:	4602      	mov	r2, r0
 8006128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800612a:	1a9b      	subs	r3, r3, r2
 800612c:	683a      	ldr	r2, [r7, #0]
 800612e:	4413      	add	r3, r2
 8006130:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006132:	f7fd f809 	bl	8003148 <HAL_GetTick>
 8006136:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	330c      	adds	r3, #12
 800613e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006140:	4b3d      	ldr	r3, [pc, #244]	; (8006238 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	4613      	mov	r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	4413      	add	r3, r2
 800614a:	00da      	lsls	r2, r3, #3
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	0d1b      	lsrs	r3, r3, #20
 8006150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006152:	fb02 f303 	mul.w	r3, r2, r3
 8006156:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006158:	e060      	b.n	800621c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006160:	d107      	bne.n	8006172 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d104      	bne.n	8006172 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006168:	69fb      	ldr	r3, [r7, #28]
 800616a:	781b      	ldrb	r3, [r3, #0]
 800616c:	b2db      	uxtb	r3, r3
 800616e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006170:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006178:	d050      	beq.n	800621c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800617a:	f7fc ffe5 	bl	8003148 <HAL_GetTick>
 800617e:	4602      	mov	r2, r0
 8006180:	6a3b      	ldr	r3, [r7, #32]
 8006182:	1ad3      	subs	r3, r2, r3
 8006184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006186:	429a      	cmp	r2, r3
 8006188:	d902      	bls.n	8006190 <SPI_WaitFifoStateUntilTimeout+0x80>
 800618a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618c:	2b00      	cmp	r3, #0
 800618e:	d13d      	bne.n	800620c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800619e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061a8:	d111      	bne.n	80061ce <SPI_WaitFifoStateUntilTimeout+0xbe>
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061b2:	d004      	beq.n	80061be <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061bc:	d107      	bne.n	80061ce <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061d6:	d10f      	bne.n	80061f8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061e6:	601a      	str	r2, [r3, #0]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2200      	movs	r2, #0
 8006204:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006208:	2303      	movs	r3, #3
 800620a:	e010      	b.n	800622e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006212:	2300      	movs	r3, #0
 8006214:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8006216:	69bb      	ldr	r3, [r7, #24]
 8006218:	3b01      	subs	r3, #1
 800621a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	689a      	ldr	r2, [r3, #8]
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	4013      	ands	r3, r2
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	429a      	cmp	r2, r3
 800622a:	d196      	bne.n	800615a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800622c:	2300      	movs	r3, #0
}
 800622e:	4618      	mov	r0, r3
 8006230:	3728      	adds	r7, #40	; 0x28
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	200000fc 	.word	0x200000fc

0800623c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af02      	add	r7, sp, #8
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	9300      	str	r3, [sp, #0]
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	2200      	movs	r2, #0
 8006250:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006254:	68f8      	ldr	r0, [r7, #12]
 8006256:	f7ff ff5b 	bl	8006110 <SPI_WaitFifoStateUntilTimeout>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d007      	beq.n	8006270 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006264:	f043 0220 	orr.w	r2, r3, #32
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800626c:	2303      	movs	r3, #3
 800626e:	e027      	b.n	80062c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	9300      	str	r3, [sp, #0]
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	2200      	movs	r2, #0
 8006278:	2180      	movs	r1, #128	; 0x80
 800627a:	68f8      	ldr	r0, [r7, #12]
 800627c:	f7ff fec0 	bl	8006000 <SPI_WaitFlagStateUntilTimeout>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d007      	beq.n	8006296 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800628a:	f043 0220 	orr.w	r2, r3, #32
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006292:	2303      	movs	r3, #3
 8006294:	e014      	b.n	80062c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	9300      	str	r3, [sp, #0]
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	2200      	movs	r2, #0
 800629e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80062a2:	68f8      	ldr	r0, [r7, #12]
 80062a4:	f7ff ff34 	bl	8006110 <SPI_WaitFifoStateUntilTimeout>
 80062a8:	4603      	mov	r3, r0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d007      	beq.n	80062be <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062b2:	f043 0220 	orr.w	r2, r3, #32
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80062ba:	2303      	movs	r3, #3
 80062bc:	e000      	b.n	80062c0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b082      	sub	sp, #8
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d101      	bne.n	80062da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e040      	b.n	800635c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d106      	bne.n	80062f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f7fc fe64 	bl	8002fb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2224      	movs	r2, #36	; 0x24
 80062f4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f022 0201 	bic.w	r2, r2, #1
 8006304:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 f8c0 	bl	800648c <UART_SetConfig>
 800630c:	4603      	mov	r3, r0
 800630e:	2b01      	cmp	r3, #1
 8006310:	d101      	bne.n	8006316 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e022      	b.n	800635c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631a:	2b00      	cmp	r3, #0
 800631c:	d002      	beq.n	8006324 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f000 fa88 	bl	8006834 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	685a      	ldr	r2, [r3, #4]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006332:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	689a      	ldr	r2, [r3, #8]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006342:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f042 0201 	orr.w	r2, r2, #1
 8006352:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 fb0f 	bl	8006978 <UART_CheckIdleState>
 800635a:	4603      	mov	r3, r0
}
 800635c:	4618      	mov	r0, r3
 800635e:	3708      	adds	r7, #8
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}

08006364 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b08a      	sub	sp, #40	; 0x28
 8006368:	af02      	add	r7, sp, #8
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	603b      	str	r3, [r7, #0]
 8006370:	4613      	mov	r3, r2
 8006372:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006378:	2b20      	cmp	r3, #32
 800637a:	f040 8082 	bne.w	8006482 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d002      	beq.n	800638a <HAL_UART_Transmit+0x26>
 8006384:	88fb      	ldrh	r3, [r7, #6]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d101      	bne.n	800638e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e07a      	b.n	8006484 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006394:	2b01      	cmp	r3, #1
 8006396:	d101      	bne.n	800639c <HAL_UART_Transmit+0x38>
 8006398:	2302      	movs	r3, #2
 800639a:	e073      	b.n	8006484 <HAL_UART_Transmit+0x120>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2221      	movs	r2, #33	; 0x21
 80063b0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80063b2:	f7fc fec9 	bl	8003148 <HAL_GetTick>
 80063b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	88fa      	ldrh	r2, [r7, #6]
 80063bc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	88fa      	ldrh	r2, [r7, #6]
 80063c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063d0:	d108      	bne.n	80063e4 <HAL_UART_Transmit+0x80>
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d104      	bne.n	80063e4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80063da:	2300      	movs	r3, #0
 80063dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	61bb      	str	r3, [r7, #24]
 80063e2:	e003      	b.n	80063ec <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80063e8:	2300      	movs	r3, #0
 80063ea:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80063f4:	e02d      	b.n	8006452 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	9300      	str	r3, [sp, #0]
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	2200      	movs	r2, #0
 80063fe:	2180      	movs	r1, #128	; 0x80
 8006400:	68f8      	ldr	r0, [r7, #12]
 8006402:	f000 fb02 	bl	8006a0a <UART_WaitOnFlagUntilTimeout>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d001      	beq.n	8006410 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e039      	b.n	8006484 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006410:	69fb      	ldr	r3, [r7, #28]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d10b      	bne.n	800642e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	881a      	ldrh	r2, [r3, #0]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006422:	b292      	uxth	r2, r2
 8006424:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	3302      	adds	r3, #2
 800642a:	61bb      	str	r3, [r7, #24]
 800642c:	e008      	b.n	8006440 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800642e:	69fb      	ldr	r3, [r7, #28]
 8006430:	781a      	ldrb	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	b292      	uxth	r2, r2
 8006438:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	3301      	adds	r3, #1
 800643e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006446:	b29b      	uxth	r3, r3
 8006448:	3b01      	subs	r3, #1
 800644a:	b29a      	uxth	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006458:	b29b      	uxth	r3, r3
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1cb      	bne.n	80063f6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	9300      	str	r3, [sp, #0]
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	2200      	movs	r2, #0
 8006466:	2140      	movs	r1, #64	; 0x40
 8006468:	68f8      	ldr	r0, [r7, #12]
 800646a:	f000 face 	bl	8006a0a <UART_WaitOnFlagUntilTimeout>
 800646e:	4603      	mov	r3, r0
 8006470:	2b00      	cmp	r3, #0
 8006472:	d001      	beq.n	8006478 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006474:	2303      	movs	r3, #3
 8006476:	e005      	b.n	8006484 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2220      	movs	r2, #32
 800647c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800647e:	2300      	movs	r3, #0
 8006480:	e000      	b.n	8006484 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006482:	2302      	movs	r3, #2
  }
}
 8006484:	4618      	mov	r0, r3
 8006486:	3720      	adds	r7, #32
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}

0800648c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b088      	sub	sp, #32
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006494:	2300      	movs	r3, #0
 8006496:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	689a      	ldr	r2, [r3, #8]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	691b      	ldr	r3, [r3, #16]
 80064a0:	431a      	orrs	r2, r3
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	69db      	ldr	r3, [r3, #28]
 80064ac:	4313      	orrs	r3, r2
 80064ae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80064ba:	f023 030c 	bic.w	r3, r3, #12
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	6812      	ldr	r2, [r2, #0]
 80064c2:	6979      	ldr	r1, [r7, #20]
 80064c4:	430b      	orrs	r3, r1
 80064c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	68da      	ldr	r2, [r3, #12]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a1b      	ldr	r3, [r3, #32]
 80064e8:	697a      	ldr	r2, [r7, #20]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	697a      	ldr	r2, [r7, #20]
 80064fe:	430a      	orrs	r2, r1
 8006500:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4aae      	ldr	r2, [pc, #696]	; (80067c0 <UART_SetConfig+0x334>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d120      	bne.n	800654e <UART_SetConfig+0xc2>
 800650c:	4bad      	ldr	r3, [pc, #692]	; (80067c4 <UART_SetConfig+0x338>)
 800650e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006510:	f003 0303 	and.w	r3, r3, #3
 8006514:	2b03      	cmp	r3, #3
 8006516:	d817      	bhi.n	8006548 <UART_SetConfig+0xbc>
 8006518:	a201      	add	r2, pc, #4	; (adr r2, 8006520 <UART_SetConfig+0x94>)
 800651a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800651e:	bf00      	nop
 8006520:	08006531 	.word	0x08006531
 8006524:	0800653d 	.word	0x0800653d
 8006528:	08006543 	.word	0x08006543
 800652c:	08006537 	.word	0x08006537
 8006530:	2301      	movs	r3, #1
 8006532:	77fb      	strb	r3, [r7, #31]
 8006534:	e0b5      	b.n	80066a2 <UART_SetConfig+0x216>
 8006536:	2302      	movs	r3, #2
 8006538:	77fb      	strb	r3, [r7, #31]
 800653a:	e0b2      	b.n	80066a2 <UART_SetConfig+0x216>
 800653c:	2304      	movs	r3, #4
 800653e:	77fb      	strb	r3, [r7, #31]
 8006540:	e0af      	b.n	80066a2 <UART_SetConfig+0x216>
 8006542:	2308      	movs	r3, #8
 8006544:	77fb      	strb	r3, [r7, #31]
 8006546:	e0ac      	b.n	80066a2 <UART_SetConfig+0x216>
 8006548:	2310      	movs	r3, #16
 800654a:	77fb      	strb	r3, [r7, #31]
 800654c:	e0a9      	b.n	80066a2 <UART_SetConfig+0x216>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a9d      	ldr	r2, [pc, #628]	; (80067c8 <UART_SetConfig+0x33c>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d124      	bne.n	80065a2 <UART_SetConfig+0x116>
 8006558:	4b9a      	ldr	r3, [pc, #616]	; (80067c4 <UART_SetConfig+0x338>)
 800655a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800655c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006560:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006564:	d011      	beq.n	800658a <UART_SetConfig+0xfe>
 8006566:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800656a:	d817      	bhi.n	800659c <UART_SetConfig+0x110>
 800656c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006570:	d011      	beq.n	8006596 <UART_SetConfig+0x10a>
 8006572:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006576:	d811      	bhi.n	800659c <UART_SetConfig+0x110>
 8006578:	2b00      	cmp	r3, #0
 800657a:	d003      	beq.n	8006584 <UART_SetConfig+0xf8>
 800657c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006580:	d006      	beq.n	8006590 <UART_SetConfig+0x104>
 8006582:	e00b      	b.n	800659c <UART_SetConfig+0x110>
 8006584:	2300      	movs	r3, #0
 8006586:	77fb      	strb	r3, [r7, #31]
 8006588:	e08b      	b.n	80066a2 <UART_SetConfig+0x216>
 800658a:	2302      	movs	r3, #2
 800658c:	77fb      	strb	r3, [r7, #31]
 800658e:	e088      	b.n	80066a2 <UART_SetConfig+0x216>
 8006590:	2304      	movs	r3, #4
 8006592:	77fb      	strb	r3, [r7, #31]
 8006594:	e085      	b.n	80066a2 <UART_SetConfig+0x216>
 8006596:	2308      	movs	r3, #8
 8006598:	77fb      	strb	r3, [r7, #31]
 800659a:	e082      	b.n	80066a2 <UART_SetConfig+0x216>
 800659c:	2310      	movs	r3, #16
 800659e:	77fb      	strb	r3, [r7, #31]
 80065a0:	e07f      	b.n	80066a2 <UART_SetConfig+0x216>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a89      	ldr	r2, [pc, #548]	; (80067cc <UART_SetConfig+0x340>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d124      	bne.n	80065f6 <UART_SetConfig+0x16a>
 80065ac:	4b85      	ldr	r3, [pc, #532]	; (80067c4 <UART_SetConfig+0x338>)
 80065ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065b0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80065b4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80065b8:	d011      	beq.n	80065de <UART_SetConfig+0x152>
 80065ba:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80065be:	d817      	bhi.n	80065f0 <UART_SetConfig+0x164>
 80065c0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80065c4:	d011      	beq.n	80065ea <UART_SetConfig+0x15e>
 80065c6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80065ca:	d811      	bhi.n	80065f0 <UART_SetConfig+0x164>
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d003      	beq.n	80065d8 <UART_SetConfig+0x14c>
 80065d0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80065d4:	d006      	beq.n	80065e4 <UART_SetConfig+0x158>
 80065d6:	e00b      	b.n	80065f0 <UART_SetConfig+0x164>
 80065d8:	2300      	movs	r3, #0
 80065da:	77fb      	strb	r3, [r7, #31]
 80065dc:	e061      	b.n	80066a2 <UART_SetConfig+0x216>
 80065de:	2302      	movs	r3, #2
 80065e0:	77fb      	strb	r3, [r7, #31]
 80065e2:	e05e      	b.n	80066a2 <UART_SetConfig+0x216>
 80065e4:	2304      	movs	r3, #4
 80065e6:	77fb      	strb	r3, [r7, #31]
 80065e8:	e05b      	b.n	80066a2 <UART_SetConfig+0x216>
 80065ea:	2308      	movs	r3, #8
 80065ec:	77fb      	strb	r3, [r7, #31]
 80065ee:	e058      	b.n	80066a2 <UART_SetConfig+0x216>
 80065f0:	2310      	movs	r3, #16
 80065f2:	77fb      	strb	r3, [r7, #31]
 80065f4:	e055      	b.n	80066a2 <UART_SetConfig+0x216>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a75      	ldr	r2, [pc, #468]	; (80067d0 <UART_SetConfig+0x344>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d124      	bne.n	800664a <UART_SetConfig+0x1be>
 8006600:	4b70      	ldr	r3, [pc, #448]	; (80067c4 <UART_SetConfig+0x338>)
 8006602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006604:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006608:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800660c:	d011      	beq.n	8006632 <UART_SetConfig+0x1a6>
 800660e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006612:	d817      	bhi.n	8006644 <UART_SetConfig+0x1b8>
 8006614:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006618:	d011      	beq.n	800663e <UART_SetConfig+0x1b2>
 800661a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800661e:	d811      	bhi.n	8006644 <UART_SetConfig+0x1b8>
 8006620:	2b00      	cmp	r3, #0
 8006622:	d003      	beq.n	800662c <UART_SetConfig+0x1a0>
 8006624:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006628:	d006      	beq.n	8006638 <UART_SetConfig+0x1ac>
 800662a:	e00b      	b.n	8006644 <UART_SetConfig+0x1b8>
 800662c:	2300      	movs	r3, #0
 800662e:	77fb      	strb	r3, [r7, #31]
 8006630:	e037      	b.n	80066a2 <UART_SetConfig+0x216>
 8006632:	2302      	movs	r3, #2
 8006634:	77fb      	strb	r3, [r7, #31]
 8006636:	e034      	b.n	80066a2 <UART_SetConfig+0x216>
 8006638:	2304      	movs	r3, #4
 800663a:	77fb      	strb	r3, [r7, #31]
 800663c:	e031      	b.n	80066a2 <UART_SetConfig+0x216>
 800663e:	2308      	movs	r3, #8
 8006640:	77fb      	strb	r3, [r7, #31]
 8006642:	e02e      	b.n	80066a2 <UART_SetConfig+0x216>
 8006644:	2310      	movs	r3, #16
 8006646:	77fb      	strb	r3, [r7, #31]
 8006648:	e02b      	b.n	80066a2 <UART_SetConfig+0x216>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a61      	ldr	r2, [pc, #388]	; (80067d4 <UART_SetConfig+0x348>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d124      	bne.n	800669e <UART_SetConfig+0x212>
 8006654:	4b5b      	ldr	r3, [pc, #364]	; (80067c4 <UART_SetConfig+0x338>)
 8006656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006658:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800665c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006660:	d011      	beq.n	8006686 <UART_SetConfig+0x1fa>
 8006662:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006666:	d817      	bhi.n	8006698 <UART_SetConfig+0x20c>
 8006668:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800666c:	d011      	beq.n	8006692 <UART_SetConfig+0x206>
 800666e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006672:	d811      	bhi.n	8006698 <UART_SetConfig+0x20c>
 8006674:	2b00      	cmp	r3, #0
 8006676:	d003      	beq.n	8006680 <UART_SetConfig+0x1f4>
 8006678:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800667c:	d006      	beq.n	800668c <UART_SetConfig+0x200>
 800667e:	e00b      	b.n	8006698 <UART_SetConfig+0x20c>
 8006680:	2300      	movs	r3, #0
 8006682:	77fb      	strb	r3, [r7, #31]
 8006684:	e00d      	b.n	80066a2 <UART_SetConfig+0x216>
 8006686:	2302      	movs	r3, #2
 8006688:	77fb      	strb	r3, [r7, #31]
 800668a:	e00a      	b.n	80066a2 <UART_SetConfig+0x216>
 800668c:	2304      	movs	r3, #4
 800668e:	77fb      	strb	r3, [r7, #31]
 8006690:	e007      	b.n	80066a2 <UART_SetConfig+0x216>
 8006692:	2308      	movs	r3, #8
 8006694:	77fb      	strb	r3, [r7, #31]
 8006696:	e004      	b.n	80066a2 <UART_SetConfig+0x216>
 8006698:	2310      	movs	r3, #16
 800669a:	77fb      	strb	r3, [r7, #31]
 800669c:	e001      	b.n	80066a2 <UART_SetConfig+0x216>
 800669e:	2310      	movs	r3, #16
 80066a0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	69db      	ldr	r3, [r3, #28]
 80066a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066aa:	d15c      	bne.n	8006766 <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 80066ac:	7ffb      	ldrb	r3, [r7, #31]
 80066ae:	2b08      	cmp	r3, #8
 80066b0:	d827      	bhi.n	8006702 <UART_SetConfig+0x276>
 80066b2:	a201      	add	r2, pc, #4	; (adr r2, 80066b8 <UART_SetConfig+0x22c>)
 80066b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066b8:	080066dd 	.word	0x080066dd
 80066bc:	080066e5 	.word	0x080066e5
 80066c0:	080066ed 	.word	0x080066ed
 80066c4:	08006703 	.word	0x08006703
 80066c8:	080066f3 	.word	0x080066f3
 80066cc:	08006703 	.word	0x08006703
 80066d0:	08006703 	.word	0x08006703
 80066d4:	08006703 	.word	0x08006703
 80066d8:	080066fb 	.word	0x080066fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066dc:	f7fe ffa8 	bl	8005630 <HAL_RCC_GetPCLK1Freq>
 80066e0:	61b8      	str	r0, [r7, #24]
        break;
 80066e2:	e013      	b.n	800670c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066e4:	f7fe ffc6 	bl	8005674 <HAL_RCC_GetPCLK2Freq>
 80066e8:	61b8      	str	r0, [r7, #24]
        break;
 80066ea:	e00f      	b.n	800670c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066ec:	4b3a      	ldr	r3, [pc, #232]	; (80067d8 <UART_SetConfig+0x34c>)
 80066ee:	61bb      	str	r3, [r7, #24]
        break;
 80066f0:	e00c      	b.n	800670c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066f2:	f7fe ff27 	bl	8005544 <HAL_RCC_GetSysClockFreq>
 80066f6:	61b8      	str	r0, [r7, #24]
        break;
 80066f8:	e008      	b.n	800670c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066fe:	61bb      	str	r3, [r7, #24]
        break;
 8006700:	e004      	b.n	800670c <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8006702:	2300      	movs	r3, #0
 8006704:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	77bb      	strb	r3, [r7, #30]
        break;
 800670a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	2b00      	cmp	r3, #0
 8006710:	f000 8085 	beq.w	800681e <UART_SetConfig+0x392>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006714:	69bb      	ldr	r3, [r7, #24]
 8006716:	005a      	lsls	r2, r3, #1
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	085b      	lsrs	r3, r3, #1
 800671e:	441a      	add	r2, r3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	fbb2 f3f3 	udiv	r3, r2, r3
 8006728:	b29b      	uxth	r3, r3
 800672a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	2b0f      	cmp	r3, #15
 8006730:	d916      	bls.n	8006760 <UART_SetConfig+0x2d4>
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006738:	d212      	bcs.n	8006760 <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	b29b      	uxth	r3, r3
 800673e:	f023 030f 	bic.w	r3, r3, #15
 8006742:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	085b      	lsrs	r3, r3, #1
 8006748:	b29b      	uxth	r3, r3
 800674a:	f003 0307 	and.w	r3, r3, #7
 800674e:	b29a      	uxth	r2, r3
 8006750:	89fb      	ldrh	r3, [r7, #14]
 8006752:	4313      	orrs	r3, r2
 8006754:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	89fa      	ldrh	r2, [r7, #14]
 800675c:	60da      	str	r2, [r3, #12]
 800675e:	e05e      	b.n	800681e <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	77bb      	strb	r3, [r7, #30]
 8006764:	e05b      	b.n	800681e <UART_SetConfig+0x392>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006766:	7ffb      	ldrb	r3, [r7, #31]
 8006768:	2b08      	cmp	r3, #8
 800676a:	d837      	bhi.n	80067dc <UART_SetConfig+0x350>
 800676c:	a201      	add	r2, pc, #4	; (adr r2, 8006774 <UART_SetConfig+0x2e8>)
 800676e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006772:	bf00      	nop
 8006774:	08006799 	.word	0x08006799
 8006778:	080067a1 	.word	0x080067a1
 800677c:	080067a9 	.word	0x080067a9
 8006780:	080067dd 	.word	0x080067dd
 8006784:	080067af 	.word	0x080067af
 8006788:	080067dd 	.word	0x080067dd
 800678c:	080067dd 	.word	0x080067dd
 8006790:	080067dd 	.word	0x080067dd
 8006794:	080067b7 	.word	0x080067b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006798:	f7fe ff4a 	bl	8005630 <HAL_RCC_GetPCLK1Freq>
 800679c:	61b8      	str	r0, [r7, #24]
        break;
 800679e:	e022      	b.n	80067e6 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067a0:	f7fe ff68 	bl	8005674 <HAL_RCC_GetPCLK2Freq>
 80067a4:	61b8      	str	r0, [r7, #24]
        break;
 80067a6:	e01e      	b.n	80067e6 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067a8:	4b0b      	ldr	r3, [pc, #44]	; (80067d8 <UART_SetConfig+0x34c>)
 80067aa:	61bb      	str	r3, [r7, #24]
        break;
 80067ac:	e01b      	b.n	80067e6 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067ae:	f7fe fec9 	bl	8005544 <HAL_RCC_GetSysClockFreq>
 80067b2:	61b8      	str	r0, [r7, #24]
        break;
 80067b4:	e017      	b.n	80067e6 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067ba:	61bb      	str	r3, [r7, #24]
        break;
 80067bc:	e013      	b.n	80067e6 <UART_SetConfig+0x35a>
 80067be:	bf00      	nop
 80067c0:	40013800 	.word	0x40013800
 80067c4:	40021000 	.word	0x40021000
 80067c8:	40004400 	.word	0x40004400
 80067cc:	40004800 	.word	0x40004800
 80067d0:	40004c00 	.word	0x40004c00
 80067d4:	40005000 	.word	0x40005000
 80067d8:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80067dc:	2300      	movs	r3, #0
 80067de:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	77bb      	strb	r3, [r7, #30]
        break;
 80067e4:	bf00      	nop
    }

    if (pclk != 0U)
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d018      	beq.n	800681e <UART_SetConfig+0x392>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	085a      	lsrs	r2, r3, #1
 80067f2:	69bb      	ldr	r3, [r7, #24]
 80067f4:	441a      	add	r2, r3
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80067fe:	b29b      	uxth	r3, r3
 8006800:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	2b0f      	cmp	r3, #15
 8006806:	d908      	bls.n	800681a <UART_SetConfig+0x38e>
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800680e:	d204      	bcs.n	800681a <UART_SetConfig+0x38e>
      {
        huart->Instance->BRR = usartdiv;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	693a      	ldr	r2, [r7, #16]
 8006816:	60da      	str	r2, [r3, #12]
 8006818:	e001      	b.n	800681e <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800682a:	7fbb      	ldrb	r3, [r7, #30]
}
 800682c:	4618      	mov	r0, r3
 800682e:	3720      	adds	r7, #32
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006840:	f003 0301 	and.w	r3, r3, #1
 8006844:	2b00      	cmp	r3, #0
 8006846:	d00a      	beq.n	800685e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	430a      	orrs	r2, r1
 800685c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006862:	f003 0302 	and.w	r3, r3, #2
 8006866:	2b00      	cmp	r3, #0
 8006868:	d00a      	beq.n	8006880 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	430a      	orrs	r2, r1
 800687e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006884:	f003 0304 	and.w	r3, r3, #4
 8006888:	2b00      	cmp	r3, #0
 800688a:	d00a      	beq.n	80068a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	430a      	orrs	r2, r1
 80068a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a6:	f003 0308 	and.w	r3, r3, #8
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00a      	beq.n	80068c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	430a      	orrs	r2, r1
 80068c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c8:	f003 0310 	and.w	r3, r3, #16
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00a      	beq.n	80068e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ea:	f003 0320 	and.w	r3, r3, #32
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00a      	beq.n	8006908 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	430a      	orrs	r2, r1
 8006906:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006910:	2b00      	cmp	r3, #0
 8006912:	d01a      	beq.n	800694a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	430a      	orrs	r2, r1
 8006928:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800692e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006932:	d10a      	bne.n	800694a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	430a      	orrs	r2, r1
 8006948:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00a      	beq.n	800696c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	430a      	orrs	r2, r1
 800696a:	605a      	str	r2, [r3, #4]
  }
}
 800696c:	bf00      	nop
 800696e:	370c      	adds	r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b086      	sub	sp, #24
 800697c:	af02      	add	r7, sp, #8
 800697e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006988:	f7fc fbde 	bl	8003148 <HAL_GetTick>
 800698c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0308 	and.w	r3, r3, #8
 8006998:	2b08      	cmp	r3, #8
 800699a:	d10e      	bne.n	80069ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800699c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 f82d 	bl	8006a0a <UART_WaitOnFlagUntilTimeout>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e023      	b.n	8006a02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 0304 	and.w	r3, r3, #4
 80069c4:	2b04      	cmp	r3, #4
 80069c6:	d10e      	bne.n	80069e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069cc:	9300      	str	r3, [sp, #0]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f000 f817 	bl	8006a0a <UART_WaitOnFlagUntilTimeout>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d001      	beq.n	80069e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069e2:	2303      	movs	r3, #3
 80069e4:	e00d      	b.n	8006a02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2220      	movs	r2, #32
 80069ea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2220      	movs	r2, #32
 80069f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006a00:	2300      	movs	r3, #0
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b09c      	sub	sp, #112	; 0x70
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	60f8      	str	r0, [r7, #12]
 8006a12:	60b9      	str	r1, [r7, #8]
 8006a14:	603b      	str	r3, [r7, #0]
 8006a16:	4613      	mov	r3, r2
 8006a18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a1a:	e0a5      	b.n	8006b68 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a22:	f000 80a1 	beq.w	8006b68 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a26:	f7fc fb8f 	bl	8003148 <HAL_GetTick>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d302      	bcc.n	8006a3c <UART_WaitOnFlagUntilTimeout+0x32>
 8006a36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d13e      	bne.n	8006aba <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a44:	e853 3f00 	ldrex	r3, [r3]
 8006a48:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006a4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a4c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006a50:	667b      	str	r3, [r7, #100]	; 0x64
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	461a      	mov	r2, r3
 8006a58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a5c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a60:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006a62:	e841 2300 	strex	r3, r2, [r1]
 8006a66:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006a68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1e6      	bne.n	8006a3c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	3308      	adds	r3, #8
 8006a74:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a78:	e853 3f00 	ldrex	r3, [r3]
 8006a7c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a80:	f023 0301 	bic.w	r3, r3, #1
 8006a84:	663b      	str	r3, [r7, #96]	; 0x60
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	3308      	adds	r3, #8
 8006a8c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006a8e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006a90:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a92:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006a94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a96:	e841 2300 	strex	r3, r2, [r1]
 8006a9a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006a9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d1e5      	bne.n	8006a6e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2220      	movs	r2, #32
 8006aa6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2220      	movs	r2, #32
 8006aac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006ab6:	2303      	movs	r3, #3
 8006ab8:	e067      	b.n	8006b8a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 0304 	and.w	r3, r3, #4
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d04f      	beq.n	8006b68 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	69db      	ldr	r3, [r3, #28]
 8006ace:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ad2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ad6:	d147      	bne.n	8006b68 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ae0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aea:	e853 3f00 	ldrex	r3, [r3]
 8006aee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006af6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	461a      	mov	r2, r3
 8006afe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b00:	637b      	str	r3, [r7, #52]	; 0x34
 8006b02:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b04:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006b06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b08:	e841 2300 	strex	r3, r2, [r1]
 8006b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d1e6      	bne.n	8006ae2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	3308      	adds	r3, #8
 8006b1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	e853 3f00 	ldrex	r3, [r3]
 8006b22:	613b      	str	r3, [r7, #16]
   return(result);
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	f023 0301 	bic.w	r3, r3, #1
 8006b2a:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	3308      	adds	r3, #8
 8006b32:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006b34:	623a      	str	r2, [r7, #32]
 8006b36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b38:	69f9      	ldr	r1, [r7, #28]
 8006b3a:	6a3a      	ldr	r2, [r7, #32]
 8006b3c:	e841 2300 	strex	r3, r2, [r1]
 8006b40:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1e5      	bne.n	8006b14 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2220      	movs	r2, #32
 8006b4c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2220      	movs	r2, #32
 8006b52:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2220      	movs	r2, #32
 8006b58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e010      	b.n	8006b8a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	69da      	ldr	r2, [r3, #28]
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	4013      	ands	r3, r2
 8006b72:	68ba      	ldr	r2, [r7, #8]
 8006b74:	429a      	cmp	r2, r3
 8006b76:	bf0c      	ite	eq
 8006b78:	2301      	moveq	r3, #1
 8006b7a:	2300      	movne	r3, #0
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	461a      	mov	r2, r3
 8006b80:	79fb      	ldrb	r3, [r7, #7]
 8006b82:	429a      	cmp	r2, r3
 8006b84:	f43f af4a 	beq.w	8006a1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3770      	adds	r7, #112	; 0x70
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
	...

08006b94 <atanf>:
 8006b94:	b538      	push	{r3, r4, r5, lr}
 8006b96:	ee10 5a10 	vmov	r5, s0
 8006b9a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8006b9e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8006ba2:	eef0 7a40 	vmov.f32	s15, s0
 8006ba6:	db10      	blt.n	8006bca <atanf+0x36>
 8006ba8:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006bac:	dd04      	ble.n	8006bb8 <atanf+0x24>
 8006bae:	ee70 7a00 	vadd.f32	s15, s0, s0
 8006bb2:	eeb0 0a67 	vmov.f32	s0, s15
 8006bb6:	bd38      	pop	{r3, r4, r5, pc}
 8006bb8:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8006cf0 <atanf+0x15c>
 8006bbc:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8006cf4 <atanf+0x160>
 8006bc0:	2d00      	cmp	r5, #0
 8006bc2:	bfd8      	it	le
 8006bc4:	eef0 7a40 	vmovle.f32	s15, s0
 8006bc8:	e7f3      	b.n	8006bb2 <atanf+0x1e>
 8006bca:	4b4b      	ldr	r3, [pc, #300]	; (8006cf8 <atanf+0x164>)
 8006bcc:	429c      	cmp	r4, r3
 8006bce:	dc10      	bgt.n	8006bf2 <atanf+0x5e>
 8006bd0:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8006bd4:	da0a      	bge.n	8006bec <atanf+0x58>
 8006bd6:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8006cfc <atanf+0x168>
 8006bda:	ee30 7a07 	vadd.f32	s14, s0, s14
 8006bde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006be2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8006be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bea:	dce2      	bgt.n	8006bb2 <atanf+0x1e>
 8006bec:	f04f 33ff 	mov.w	r3, #4294967295
 8006bf0:	e013      	b.n	8006c1a <atanf+0x86>
 8006bf2:	f000 f8e3 	bl	8006dbc <fabsf>
 8006bf6:	4b42      	ldr	r3, [pc, #264]	; (8006d00 <atanf+0x16c>)
 8006bf8:	429c      	cmp	r4, r3
 8006bfa:	dc4f      	bgt.n	8006c9c <atanf+0x108>
 8006bfc:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8006c00:	429c      	cmp	r4, r3
 8006c02:	dc41      	bgt.n	8006c88 <atanf+0xf4>
 8006c04:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8006c08:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006c0c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006c10:	2300      	movs	r3, #0
 8006c12:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006c16:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006c1a:	1c5a      	adds	r2, r3, #1
 8006c1c:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8006c20:	eddf 5a38 	vldr	s11, [pc, #224]	; 8006d04 <atanf+0x170>
 8006c24:	ed9f 6a38 	vldr	s12, [pc, #224]	; 8006d08 <atanf+0x174>
 8006c28:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8006d0c <atanf+0x178>
 8006c2c:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8006d10 <atanf+0x17c>
 8006c30:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8006c34:	eea7 6a25 	vfma.f32	s12, s14, s11
 8006c38:	eddf 5a36 	vldr	s11, [pc, #216]	; 8006d14 <atanf+0x180>
 8006c3c:	eee6 5a07 	vfma.f32	s11, s12, s14
 8006c40:	ed9f 6a35 	vldr	s12, [pc, #212]	; 8006d18 <atanf+0x184>
 8006c44:	eea5 6a87 	vfma.f32	s12, s11, s14
 8006c48:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006d1c <atanf+0x188>
 8006c4c:	eee6 5a07 	vfma.f32	s11, s12, s14
 8006c50:	ed9f 6a33 	vldr	s12, [pc, #204]	; 8006d20 <atanf+0x18c>
 8006c54:	eea5 6a87 	vfma.f32	s12, s11, s14
 8006c58:	eddf 5a32 	vldr	s11, [pc, #200]	; 8006d24 <atanf+0x190>
 8006c5c:	eee7 5a05 	vfma.f32	s11, s14, s10
 8006c60:	ed9f 5a31 	vldr	s10, [pc, #196]	; 8006d28 <atanf+0x194>
 8006c64:	eea5 5a87 	vfma.f32	s10, s11, s14
 8006c68:	eddf 5a30 	vldr	s11, [pc, #192]	; 8006d2c <atanf+0x198>
 8006c6c:	eee5 5a07 	vfma.f32	s11, s10, s14
 8006c70:	eea5 0a87 	vfma.f32	s0, s11, s14
 8006c74:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006c78:	eea6 0a26 	vfma.f32	s0, s12, s13
 8006c7c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006c80:	d121      	bne.n	8006cc6 <atanf+0x132>
 8006c82:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8006c86:	e794      	b.n	8006bb2 <atanf+0x1e>
 8006c88:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006c8c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006c90:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006c94:	2301      	movs	r3, #1
 8006c96:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006c9a:	e7be      	b.n	8006c1a <atanf+0x86>
 8006c9c:	4b24      	ldr	r3, [pc, #144]	; (8006d30 <atanf+0x19c>)
 8006c9e:	429c      	cmp	r4, r3
 8006ca0:	dc0b      	bgt.n	8006cba <atanf+0x126>
 8006ca2:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8006ca6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006caa:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006cae:	2302      	movs	r3, #2
 8006cb0:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006cb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cb8:	e7af      	b.n	8006c1a <atanf+0x86>
 8006cba:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006cbe:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	e7a9      	b.n	8006c1a <atanf+0x86>
 8006cc6:	4a1b      	ldr	r2, [pc, #108]	; (8006d34 <atanf+0x1a0>)
 8006cc8:	491b      	ldr	r1, [pc, #108]	; (8006d38 <atanf+0x1a4>)
 8006cca:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006cce:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8006cd2:	ed93 7a00 	vldr	s14, [r3]
 8006cd6:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006cda:	2d00      	cmp	r5, #0
 8006cdc:	ee70 7a67 	vsub.f32	s15, s0, s15
 8006ce0:	ed92 0a00 	vldr	s0, [r2]
 8006ce4:	ee70 7a67 	vsub.f32	s15, s0, s15
 8006ce8:	bfb8      	it	lt
 8006cea:	eef1 7a67 	vneglt.f32	s15, s15
 8006cee:	e760      	b.n	8006bb2 <atanf+0x1e>
 8006cf0:	3fc90fdb 	.word	0x3fc90fdb
 8006cf4:	bfc90fdb 	.word	0xbfc90fdb
 8006cf8:	3edfffff 	.word	0x3edfffff
 8006cfc:	7149f2ca 	.word	0x7149f2ca
 8006d00:	3f97ffff 	.word	0x3f97ffff
 8006d04:	3c8569d7 	.word	0x3c8569d7
 8006d08:	3d4bda59 	.word	0x3d4bda59
 8006d0c:	bd15a221 	.word	0xbd15a221
 8006d10:	be4ccccd 	.word	0xbe4ccccd
 8006d14:	3d886b35 	.word	0x3d886b35
 8006d18:	3dba2e6e 	.word	0x3dba2e6e
 8006d1c:	3e124925 	.word	0x3e124925
 8006d20:	3eaaaaab 	.word	0x3eaaaaab
 8006d24:	bd6ef16b 	.word	0xbd6ef16b
 8006d28:	bd9d8795 	.word	0xbd9d8795
 8006d2c:	bde38e38 	.word	0xbde38e38
 8006d30:	401bffff 	.word	0x401bffff
 8006d34:	0800a798 	.word	0x0800a798
 8006d38:	0800a7a8 	.word	0x0800a7a8

08006d3c <cosf>:
 8006d3c:	ee10 3a10 	vmov	r3, s0
 8006d40:	b507      	push	{r0, r1, r2, lr}
 8006d42:	4a1c      	ldr	r2, [pc, #112]	; (8006db4 <cosf+0x78>)
 8006d44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	dc04      	bgt.n	8006d56 <cosf+0x1a>
 8006d4c:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8006db8 <cosf+0x7c>
 8006d50:	f000 fafe 	bl	8007350 <__kernel_cosf>
 8006d54:	e004      	b.n	8006d60 <cosf+0x24>
 8006d56:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006d5a:	db04      	blt.n	8006d66 <cosf+0x2a>
 8006d5c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006d60:	b003      	add	sp, #12
 8006d62:	f85d fb04 	ldr.w	pc, [sp], #4
 8006d66:	4668      	mov	r0, sp
 8006d68:	f000 f9b2 	bl	80070d0 <__ieee754_rem_pio2f>
 8006d6c:	f000 0003 	and.w	r0, r0, #3
 8006d70:	2801      	cmp	r0, #1
 8006d72:	d007      	beq.n	8006d84 <cosf+0x48>
 8006d74:	2802      	cmp	r0, #2
 8006d76:	d00e      	beq.n	8006d96 <cosf+0x5a>
 8006d78:	b9a0      	cbnz	r0, 8006da4 <cosf+0x68>
 8006d7a:	eddd 0a01 	vldr	s1, [sp, #4]
 8006d7e:	ed9d 0a00 	vldr	s0, [sp]
 8006d82:	e7e5      	b.n	8006d50 <cosf+0x14>
 8006d84:	eddd 0a01 	vldr	s1, [sp, #4]
 8006d88:	ed9d 0a00 	vldr	s0, [sp]
 8006d8c:	f000 fdca 	bl	8007924 <__kernel_sinf>
 8006d90:	eeb1 0a40 	vneg.f32	s0, s0
 8006d94:	e7e4      	b.n	8006d60 <cosf+0x24>
 8006d96:	eddd 0a01 	vldr	s1, [sp, #4]
 8006d9a:	ed9d 0a00 	vldr	s0, [sp]
 8006d9e:	f000 fad7 	bl	8007350 <__kernel_cosf>
 8006da2:	e7f5      	b.n	8006d90 <cosf+0x54>
 8006da4:	eddd 0a01 	vldr	s1, [sp, #4]
 8006da8:	ed9d 0a00 	vldr	s0, [sp]
 8006dac:	2001      	movs	r0, #1
 8006dae:	f000 fdb9 	bl	8007924 <__kernel_sinf>
 8006db2:	e7d5      	b.n	8006d60 <cosf+0x24>
 8006db4:	3f490fd8 	.word	0x3f490fd8
 8006db8:	00000000 	.word	0x00000000

08006dbc <fabsf>:
 8006dbc:	ee10 3a10 	vmov	r3, s0
 8006dc0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006dc4:	ee00 3a10 	vmov	s0, r3
 8006dc8:	4770      	bx	lr
	...

08006dcc <sinf>:
 8006dcc:	ee10 3a10 	vmov	r3, s0
 8006dd0:	b507      	push	{r0, r1, r2, lr}
 8006dd2:	4a1d      	ldr	r2, [pc, #116]	; (8006e48 <sinf+0x7c>)
 8006dd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	dc05      	bgt.n	8006de8 <sinf+0x1c>
 8006ddc:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8006e4c <sinf+0x80>
 8006de0:	2000      	movs	r0, #0
 8006de2:	f000 fd9f 	bl	8007924 <__kernel_sinf>
 8006de6:	e004      	b.n	8006df2 <sinf+0x26>
 8006de8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006dec:	db04      	blt.n	8006df8 <sinf+0x2c>
 8006dee:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006df2:	b003      	add	sp, #12
 8006df4:	f85d fb04 	ldr.w	pc, [sp], #4
 8006df8:	4668      	mov	r0, sp
 8006dfa:	f000 f969 	bl	80070d0 <__ieee754_rem_pio2f>
 8006dfe:	f000 0003 	and.w	r0, r0, #3
 8006e02:	2801      	cmp	r0, #1
 8006e04:	d008      	beq.n	8006e18 <sinf+0x4c>
 8006e06:	2802      	cmp	r0, #2
 8006e08:	d00d      	beq.n	8006e26 <sinf+0x5a>
 8006e0a:	b9b0      	cbnz	r0, 8006e3a <sinf+0x6e>
 8006e0c:	eddd 0a01 	vldr	s1, [sp, #4]
 8006e10:	ed9d 0a00 	vldr	s0, [sp]
 8006e14:	2001      	movs	r0, #1
 8006e16:	e7e4      	b.n	8006de2 <sinf+0x16>
 8006e18:	eddd 0a01 	vldr	s1, [sp, #4]
 8006e1c:	ed9d 0a00 	vldr	s0, [sp]
 8006e20:	f000 fa96 	bl	8007350 <__kernel_cosf>
 8006e24:	e7e5      	b.n	8006df2 <sinf+0x26>
 8006e26:	eddd 0a01 	vldr	s1, [sp, #4]
 8006e2a:	ed9d 0a00 	vldr	s0, [sp]
 8006e2e:	2001      	movs	r0, #1
 8006e30:	f000 fd78 	bl	8007924 <__kernel_sinf>
 8006e34:	eeb1 0a40 	vneg.f32	s0, s0
 8006e38:	e7db      	b.n	8006df2 <sinf+0x26>
 8006e3a:	eddd 0a01 	vldr	s1, [sp, #4]
 8006e3e:	ed9d 0a00 	vldr	s0, [sp]
 8006e42:	f000 fa85 	bl	8007350 <__kernel_cosf>
 8006e46:	e7f5      	b.n	8006e34 <sinf+0x68>
 8006e48:	3f490fd8 	.word	0x3f490fd8
 8006e4c:	00000000 	.word	0x00000000

08006e50 <tanf>:
 8006e50:	ee10 3a10 	vmov	r3, s0
 8006e54:	b507      	push	{r0, r1, r2, lr}
 8006e56:	4a10      	ldr	r2, [pc, #64]	; (8006e98 <tanf+0x48>)
 8006e58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	dc05      	bgt.n	8006e6c <tanf+0x1c>
 8006e60:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8006e9c <tanf+0x4c>
 8006e64:	2001      	movs	r0, #1
 8006e66:	f000 fda5 	bl	80079b4 <__kernel_tanf>
 8006e6a:	e004      	b.n	8006e76 <tanf+0x26>
 8006e6c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006e70:	db04      	blt.n	8006e7c <tanf+0x2c>
 8006e72:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006e76:	b003      	add	sp, #12
 8006e78:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e7c:	4668      	mov	r0, sp
 8006e7e:	f000 f927 	bl	80070d0 <__ieee754_rem_pio2f>
 8006e82:	0040      	lsls	r0, r0, #1
 8006e84:	f000 0002 	and.w	r0, r0, #2
 8006e88:	eddd 0a01 	vldr	s1, [sp, #4]
 8006e8c:	ed9d 0a00 	vldr	s0, [sp]
 8006e90:	f1c0 0001 	rsb	r0, r0, #1
 8006e94:	e7e7      	b.n	8006e66 <tanf+0x16>
 8006e96:	bf00      	nop
 8006e98:	3f490fda 	.word	0x3f490fda
 8006e9c:	00000000 	.word	0x00000000

08006ea0 <asinf>:
 8006ea0:	b508      	push	{r3, lr}
 8006ea2:	ed2d 8b02 	vpush	{d8}
 8006ea6:	eeb0 8a40 	vmov.f32	s16, s0
 8006eaa:	f000 f82b 	bl	8006f04 <__ieee754_asinf>
 8006eae:	4b13      	ldr	r3, [pc, #76]	; (8006efc <asinf+0x5c>)
 8006eb0:	f993 3000 	ldrsb.w	r3, [r3]
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	eef0 8a40 	vmov.f32	s17, s0
 8006eba:	d01a      	beq.n	8006ef2 <asinf+0x52>
 8006ebc:	eeb4 8a48 	vcmp.f32	s16, s16
 8006ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ec4:	d615      	bvs.n	8006ef2 <asinf+0x52>
 8006ec6:	eeb0 0a48 	vmov.f32	s0, s16
 8006eca:	f7ff ff77 	bl	8006dbc <fabsf>
 8006ece:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006ed2:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8006ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eda:	dd0a      	ble.n	8006ef2 <asinf+0x52>
 8006edc:	f000 ff06 	bl	8007cec <__errno>
 8006ee0:	ecbd 8b02 	vpop	{d8}
 8006ee4:	2321      	movs	r3, #33	; 0x21
 8006ee6:	6003      	str	r3, [r0, #0]
 8006ee8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006eec:	4804      	ldr	r0, [pc, #16]	; (8006f00 <asinf+0x60>)
 8006eee:	f000 be85 	b.w	8007bfc <nanf>
 8006ef2:	eeb0 0a68 	vmov.f32	s0, s17
 8006ef6:	ecbd 8b02 	vpop	{d8}
 8006efa:	bd08      	pop	{r3, pc}
 8006efc:	20000105 	.word	0x20000105
 8006f00:	0800ae60 	.word	0x0800ae60

08006f04 <__ieee754_asinf>:
 8006f04:	b538      	push	{r3, r4, r5, lr}
 8006f06:	ee10 5a10 	vmov	r5, s0
 8006f0a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8006f0e:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006f12:	ed2d 8b04 	vpush	{d8-d9}
 8006f16:	d10c      	bne.n	8006f32 <__ieee754_asinf+0x2e>
 8006f18:	eddf 7a5d 	vldr	s15, [pc, #372]	; 8007090 <__ieee754_asinf+0x18c>
 8006f1c:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8007094 <__ieee754_asinf+0x190>
 8006f20:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006f24:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006f28:	eeb0 0a67 	vmov.f32	s0, s15
 8006f2c:	ecbd 8b04 	vpop	{d8-d9}
 8006f30:	bd38      	pop	{r3, r4, r5, pc}
 8006f32:	dd04      	ble.n	8006f3e <__ieee754_asinf+0x3a>
 8006f34:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006f38:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006f3c:	e7f6      	b.n	8006f2c <__ieee754_asinf+0x28>
 8006f3e:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8006f42:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8006f46:	da0b      	bge.n	8006f60 <__ieee754_asinf+0x5c>
 8006f48:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8006f4c:	da52      	bge.n	8006ff4 <__ieee754_asinf+0xf0>
 8006f4e:	eddf 7a52 	vldr	s15, [pc, #328]	; 8007098 <__ieee754_asinf+0x194>
 8006f52:	ee70 7a27 	vadd.f32	s15, s0, s15
 8006f56:	eef4 7ae8 	vcmpe.f32	s15, s17
 8006f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f5e:	dce5      	bgt.n	8006f2c <__ieee754_asinf+0x28>
 8006f60:	f7ff ff2c 	bl	8006dbc <fabsf>
 8006f64:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8006f68:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8006f6c:	ee20 8a08 	vmul.f32	s16, s0, s16
 8006f70:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800709c <__ieee754_asinf+0x198>
 8006f74:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80070a0 <__ieee754_asinf+0x19c>
 8006f78:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 80070a4 <__ieee754_asinf+0x1a0>
 8006f7c:	eea8 7a27 	vfma.f32	s14, s16, s15
 8006f80:	eddf 7a49 	vldr	s15, [pc, #292]	; 80070a8 <__ieee754_asinf+0x1a4>
 8006f84:	eee7 7a08 	vfma.f32	s15, s14, s16
 8006f88:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80070ac <__ieee754_asinf+0x1a8>
 8006f8c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8006f90:	eddf 7a47 	vldr	s15, [pc, #284]	; 80070b0 <__ieee754_asinf+0x1ac>
 8006f94:	eee7 7a08 	vfma.f32	s15, s14, s16
 8006f98:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80070b4 <__ieee754_asinf+0x1b0>
 8006f9c:	eea7 9a88 	vfma.f32	s18, s15, s16
 8006fa0:	eddf 7a45 	vldr	s15, [pc, #276]	; 80070b8 <__ieee754_asinf+0x1b4>
 8006fa4:	eee8 7a07 	vfma.f32	s15, s16, s14
 8006fa8:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80070bc <__ieee754_asinf+0x1b8>
 8006fac:	eea7 7a88 	vfma.f32	s14, s15, s16
 8006fb0:	eddf 7a43 	vldr	s15, [pc, #268]	; 80070c0 <__ieee754_asinf+0x1bc>
 8006fb4:	eee7 7a08 	vfma.f32	s15, s14, s16
 8006fb8:	eeb0 0a48 	vmov.f32	s0, s16
 8006fbc:	eee7 8a88 	vfma.f32	s17, s15, s16
 8006fc0:	f000 f9c2 	bl	8007348 <__ieee754_sqrtf>
 8006fc4:	4b3f      	ldr	r3, [pc, #252]	; (80070c4 <__ieee754_asinf+0x1c0>)
 8006fc6:	ee29 9a08 	vmul.f32	s18, s18, s16
 8006fca:	429c      	cmp	r4, r3
 8006fcc:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8006fd0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006fd4:	dd3d      	ble.n	8007052 <__ieee754_asinf+0x14e>
 8006fd6:	eea0 0a06 	vfma.f32	s0, s0, s12
 8006fda:	eddf 7a3b 	vldr	s15, [pc, #236]	; 80070c8 <__ieee754_asinf+0x1c4>
 8006fde:	eee0 7a26 	vfma.f32	s15, s0, s13
 8006fe2:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8007094 <__ieee754_asinf+0x190>
 8006fe6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006fea:	2d00      	cmp	r5, #0
 8006fec:	bfd8      	it	le
 8006fee:	eeb1 0a40 	vnegle.f32	s0, s0
 8006ff2:	e79b      	b.n	8006f2c <__ieee754_asinf+0x28>
 8006ff4:	ee60 7a00 	vmul.f32	s15, s0, s0
 8006ff8:	eddf 6a28 	vldr	s13, [pc, #160]	; 800709c <__ieee754_asinf+0x198>
 8006ffc:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80070a0 <__ieee754_asinf+0x19c>
 8007000:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 80070b4 <__ieee754_asinf+0x1b0>
 8007004:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8007008:	eddf 6a27 	vldr	s13, [pc, #156]	; 80070a8 <__ieee754_asinf+0x1a4>
 800700c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007010:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80070ac <__ieee754_asinf+0x1a8>
 8007014:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007018:	eddf 6a25 	vldr	s13, [pc, #148]	; 80070b0 <__ieee754_asinf+0x1ac>
 800701c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007020:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80070a4 <__ieee754_asinf+0x1a0>
 8007024:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007028:	eddf 6a23 	vldr	s13, [pc, #140]	; 80070b8 <__ieee754_asinf+0x1b4>
 800702c:	eee7 6a86 	vfma.f32	s13, s15, s12
 8007030:	ed9f 6a22 	vldr	s12, [pc, #136]	; 80070bc <__ieee754_asinf+0x1b8>
 8007034:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8007038:	eddf 6a21 	vldr	s13, [pc, #132]	; 80070c0 <__ieee754_asinf+0x1bc>
 800703c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8007040:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007044:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8007048:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800704c:	eea0 0a27 	vfma.f32	s0, s0, s15
 8007050:	e76c      	b.n	8006f2c <__ieee754_asinf+0x28>
 8007052:	ee10 3a10 	vmov	r3, s0
 8007056:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800705a:	f023 030f 	bic.w	r3, r3, #15
 800705e:	ee07 3a10 	vmov	s14, r3
 8007062:	eea7 8a47 	vfms.f32	s16, s14, s14
 8007066:	ee70 7a07 	vadd.f32	s15, s0, s14
 800706a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800706e:	eec8 5a27 	vdiv.f32	s11, s16, s15
 8007072:	eddf 7a07 	vldr	s15, [pc, #28]	; 8007090 <__ieee754_asinf+0x18c>
 8007076:	eee5 7ae6 	vfms.f32	s15, s11, s13
 800707a:	eed0 7a06 	vfnms.f32	s15, s0, s12
 800707e:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80070cc <__ieee754_asinf+0x1c8>
 8007082:	eeb0 6a40 	vmov.f32	s12, s0
 8007086:	eea7 6a66 	vfms.f32	s12, s14, s13
 800708a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800708e:	e7aa      	b.n	8006fe6 <__ieee754_asinf+0xe2>
 8007090:	b33bbd2e 	.word	0xb33bbd2e
 8007094:	3fc90fdb 	.word	0x3fc90fdb
 8007098:	7149f2ca 	.word	0x7149f2ca
 800709c:	3811ef08 	.word	0x3811ef08
 80070a0:	3a4f7f04 	.word	0x3a4f7f04
 80070a4:	3e2aaaab 	.word	0x3e2aaaab
 80070a8:	bd241146 	.word	0xbd241146
 80070ac:	3e4e0aa8 	.word	0x3e4e0aa8
 80070b0:	bea6b090 	.word	0xbea6b090
 80070b4:	3d9dc62e 	.word	0x3d9dc62e
 80070b8:	bf303361 	.word	0xbf303361
 80070bc:	4001572d 	.word	0x4001572d
 80070c0:	c019d139 	.word	0xc019d139
 80070c4:	3f799999 	.word	0x3f799999
 80070c8:	333bbd2e 	.word	0x333bbd2e
 80070cc:	3f490fdb 	.word	0x3f490fdb

080070d0 <__ieee754_rem_pio2f>:
 80070d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070d2:	ee10 6a10 	vmov	r6, s0
 80070d6:	4b8e      	ldr	r3, [pc, #568]	; (8007310 <__ieee754_rem_pio2f+0x240>)
 80070d8:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80070dc:	429d      	cmp	r5, r3
 80070de:	b087      	sub	sp, #28
 80070e0:	eef0 7a40 	vmov.f32	s15, s0
 80070e4:	4604      	mov	r4, r0
 80070e6:	dc05      	bgt.n	80070f4 <__ieee754_rem_pio2f+0x24>
 80070e8:	2300      	movs	r3, #0
 80070ea:	ed80 0a00 	vstr	s0, [r0]
 80070ee:	6043      	str	r3, [r0, #4]
 80070f0:	2000      	movs	r0, #0
 80070f2:	e01a      	b.n	800712a <__ieee754_rem_pio2f+0x5a>
 80070f4:	4b87      	ldr	r3, [pc, #540]	; (8007314 <__ieee754_rem_pio2f+0x244>)
 80070f6:	429d      	cmp	r5, r3
 80070f8:	dc46      	bgt.n	8007188 <__ieee754_rem_pio2f+0xb8>
 80070fa:	2e00      	cmp	r6, #0
 80070fc:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8007318 <__ieee754_rem_pio2f+0x248>
 8007100:	4b86      	ldr	r3, [pc, #536]	; (800731c <__ieee754_rem_pio2f+0x24c>)
 8007102:	f025 050f 	bic.w	r5, r5, #15
 8007106:	dd1f      	ble.n	8007148 <__ieee754_rem_pio2f+0x78>
 8007108:	429d      	cmp	r5, r3
 800710a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800710e:	d00e      	beq.n	800712e <__ieee754_rem_pio2f+0x5e>
 8007110:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8007320 <__ieee754_rem_pio2f+0x250>
 8007114:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8007118:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800711c:	ed80 0a00 	vstr	s0, [r0]
 8007120:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007124:	2001      	movs	r0, #1
 8007126:	edc4 7a01 	vstr	s15, [r4, #4]
 800712a:	b007      	add	sp, #28
 800712c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800712e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8007324 <__ieee754_rem_pio2f+0x254>
 8007132:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8007328 <__ieee754_rem_pio2f+0x258>
 8007136:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800713a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800713e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007142:	edc0 6a00 	vstr	s13, [r0]
 8007146:	e7eb      	b.n	8007120 <__ieee754_rem_pio2f+0x50>
 8007148:	429d      	cmp	r5, r3
 800714a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800714e:	d00e      	beq.n	800716e <__ieee754_rem_pio2f+0x9e>
 8007150:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8007320 <__ieee754_rem_pio2f+0x250>
 8007154:	ee37 0a87 	vadd.f32	s0, s15, s14
 8007158:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800715c:	ed80 0a00 	vstr	s0, [r0]
 8007160:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007164:	f04f 30ff 	mov.w	r0, #4294967295
 8007168:	edc4 7a01 	vstr	s15, [r4, #4]
 800716c:	e7dd      	b.n	800712a <__ieee754_rem_pio2f+0x5a>
 800716e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8007324 <__ieee754_rem_pio2f+0x254>
 8007172:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8007328 <__ieee754_rem_pio2f+0x258>
 8007176:	ee77 7a80 	vadd.f32	s15, s15, s0
 800717a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800717e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007182:	edc0 6a00 	vstr	s13, [r0]
 8007186:	e7eb      	b.n	8007160 <__ieee754_rem_pio2f+0x90>
 8007188:	4b68      	ldr	r3, [pc, #416]	; (800732c <__ieee754_rem_pio2f+0x25c>)
 800718a:	429d      	cmp	r5, r3
 800718c:	dc72      	bgt.n	8007274 <__ieee754_rem_pio2f+0x1a4>
 800718e:	f7ff fe15 	bl	8006dbc <fabsf>
 8007192:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8007330 <__ieee754_rem_pio2f+0x260>
 8007196:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800719a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800719e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80071a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80071a6:	ee17 0a90 	vmov	r0, s15
 80071aa:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8007318 <__ieee754_rem_pio2f+0x248>
 80071ae:	eea7 0a67 	vfms.f32	s0, s14, s15
 80071b2:	281f      	cmp	r0, #31
 80071b4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8007320 <__ieee754_rem_pio2f+0x250>
 80071b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071bc:	eeb1 6a47 	vneg.f32	s12, s14
 80071c0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80071c4:	ee16 2a90 	vmov	r2, s13
 80071c8:	dc1c      	bgt.n	8007204 <__ieee754_rem_pio2f+0x134>
 80071ca:	495a      	ldr	r1, [pc, #360]	; (8007334 <__ieee754_rem_pio2f+0x264>)
 80071cc:	1e47      	subs	r7, r0, #1
 80071ce:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80071d2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80071d6:	428b      	cmp	r3, r1
 80071d8:	d014      	beq.n	8007204 <__ieee754_rem_pio2f+0x134>
 80071da:	6022      	str	r2, [r4, #0]
 80071dc:	ed94 7a00 	vldr	s14, [r4]
 80071e0:	ee30 0a47 	vsub.f32	s0, s0, s14
 80071e4:	2e00      	cmp	r6, #0
 80071e6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80071ea:	ed84 0a01 	vstr	s0, [r4, #4]
 80071ee:	da9c      	bge.n	800712a <__ieee754_rem_pio2f+0x5a>
 80071f0:	eeb1 7a47 	vneg.f32	s14, s14
 80071f4:	eeb1 0a40 	vneg.f32	s0, s0
 80071f8:	ed84 7a00 	vstr	s14, [r4]
 80071fc:	ed84 0a01 	vstr	s0, [r4, #4]
 8007200:	4240      	negs	r0, r0
 8007202:	e792      	b.n	800712a <__ieee754_rem_pio2f+0x5a>
 8007204:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8007208:	15eb      	asrs	r3, r5, #23
 800720a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800720e:	2d08      	cmp	r5, #8
 8007210:	dde3      	ble.n	80071da <__ieee754_rem_pio2f+0x10a>
 8007212:	eddf 7a44 	vldr	s15, [pc, #272]	; 8007324 <__ieee754_rem_pio2f+0x254>
 8007216:	eef0 6a40 	vmov.f32	s13, s0
 800721a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800721e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8007222:	eea6 0a27 	vfma.f32	s0, s12, s15
 8007226:	eddf 7a40 	vldr	s15, [pc, #256]	; 8007328 <__ieee754_rem_pio2f+0x258>
 800722a:	ee97 0a27 	vfnms.f32	s0, s14, s15
 800722e:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8007232:	eef0 7a40 	vmov.f32	s15, s0
 8007236:	ee15 2a90 	vmov	r2, s11
 800723a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800723e:	1a5b      	subs	r3, r3, r1
 8007240:	2b19      	cmp	r3, #25
 8007242:	dc04      	bgt.n	800724e <__ieee754_rem_pio2f+0x17e>
 8007244:	edc4 5a00 	vstr	s11, [r4]
 8007248:	eeb0 0a66 	vmov.f32	s0, s13
 800724c:	e7c6      	b.n	80071dc <__ieee754_rem_pio2f+0x10c>
 800724e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8007338 <__ieee754_rem_pio2f+0x268>
 8007252:	eeb0 0a66 	vmov.f32	s0, s13
 8007256:	eea6 0a25 	vfma.f32	s0, s12, s11
 800725a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800725e:	eddf 6a37 	vldr	s13, [pc, #220]	; 800733c <__ieee754_rem_pio2f+0x26c>
 8007262:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007266:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800726a:	ee30 7a67 	vsub.f32	s14, s0, s15
 800726e:	ed84 7a00 	vstr	s14, [r4]
 8007272:	e7b3      	b.n	80071dc <__ieee754_rem_pio2f+0x10c>
 8007274:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8007278:	db06      	blt.n	8007288 <__ieee754_rem_pio2f+0x1b8>
 800727a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800727e:	edc0 7a01 	vstr	s15, [r0, #4]
 8007282:	edc0 7a00 	vstr	s15, [r0]
 8007286:	e733      	b.n	80070f0 <__ieee754_rem_pio2f+0x20>
 8007288:	15ea      	asrs	r2, r5, #23
 800728a:	3a86      	subs	r2, #134	; 0x86
 800728c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8007290:	ee07 3a90 	vmov	s15, r3
 8007294:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8007298:	eddf 6a29 	vldr	s13, [pc, #164]	; 8007340 <__ieee754_rem_pio2f+0x270>
 800729c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80072a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80072a4:	ed8d 7a03 	vstr	s14, [sp, #12]
 80072a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80072ac:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80072b0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80072b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80072b8:	ed8d 7a04 	vstr	s14, [sp, #16]
 80072bc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80072c0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80072c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072c8:	edcd 7a05 	vstr	s15, [sp, #20]
 80072cc:	d11e      	bne.n	800730c <__ieee754_rem_pio2f+0x23c>
 80072ce:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80072d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072d6:	bf14      	ite	ne
 80072d8:	2302      	movne	r3, #2
 80072da:	2301      	moveq	r3, #1
 80072dc:	4919      	ldr	r1, [pc, #100]	; (8007344 <__ieee754_rem_pio2f+0x274>)
 80072de:	9101      	str	r1, [sp, #4]
 80072e0:	2102      	movs	r1, #2
 80072e2:	9100      	str	r1, [sp, #0]
 80072e4:	a803      	add	r0, sp, #12
 80072e6:	4621      	mov	r1, r4
 80072e8:	f000 f892 	bl	8007410 <__kernel_rem_pio2f>
 80072ec:	2e00      	cmp	r6, #0
 80072ee:	f6bf af1c 	bge.w	800712a <__ieee754_rem_pio2f+0x5a>
 80072f2:	edd4 7a00 	vldr	s15, [r4]
 80072f6:	eef1 7a67 	vneg.f32	s15, s15
 80072fa:	edc4 7a00 	vstr	s15, [r4]
 80072fe:	edd4 7a01 	vldr	s15, [r4, #4]
 8007302:	eef1 7a67 	vneg.f32	s15, s15
 8007306:	edc4 7a01 	vstr	s15, [r4, #4]
 800730a:	e779      	b.n	8007200 <__ieee754_rem_pio2f+0x130>
 800730c:	2303      	movs	r3, #3
 800730e:	e7e5      	b.n	80072dc <__ieee754_rem_pio2f+0x20c>
 8007310:	3f490fd8 	.word	0x3f490fd8
 8007314:	4016cbe3 	.word	0x4016cbe3
 8007318:	3fc90f80 	.word	0x3fc90f80
 800731c:	3fc90fd0 	.word	0x3fc90fd0
 8007320:	37354443 	.word	0x37354443
 8007324:	37354400 	.word	0x37354400
 8007328:	2e85a308 	.word	0x2e85a308
 800732c:	43490f80 	.word	0x43490f80
 8007330:	3f22f984 	.word	0x3f22f984
 8007334:	0800a7b8 	.word	0x0800a7b8
 8007338:	2e85a300 	.word	0x2e85a300
 800733c:	248d3132 	.word	0x248d3132
 8007340:	43800000 	.word	0x43800000
 8007344:	0800a838 	.word	0x0800a838

08007348 <__ieee754_sqrtf>:
 8007348:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800734c:	4770      	bx	lr
	...

08007350 <__kernel_cosf>:
 8007350:	ee10 3a10 	vmov	r3, s0
 8007354:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007358:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800735c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8007360:	da05      	bge.n	800736e <__kernel_cosf+0x1e>
 8007362:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007366:	ee17 2a90 	vmov	r2, s15
 800736a:	2a00      	cmp	r2, #0
 800736c:	d03d      	beq.n	80073ea <__kernel_cosf+0x9a>
 800736e:	ee60 5a00 	vmul.f32	s11, s0, s0
 8007372:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80073f0 <__kernel_cosf+0xa0>
 8007376:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80073f4 <__kernel_cosf+0xa4>
 800737a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80073f8 <__kernel_cosf+0xa8>
 800737e:	4a1f      	ldr	r2, [pc, #124]	; (80073fc <__kernel_cosf+0xac>)
 8007380:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8007384:	4293      	cmp	r3, r2
 8007386:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8007400 <__kernel_cosf+0xb0>
 800738a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800738e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8007404 <__kernel_cosf+0xb4>
 8007392:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8007396:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8007408 <__kernel_cosf+0xb8>
 800739a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800739e:	eeb0 7a66 	vmov.f32	s14, s13
 80073a2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80073a6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80073aa:	ee65 7aa6 	vmul.f32	s15, s11, s13
 80073ae:	ee67 6a25 	vmul.f32	s13, s14, s11
 80073b2:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 80073b6:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80073ba:	dc04      	bgt.n	80073c6 <__kernel_cosf+0x76>
 80073bc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80073c0:	ee36 0a47 	vsub.f32	s0, s12, s14
 80073c4:	4770      	bx	lr
 80073c6:	4a11      	ldr	r2, [pc, #68]	; (800740c <__kernel_cosf+0xbc>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	bfda      	itte	le
 80073cc:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80073d0:	ee06 3a90 	vmovle	s13, r3
 80073d4:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 80073d8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80073dc:	ee36 0a66 	vsub.f32	s0, s12, s13
 80073e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80073e4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80073e8:	4770      	bx	lr
 80073ea:	eeb0 0a46 	vmov.f32	s0, s12
 80073ee:	4770      	bx	lr
 80073f0:	ad47d74e 	.word	0xad47d74e
 80073f4:	310f74f6 	.word	0x310f74f6
 80073f8:	3d2aaaab 	.word	0x3d2aaaab
 80073fc:	3e999999 	.word	0x3e999999
 8007400:	b493f27c 	.word	0xb493f27c
 8007404:	37d00d01 	.word	0x37d00d01
 8007408:	bab60b61 	.word	0xbab60b61
 800740c:	3f480000 	.word	0x3f480000

08007410 <__kernel_rem_pio2f>:
 8007410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007414:	ed2d 8b04 	vpush	{d8-d9}
 8007418:	b0d7      	sub	sp, #348	; 0x15c
 800741a:	4616      	mov	r6, r2
 800741c:	4698      	mov	r8, r3
 800741e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8007420:	4bbb      	ldr	r3, [pc, #748]	; (8007710 <__kernel_rem_pio2f+0x300>)
 8007422:	9001      	str	r0, [sp, #4]
 8007424:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 8007428:	1d33      	adds	r3, r6, #4
 800742a:	460d      	mov	r5, r1
 800742c:	f108 39ff 	add.w	r9, r8, #4294967295
 8007430:	db29      	blt.n	8007486 <__kernel_rem_pio2f+0x76>
 8007432:	1ef1      	subs	r1, r6, #3
 8007434:	bf48      	it	mi
 8007436:	1d31      	addmi	r1, r6, #4
 8007438:	10c9      	asrs	r1, r1, #3
 800743a:	1c4c      	adds	r4, r1, #1
 800743c:	00e3      	lsls	r3, r4, #3
 800743e:	9302      	str	r3, [sp, #8]
 8007440:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8007442:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 8007720 <__kernel_rem_pio2f+0x310>
 8007446:	eba1 0009 	sub.w	r0, r1, r9
 800744a:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 800744e:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 8007452:	eb07 0c09 	add.w	ip, r7, r9
 8007456:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 800745a:	2300      	movs	r3, #0
 800745c:	4563      	cmp	r3, ip
 800745e:	dd14      	ble.n	800748a <__kernel_rem_pio2f+0x7a>
 8007460:	ab1a      	add	r3, sp, #104	; 0x68
 8007462:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8007466:	46cc      	mov	ip, r9
 8007468:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 800746c:	f1c8 0b01 	rsb	fp, r8, #1
 8007470:	eb0b 020c 	add.w	r2, fp, ip
 8007474:	4297      	cmp	r7, r2
 8007476:	db27      	blt.n	80074c8 <__kernel_rem_pio2f+0xb8>
 8007478:	f8dd e004 	ldr.w	lr, [sp, #4]
 800747c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8007720 <__kernel_rem_pio2f+0x310>
 8007480:	4618      	mov	r0, r3
 8007482:	2200      	movs	r2, #0
 8007484:	e016      	b.n	80074b4 <__kernel_rem_pio2f+0xa4>
 8007486:	2100      	movs	r1, #0
 8007488:	e7d7      	b.n	800743a <__kernel_rem_pio2f+0x2a>
 800748a:	42d8      	cmn	r0, r3
 800748c:	bf5d      	ittte	pl
 800748e:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 8007492:	ee07 2a90 	vmovpl	s15, r2
 8007496:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800749a:	eef0 7a47 	vmovmi.f32	s15, s14
 800749e:	ecea 7a01 	vstmia	sl!, {s15}
 80074a2:	3301      	adds	r3, #1
 80074a4:	e7da      	b.n	800745c <__kernel_rem_pio2f+0x4c>
 80074a6:	ecfe 6a01 	vldmia	lr!, {s13}
 80074aa:	ed90 7a00 	vldr	s14, [r0]
 80074ae:	eee6 7a87 	vfma.f32	s15, s13, s14
 80074b2:	3201      	adds	r2, #1
 80074b4:	454a      	cmp	r2, r9
 80074b6:	f1a0 0004 	sub.w	r0, r0, #4
 80074ba:	ddf4      	ble.n	80074a6 <__kernel_rem_pio2f+0x96>
 80074bc:	ecea 7a01 	vstmia	sl!, {s15}
 80074c0:	3304      	adds	r3, #4
 80074c2:	f10c 0c01 	add.w	ip, ip, #1
 80074c6:	e7d3      	b.n	8007470 <__kernel_rem_pio2f+0x60>
 80074c8:	ab06      	add	r3, sp, #24
 80074ca:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 80074ce:	9304      	str	r3, [sp, #16]
 80074d0:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80074d2:	eddf 8a92 	vldr	s17, [pc, #584]	; 800771c <__kernel_rem_pio2f+0x30c>
 80074d6:	ed9f 9a90 	vldr	s18, [pc, #576]	; 8007718 <__kernel_rem_pio2f+0x308>
 80074da:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80074de:	9303      	str	r3, [sp, #12]
 80074e0:	46ba      	mov	sl, r7
 80074e2:	ab56      	add	r3, sp, #344	; 0x158
 80074e4:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80074e8:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 80074ec:	ab06      	add	r3, sp, #24
 80074ee:	4618      	mov	r0, r3
 80074f0:	4652      	mov	r2, sl
 80074f2:	2a00      	cmp	r2, #0
 80074f4:	dc51      	bgt.n	800759a <__kernel_rem_pio2f+0x18a>
 80074f6:	4620      	mov	r0, r4
 80074f8:	9305      	str	r3, [sp, #20]
 80074fa:	f000 fb85 	bl	8007c08 <scalbnf>
 80074fe:	eeb0 8a40 	vmov.f32	s16, s0
 8007502:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8007506:	ee28 0a00 	vmul.f32	s0, s16, s0
 800750a:	f000 fb35 	bl	8007b78 <floorf>
 800750e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8007512:	eea0 8a67 	vfms.f32	s16, s0, s15
 8007516:	2c00      	cmp	r4, #0
 8007518:	9b05      	ldr	r3, [sp, #20]
 800751a:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800751e:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8007522:	edcd 7a00 	vstr	s15, [sp]
 8007526:	ee38 8a40 	vsub.f32	s16, s16, s0
 800752a:	dd4b      	ble.n	80075c4 <__kernel_rem_pio2f+0x1b4>
 800752c:	f10a 3cff 	add.w	ip, sl, #4294967295
 8007530:	aa06      	add	r2, sp, #24
 8007532:	f1c4 0e08 	rsb	lr, r4, #8
 8007536:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800753a:	ee17 1a90 	vmov	r1, s15
 800753e:	fa42 f00e 	asr.w	r0, r2, lr
 8007542:	4401      	add	r1, r0
 8007544:	9100      	str	r1, [sp, #0]
 8007546:	fa00 f00e 	lsl.w	r0, r0, lr
 800754a:	a906      	add	r1, sp, #24
 800754c:	1a12      	subs	r2, r2, r0
 800754e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8007552:	f1c4 0007 	rsb	r0, r4, #7
 8007556:	fa42 fb00 	asr.w	fp, r2, r0
 800755a:	f1bb 0f00 	cmp.w	fp, #0
 800755e:	dd43      	ble.n	80075e8 <__kernel_rem_pio2f+0x1d8>
 8007560:	9a00      	ldr	r2, [sp, #0]
 8007562:	f04f 0e00 	mov.w	lr, #0
 8007566:	3201      	adds	r2, #1
 8007568:	9200      	str	r2, [sp, #0]
 800756a:	4670      	mov	r0, lr
 800756c:	45f2      	cmp	sl, lr
 800756e:	dc6c      	bgt.n	800764a <__kernel_rem_pio2f+0x23a>
 8007570:	2c00      	cmp	r4, #0
 8007572:	dd04      	ble.n	800757e <__kernel_rem_pio2f+0x16e>
 8007574:	2c01      	cmp	r4, #1
 8007576:	d079      	beq.n	800766c <__kernel_rem_pio2f+0x25c>
 8007578:	2c02      	cmp	r4, #2
 800757a:	f000 8082 	beq.w	8007682 <__kernel_rem_pio2f+0x272>
 800757e:	f1bb 0f02 	cmp.w	fp, #2
 8007582:	d131      	bne.n	80075e8 <__kernel_rem_pio2f+0x1d8>
 8007584:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007588:	ee30 8a48 	vsub.f32	s16, s0, s16
 800758c:	b360      	cbz	r0, 80075e8 <__kernel_rem_pio2f+0x1d8>
 800758e:	4620      	mov	r0, r4
 8007590:	f000 fb3a 	bl	8007c08 <scalbnf>
 8007594:	ee38 8a40 	vsub.f32	s16, s16, s0
 8007598:	e026      	b.n	80075e8 <__kernel_rem_pio2f+0x1d8>
 800759a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800759e:	3a01      	subs	r2, #1
 80075a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80075a4:	a942      	add	r1, sp, #264	; 0x108
 80075a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80075aa:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 80075ae:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80075b2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80075b6:	eca0 0a01 	vstmia	r0!, {s0}
 80075ba:	ed9c 0a00 	vldr	s0, [ip]
 80075be:	ee37 0a80 	vadd.f32	s0, s15, s0
 80075c2:	e796      	b.n	80074f2 <__kernel_rem_pio2f+0xe2>
 80075c4:	d107      	bne.n	80075d6 <__kernel_rem_pio2f+0x1c6>
 80075c6:	f10a 32ff 	add.w	r2, sl, #4294967295
 80075ca:	a906      	add	r1, sp, #24
 80075cc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80075d0:	ea4f 2b22 	mov.w	fp, r2, asr #8
 80075d4:	e7c1      	b.n	800755a <__kernel_rem_pio2f+0x14a>
 80075d6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80075da:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80075de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075e2:	da2f      	bge.n	8007644 <__kernel_rem_pio2f+0x234>
 80075e4:	f04f 0b00 	mov.w	fp, #0
 80075e8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80075ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075f0:	f040 8098 	bne.w	8007724 <__kernel_rem_pio2f+0x314>
 80075f4:	f10a 33ff 	add.w	r3, sl, #4294967295
 80075f8:	469c      	mov	ip, r3
 80075fa:	2200      	movs	r2, #0
 80075fc:	45bc      	cmp	ip, r7
 80075fe:	da48      	bge.n	8007692 <__kernel_rem_pio2f+0x282>
 8007600:	2a00      	cmp	r2, #0
 8007602:	d05f      	beq.n	80076c4 <__kernel_rem_pio2f+0x2b4>
 8007604:	aa06      	add	r2, sp, #24
 8007606:	3c08      	subs	r4, #8
 8007608:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800760c:	2900      	cmp	r1, #0
 800760e:	d07d      	beq.n	800770c <__kernel_rem_pio2f+0x2fc>
 8007610:	4620      	mov	r0, r4
 8007612:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007616:	9301      	str	r3, [sp, #4]
 8007618:	f000 faf6 	bl	8007c08 <scalbnf>
 800761c:	9b01      	ldr	r3, [sp, #4]
 800761e:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800771c <__kernel_rem_pio2f+0x30c>
 8007622:	4619      	mov	r1, r3
 8007624:	2900      	cmp	r1, #0
 8007626:	f280 80af 	bge.w	8007788 <__kernel_rem_pio2f+0x378>
 800762a:	4618      	mov	r0, r3
 800762c:	2400      	movs	r4, #0
 800762e:	2800      	cmp	r0, #0
 8007630:	f2c0 80d0 	blt.w	80077d4 <__kernel_rem_pio2f+0x3c4>
 8007634:	a942      	add	r1, sp, #264	; 0x108
 8007636:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 800763a:	4a36      	ldr	r2, [pc, #216]	; (8007714 <__kernel_rem_pio2f+0x304>)
 800763c:	eddf 7a38 	vldr	s15, [pc, #224]	; 8007720 <__kernel_rem_pio2f+0x310>
 8007640:	2100      	movs	r1, #0
 8007642:	e0bb      	b.n	80077bc <__kernel_rem_pio2f+0x3ac>
 8007644:	f04f 0b02 	mov.w	fp, #2
 8007648:	e78a      	b.n	8007560 <__kernel_rem_pio2f+0x150>
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	b948      	cbnz	r0, 8007662 <__kernel_rem_pio2f+0x252>
 800764e:	b11a      	cbz	r2, 8007658 <__kernel_rem_pio2f+0x248>
 8007650:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8007654:	601a      	str	r2, [r3, #0]
 8007656:	2201      	movs	r2, #1
 8007658:	f10e 0e01 	add.w	lr, lr, #1
 800765c:	3304      	adds	r3, #4
 800765e:	4610      	mov	r0, r2
 8007660:	e784      	b.n	800756c <__kernel_rem_pio2f+0x15c>
 8007662:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 8007666:	601a      	str	r2, [r3, #0]
 8007668:	4602      	mov	r2, r0
 800766a:	e7f5      	b.n	8007658 <__kernel_rem_pio2f+0x248>
 800766c:	f10a 3cff 	add.w	ip, sl, #4294967295
 8007670:	ab06      	add	r3, sp, #24
 8007672:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8007676:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800767a:	aa06      	add	r2, sp, #24
 800767c:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 8007680:	e77d      	b.n	800757e <__kernel_rem_pio2f+0x16e>
 8007682:	f10a 3cff 	add.w	ip, sl, #4294967295
 8007686:	ab06      	add	r3, sp, #24
 8007688:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800768c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007690:	e7f3      	b.n	800767a <__kernel_rem_pio2f+0x26a>
 8007692:	a906      	add	r1, sp, #24
 8007694:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 8007698:	f10c 3cff 	add.w	ip, ip, #4294967295
 800769c:	4302      	orrs	r2, r0
 800769e:	e7ad      	b.n	80075fc <__kernel_rem_pio2f+0x1ec>
 80076a0:	3001      	adds	r0, #1
 80076a2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80076a6:	2a00      	cmp	r2, #0
 80076a8:	d0fa      	beq.n	80076a0 <__kernel_rem_pio2f+0x290>
 80076aa:	a91a      	add	r1, sp, #104	; 0x68
 80076ac:	eb0a 0208 	add.w	r2, sl, r8
 80076b0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80076b4:	f10a 0301 	add.w	r3, sl, #1
 80076b8:	eb0a 0100 	add.w	r1, sl, r0
 80076bc:	4299      	cmp	r1, r3
 80076be:	da04      	bge.n	80076ca <__kernel_rem_pio2f+0x2ba>
 80076c0:	468a      	mov	sl, r1
 80076c2:	e70e      	b.n	80074e2 <__kernel_rem_pio2f+0xd2>
 80076c4:	9b04      	ldr	r3, [sp, #16]
 80076c6:	2001      	movs	r0, #1
 80076c8:	e7eb      	b.n	80076a2 <__kernel_rem_pio2f+0x292>
 80076ca:	9803      	ldr	r0, [sp, #12]
 80076cc:	f8dd c004 	ldr.w	ip, [sp, #4]
 80076d0:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80076d4:	9000      	str	r0, [sp, #0]
 80076d6:	ee07 0a90 	vmov	s15, r0
 80076da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80076de:	2000      	movs	r0, #0
 80076e0:	ece2 7a01 	vstmia	r2!, {s15}
 80076e4:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8007720 <__kernel_rem_pio2f+0x310>
 80076e8:	4696      	mov	lr, r2
 80076ea:	4548      	cmp	r0, r9
 80076ec:	dd06      	ble.n	80076fc <__kernel_rem_pio2f+0x2ec>
 80076ee:	a842      	add	r0, sp, #264	; 0x108
 80076f0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80076f4:	edc0 7a00 	vstr	s15, [r0]
 80076f8:	3301      	adds	r3, #1
 80076fa:	e7df      	b.n	80076bc <__kernel_rem_pio2f+0x2ac>
 80076fc:	ecfc 6a01 	vldmia	ip!, {s13}
 8007700:	ed3e 7a01 	vldmdb	lr!, {s14}
 8007704:	3001      	adds	r0, #1
 8007706:	eee6 7a87 	vfma.f32	s15, s13, s14
 800770a:	e7ee      	b.n	80076ea <__kernel_rem_pio2f+0x2da>
 800770c:	3b01      	subs	r3, #1
 800770e:	e779      	b.n	8007604 <__kernel_rem_pio2f+0x1f4>
 8007710:	0800ab7c 	.word	0x0800ab7c
 8007714:	0800ab50 	.word	0x0800ab50
 8007718:	43800000 	.word	0x43800000
 800771c:	3b800000 	.word	0x3b800000
 8007720:	00000000 	.word	0x00000000
 8007724:	9b02      	ldr	r3, [sp, #8]
 8007726:	eeb0 0a48 	vmov.f32	s0, s16
 800772a:	1b98      	subs	r0, r3, r6
 800772c:	f000 fa6c 	bl	8007c08 <scalbnf>
 8007730:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8007718 <__kernel_rem_pio2f+0x308>
 8007734:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8007738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800773c:	db1b      	blt.n	8007776 <__kernel_rem_pio2f+0x366>
 800773e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800771c <__kernel_rem_pio2f+0x30c>
 8007742:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007746:	aa06      	add	r2, sp, #24
 8007748:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800774c:	a906      	add	r1, sp, #24
 800774e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007752:	3408      	adds	r4, #8
 8007754:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8007758:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800775c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007760:	ee10 3a10 	vmov	r3, s0
 8007764:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8007768:	ee17 2a90 	vmov	r2, s15
 800776c:	f10a 0301 	add.w	r3, sl, #1
 8007770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007774:	e74c      	b.n	8007610 <__kernel_rem_pio2f+0x200>
 8007776:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800777a:	aa06      	add	r2, sp, #24
 800777c:	ee10 3a10 	vmov	r3, s0
 8007780:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8007784:	4653      	mov	r3, sl
 8007786:	e743      	b.n	8007610 <__kernel_rem_pio2f+0x200>
 8007788:	aa42      	add	r2, sp, #264	; 0x108
 800778a:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800778e:	aa06      	add	r2, sp, #24
 8007790:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8007794:	9201      	str	r2, [sp, #4]
 8007796:	ee07 2a90 	vmov	s15, r2
 800779a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800779e:	3901      	subs	r1, #1
 80077a0:	ee67 7a80 	vmul.f32	s15, s15, s0
 80077a4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80077a8:	edc0 7a00 	vstr	s15, [r0]
 80077ac:	e73a      	b.n	8007624 <__kernel_rem_pio2f+0x214>
 80077ae:	ecf2 6a01 	vldmia	r2!, {s13}
 80077b2:	ecb6 7a01 	vldmia	r6!, {s14}
 80077b6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80077ba:	3101      	adds	r1, #1
 80077bc:	42b9      	cmp	r1, r7
 80077be:	dc01      	bgt.n	80077c4 <__kernel_rem_pio2f+0x3b4>
 80077c0:	428c      	cmp	r4, r1
 80077c2:	daf4      	bge.n	80077ae <__kernel_rem_pio2f+0x39e>
 80077c4:	aa56      	add	r2, sp, #344	; 0x158
 80077c6:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 80077ca:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 80077ce:	3801      	subs	r0, #1
 80077d0:	3401      	adds	r4, #1
 80077d2:	e72c      	b.n	800762e <__kernel_rem_pio2f+0x21e>
 80077d4:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80077d6:	2a02      	cmp	r2, #2
 80077d8:	dc0a      	bgt.n	80077f0 <__kernel_rem_pio2f+0x3e0>
 80077da:	2a00      	cmp	r2, #0
 80077dc:	dc61      	bgt.n	80078a2 <__kernel_rem_pio2f+0x492>
 80077de:	d03c      	beq.n	800785a <__kernel_rem_pio2f+0x44a>
 80077e0:	9b00      	ldr	r3, [sp, #0]
 80077e2:	f003 0007 	and.w	r0, r3, #7
 80077e6:	b057      	add	sp, #348	; 0x15c
 80077e8:	ecbd 8b04 	vpop	{d8-d9}
 80077ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077f0:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80077f2:	2a03      	cmp	r2, #3
 80077f4:	d1f4      	bne.n	80077e0 <__kernel_rem_pio2f+0x3d0>
 80077f6:	aa2e      	add	r2, sp, #184	; 0xb8
 80077f8:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80077fc:	4608      	mov	r0, r1
 80077fe:	461c      	mov	r4, r3
 8007800:	2c00      	cmp	r4, #0
 8007802:	f1a0 0004 	sub.w	r0, r0, #4
 8007806:	dc59      	bgt.n	80078bc <__kernel_rem_pio2f+0x4ac>
 8007808:	4618      	mov	r0, r3
 800780a:	2801      	cmp	r0, #1
 800780c:	f1a1 0104 	sub.w	r1, r1, #4
 8007810:	dc64      	bgt.n	80078dc <__kernel_rem_pio2f+0x4cc>
 8007812:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 8007720 <__kernel_rem_pio2f+0x310>
 8007816:	2b01      	cmp	r3, #1
 8007818:	dc70      	bgt.n	80078fc <__kernel_rem_pio2f+0x4ec>
 800781a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800781e:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8007822:	f1bb 0f00 	cmp.w	fp, #0
 8007826:	d172      	bne.n	800790e <__kernel_rem_pio2f+0x4fe>
 8007828:	edc5 6a00 	vstr	s13, [r5]
 800782c:	ed85 7a01 	vstr	s14, [r5, #4]
 8007830:	edc5 7a02 	vstr	s15, [r5, #8]
 8007834:	e7d4      	b.n	80077e0 <__kernel_rem_pio2f+0x3d0>
 8007836:	aa2e      	add	r2, sp, #184	; 0xb8
 8007838:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800783c:	ed91 7a00 	vldr	s14, [r1]
 8007840:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007844:	3b01      	subs	r3, #1
 8007846:	2b00      	cmp	r3, #0
 8007848:	daf5      	bge.n	8007836 <__kernel_rem_pio2f+0x426>
 800784a:	f1bb 0f00 	cmp.w	fp, #0
 800784e:	d001      	beq.n	8007854 <__kernel_rem_pio2f+0x444>
 8007850:	eef1 7a67 	vneg.f32	s15, s15
 8007854:	edc5 7a00 	vstr	s15, [r5]
 8007858:	e7c2      	b.n	80077e0 <__kernel_rem_pio2f+0x3d0>
 800785a:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8007720 <__kernel_rem_pio2f+0x310>
 800785e:	e7f2      	b.n	8007846 <__kernel_rem_pio2f+0x436>
 8007860:	aa2e      	add	r2, sp, #184	; 0xb8
 8007862:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8007866:	edd0 7a00 	vldr	s15, [r0]
 800786a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800786e:	3901      	subs	r1, #1
 8007870:	2900      	cmp	r1, #0
 8007872:	daf5      	bge.n	8007860 <__kernel_rem_pio2f+0x450>
 8007874:	f1bb 0f00 	cmp.w	fp, #0
 8007878:	d017      	beq.n	80078aa <__kernel_rem_pio2f+0x49a>
 800787a:	eef1 7a47 	vneg.f32	s15, s14
 800787e:	edc5 7a00 	vstr	s15, [r5]
 8007882:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8007886:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800788a:	a82f      	add	r0, sp, #188	; 0xbc
 800788c:	2101      	movs	r1, #1
 800788e:	428b      	cmp	r3, r1
 8007890:	da0e      	bge.n	80078b0 <__kernel_rem_pio2f+0x4a0>
 8007892:	f1bb 0f00 	cmp.w	fp, #0
 8007896:	d001      	beq.n	800789c <__kernel_rem_pio2f+0x48c>
 8007898:	eef1 7a67 	vneg.f32	s15, s15
 800789c:	edc5 7a01 	vstr	s15, [r5, #4]
 80078a0:	e79e      	b.n	80077e0 <__kernel_rem_pio2f+0x3d0>
 80078a2:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 8007720 <__kernel_rem_pio2f+0x310>
 80078a6:	4619      	mov	r1, r3
 80078a8:	e7e2      	b.n	8007870 <__kernel_rem_pio2f+0x460>
 80078aa:	eef0 7a47 	vmov.f32	s15, s14
 80078ae:	e7e6      	b.n	800787e <__kernel_rem_pio2f+0x46e>
 80078b0:	ecb0 7a01 	vldmia	r0!, {s14}
 80078b4:	3101      	adds	r1, #1
 80078b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80078ba:	e7e8      	b.n	800788e <__kernel_rem_pio2f+0x47e>
 80078bc:	edd0 7a00 	vldr	s15, [r0]
 80078c0:	edd0 6a01 	vldr	s13, [r0, #4]
 80078c4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80078c8:	3c01      	subs	r4, #1
 80078ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80078ce:	ed80 7a00 	vstr	s14, [r0]
 80078d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078d6:	edc0 7a01 	vstr	s15, [r0, #4]
 80078da:	e791      	b.n	8007800 <__kernel_rem_pio2f+0x3f0>
 80078dc:	edd1 7a00 	vldr	s15, [r1]
 80078e0:	edd1 6a01 	vldr	s13, [r1, #4]
 80078e4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80078e8:	3801      	subs	r0, #1
 80078ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80078ee:	ed81 7a00 	vstr	s14, [r1]
 80078f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078f6:	edc1 7a01 	vstr	s15, [r1, #4]
 80078fa:	e786      	b.n	800780a <__kernel_rem_pio2f+0x3fa>
 80078fc:	aa2e      	add	r2, sp, #184	; 0xb8
 80078fe:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8007902:	ed91 7a00 	vldr	s14, [r1]
 8007906:	3b01      	subs	r3, #1
 8007908:	ee77 7a87 	vadd.f32	s15, s15, s14
 800790c:	e783      	b.n	8007816 <__kernel_rem_pio2f+0x406>
 800790e:	eef1 6a66 	vneg.f32	s13, s13
 8007912:	eeb1 7a47 	vneg.f32	s14, s14
 8007916:	edc5 6a00 	vstr	s13, [r5]
 800791a:	ed85 7a01 	vstr	s14, [r5, #4]
 800791e:	eef1 7a67 	vneg.f32	s15, s15
 8007922:	e785      	b.n	8007830 <__kernel_rem_pio2f+0x420>

08007924 <__kernel_sinf>:
 8007924:	ee10 3a10 	vmov	r3, s0
 8007928:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800792c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8007930:	da04      	bge.n	800793c <__kernel_sinf+0x18>
 8007932:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007936:	ee17 3a90 	vmov	r3, s15
 800793a:	b35b      	cbz	r3, 8007994 <__kernel_sinf+0x70>
 800793c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007940:	eddf 7a15 	vldr	s15, [pc, #84]	; 8007998 <__kernel_sinf+0x74>
 8007944:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800799c <__kernel_sinf+0x78>
 8007948:	eea7 6a27 	vfma.f32	s12, s14, s15
 800794c:	eddf 7a14 	vldr	s15, [pc, #80]	; 80079a0 <__kernel_sinf+0x7c>
 8007950:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007954:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80079a4 <__kernel_sinf+0x80>
 8007958:	eea7 6a87 	vfma.f32	s12, s15, s14
 800795c:	eddf 7a12 	vldr	s15, [pc, #72]	; 80079a8 <__kernel_sinf+0x84>
 8007960:	ee60 6a07 	vmul.f32	s13, s0, s14
 8007964:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007968:	b930      	cbnz	r0, 8007978 <__kernel_sinf+0x54>
 800796a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80079ac <__kernel_sinf+0x88>
 800796e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007972:	eea6 0a26 	vfma.f32	s0, s12, s13
 8007976:	4770      	bx	lr
 8007978:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800797c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8007980:	eee0 7a86 	vfma.f32	s15, s1, s12
 8007984:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8007988:	eddf 7a09 	vldr	s15, [pc, #36]	; 80079b0 <__kernel_sinf+0x8c>
 800798c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8007990:	ee30 0a60 	vsub.f32	s0, s0, s1
 8007994:	4770      	bx	lr
 8007996:	bf00      	nop
 8007998:	2f2ec9d3 	.word	0x2f2ec9d3
 800799c:	b2d72f34 	.word	0xb2d72f34
 80079a0:	3638ef1b 	.word	0x3638ef1b
 80079a4:	b9500d01 	.word	0xb9500d01
 80079a8:	3c088889 	.word	0x3c088889
 80079ac:	be2aaaab 	.word	0xbe2aaaab
 80079b0:	3e2aaaab 	.word	0x3e2aaaab

080079b4 <__kernel_tanf>:
 80079b4:	b508      	push	{r3, lr}
 80079b6:	ee10 3a10 	vmov	r3, s0
 80079ba:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80079be:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 80079c2:	eef0 7a40 	vmov.f32	s15, s0
 80079c6:	da17      	bge.n	80079f8 <__kernel_tanf+0x44>
 80079c8:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 80079cc:	ee17 1a10 	vmov	r1, s14
 80079d0:	bb41      	cbnz	r1, 8007a24 <__kernel_tanf+0x70>
 80079d2:	1c43      	adds	r3, r0, #1
 80079d4:	4313      	orrs	r3, r2
 80079d6:	d108      	bne.n	80079ea <__kernel_tanf+0x36>
 80079d8:	f7ff f9f0 	bl	8006dbc <fabsf>
 80079dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80079e0:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80079e4:	eeb0 0a67 	vmov.f32	s0, s15
 80079e8:	bd08      	pop	{r3, pc}
 80079ea:	2801      	cmp	r0, #1
 80079ec:	d0fa      	beq.n	80079e4 <__kernel_tanf+0x30>
 80079ee:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80079f2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80079f6:	e7f5      	b.n	80079e4 <__kernel_tanf+0x30>
 80079f8:	494d      	ldr	r1, [pc, #308]	; (8007b30 <__kernel_tanf+0x17c>)
 80079fa:	428a      	cmp	r2, r1
 80079fc:	db12      	blt.n	8007a24 <__kernel_tanf+0x70>
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	bfb8      	it	lt
 8007a02:	eef1 7a40 	vneglt.f32	s15, s0
 8007a06:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 8007b34 <__kernel_tanf+0x180>
 8007a0a:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007a0e:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8007b38 <__kernel_tanf+0x184>
 8007a12:	bfb8      	it	lt
 8007a14:	eef1 0a60 	vneglt.f32	s1, s1
 8007a18:	ee70 0a60 	vsub.f32	s1, s0, s1
 8007a1c:	ee70 7aa7 	vadd.f32	s15, s1, s15
 8007a20:	eddf 0a46 	vldr	s1, [pc, #280]	; 8007b3c <__kernel_tanf+0x188>
 8007a24:	eddf 5a46 	vldr	s11, [pc, #280]	; 8007b40 <__kernel_tanf+0x18c>
 8007a28:	ed9f 6a46 	vldr	s12, [pc, #280]	; 8007b44 <__kernel_tanf+0x190>
 8007a2c:	ed9f 5a46 	vldr	s10, [pc, #280]	; 8007b48 <__kernel_tanf+0x194>
 8007a30:	493f      	ldr	r1, [pc, #252]	; (8007b30 <__kernel_tanf+0x17c>)
 8007a32:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8007a36:	428a      	cmp	r2, r1
 8007a38:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8007a3c:	eea7 6a25 	vfma.f32	s12, s14, s11
 8007a40:	eddf 5a42 	vldr	s11, [pc, #264]	; 8007b4c <__kernel_tanf+0x198>
 8007a44:	eee6 5a07 	vfma.f32	s11, s12, s14
 8007a48:	ed9f 6a41 	vldr	s12, [pc, #260]	; 8007b50 <__kernel_tanf+0x19c>
 8007a4c:	eea5 6a87 	vfma.f32	s12, s11, s14
 8007a50:	eddf 5a40 	vldr	s11, [pc, #256]	; 8007b54 <__kernel_tanf+0x1a0>
 8007a54:	eee6 5a07 	vfma.f32	s11, s12, s14
 8007a58:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 8007b58 <__kernel_tanf+0x1a4>
 8007a5c:	eea5 6a87 	vfma.f32	s12, s11, s14
 8007a60:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8007b5c <__kernel_tanf+0x1a8>
 8007a64:	eee7 5a05 	vfma.f32	s11, s14, s10
 8007a68:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 8007b60 <__kernel_tanf+0x1ac>
 8007a6c:	eea5 5a87 	vfma.f32	s10, s11, s14
 8007a70:	eddf 5a3c 	vldr	s11, [pc, #240]	; 8007b64 <__kernel_tanf+0x1b0>
 8007a74:	eee5 5a07 	vfma.f32	s11, s10, s14
 8007a78:	ed9f 5a3b 	vldr	s10, [pc, #236]	; 8007b68 <__kernel_tanf+0x1b4>
 8007a7c:	eea5 5a87 	vfma.f32	s10, s11, s14
 8007a80:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8007b6c <__kernel_tanf+0x1b8>
 8007a84:	eee5 5a07 	vfma.f32	s11, s10, s14
 8007a88:	eeb0 7a65 	vmov.f32	s14, s11
 8007a8c:	eea7 6a26 	vfma.f32	s12, s14, s13
 8007a90:	ee67 5aa6 	vmul.f32	s11, s15, s13
 8007a94:	eeb0 7a46 	vmov.f32	s14, s12
 8007a98:	eeb0 6a60 	vmov.f32	s12, s1
 8007a9c:	eea7 6a25 	vfma.f32	s12, s14, s11
 8007aa0:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8007b70 <__kernel_tanf+0x1bc>
 8007aa4:	eee6 0a26 	vfma.f32	s1, s12, s13
 8007aa8:	eee5 0a87 	vfma.f32	s1, s11, s14
 8007aac:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8007ab0:	db1d      	blt.n	8007aee <__kernel_tanf+0x13a>
 8007ab2:	ee06 0a90 	vmov	s13, r0
 8007ab6:	eeb8 0ae6 	vcvt.f32.s32	s0, s13
 8007aba:	ee27 6a07 	vmul.f32	s12, s14, s14
 8007abe:	ee37 7a00 	vadd.f32	s14, s14, s0
 8007ac2:	179b      	asrs	r3, r3, #30
 8007ac4:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8007ac8:	f003 0302 	and.w	r3, r3, #2
 8007acc:	f1c3 0301 	rsb	r3, r3, #1
 8007ad0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007ad4:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8007ad8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007adc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8007ae0:	ee07 3a90 	vmov	s15, r3
 8007ae4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ae8:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007aec:	e77a      	b.n	80079e4 <__kernel_tanf+0x30>
 8007aee:	2801      	cmp	r0, #1
 8007af0:	d01b      	beq.n	8007b2a <__kernel_tanf+0x176>
 8007af2:	4b20      	ldr	r3, [pc, #128]	; (8007b74 <__kernel_tanf+0x1c0>)
 8007af4:	ee17 2a10 	vmov	r2, s14
 8007af8:	401a      	ands	r2, r3
 8007afa:	ee06 2a10 	vmov	s12, r2
 8007afe:	ee76 7a67 	vsub.f32	s15, s12, s15
 8007b02:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8007b06:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8007b0a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007b0e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b12:	ee16 2a90 	vmov	r2, s13
 8007b16:	4013      	ands	r3, r2
 8007b18:	ee07 3a90 	vmov	s15, r3
 8007b1c:	eea6 7a27 	vfma.f32	s14, s12, s15
 8007b20:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8007b24:	eee7 7a26 	vfma.f32	s15, s14, s13
 8007b28:	e75c      	b.n	80079e4 <__kernel_tanf+0x30>
 8007b2a:	eef0 7a47 	vmov.f32	s15, s14
 8007b2e:	e759      	b.n	80079e4 <__kernel_tanf+0x30>
 8007b30:	3f2ca140 	.word	0x3f2ca140
 8007b34:	3f490fda 	.word	0x3f490fda
 8007b38:	33222168 	.word	0x33222168
 8007b3c:	00000000 	.word	0x00000000
 8007b40:	b79bae5f 	.word	0xb79bae5f
 8007b44:	38a3f445 	.word	0x38a3f445
 8007b48:	37d95384 	.word	0x37d95384
 8007b4c:	3a1a26c8 	.word	0x3a1a26c8
 8007b50:	3b6b6916 	.word	0x3b6b6916
 8007b54:	3cb327a4 	.word	0x3cb327a4
 8007b58:	3e088889 	.word	0x3e088889
 8007b5c:	3895c07a 	.word	0x3895c07a
 8007b60:	398137b9 	.word	0x398137b9
 8007b64:	3abede48 	.word	0x3abede48
 8007b68:	3c11371f 	.word	0x3c11371f
 8007b6c:	3d5d0dd1 	.word	0x3d5d0dd1
 8007b70:	3eaaaaab 	.word	0x3eaaaaab
 8007b74:	fffff000 	.word	0xfffff000

08007b78 <floorf>:
 8007b78:	ee10 3a10 	vmov	r3, s0
 8007b7c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007b80:	3a7f      	subs	r2, #127	; 0x7f
 8007b82:	2a16      	cmp	r2, #22
 8007b84:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007b88:	dc2a      	bgt.n	8007be0 <floorf+0x68>
 8007b8a:	2a00      	cmp	r2, #0
 8007b8c:	da11      	bge.n	8007bb2 <floorf+0x3a>
 8007b8e:	eddf 7a18 	vldr	s15, [pc, #96]	; 8007bf0 <floorf+0x78>
 8007b92:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007b96:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b9e:	dd05      	ble.n	8007bac <floorf+0x34>
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	da23      	bge.n	8007bec <floorf+0x74>
 8007ba4:	4a13      	ldr	r2, [pc, #76]	; (8007bf4 <floorf+0x7c>)
 8007ba6:	2900      	cmp	r1, #0
 8007ba8:	bf18      	it	ne
 8007baa:	4613      	movne	r3, r2
 8007bac:	ee00 3a10 	vmov	s0, r3
 8007bb0:	4770      	bx	lr
 8007bb2:	4911      	ldr	r1, [pc, #68]	; (8007bf8 <floorf+0x80>)
 8007bb4:	4111      	asrs	r1, r2
 8007bb6:	420b      	tst	r3, r1
 8007bb8:	d0fa      	beq.n	8007bb0 <floorf+0x38>
 8007bba:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8007bf0 <floorf+0x78>
 8007bbe:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007bc2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bca:	ddef      	ble.n	8007bac <floorf+0x34>
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	bfbe      	ittt	lt
 8007bd0:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8007bd4:	fa40 f202 	asrlt.w	r2, r0, r2
 8007bd8:	189b      	addlt	r3, r3, r2
 8007bda:	ea23 0301 	bic.w	r3, r3, r1
 8007bde:	e7e5      	b.n	8007bac <floorf+0x34>
 8007be0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007be4:	d3e4      	bcc.n	8007bb0 <floorf+0x38>
 8007be6:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007bea:	4770      	bx	lr
 8007bec:	2300      	movs	r3, #0
 8007bee:	e7dd      	b.n	8007bac <floorf+0x34>
 8007bf0:	7149f2ca 	.word	0x7149f2ca
 8007bf4:	bf800000 	.word	0xbf800000
 8007bf8:	007fffff 	.word	0x007fffff

08007bfc <nanf>:
 8007bfc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007c04 <nanf+0x8>
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	7fc00000 	.word	0x7fc00000

08007c08 <scalbnf>:
 8007c08:	ee10 3a10 	vmov	r3, s0
 8007c0c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8007c10:	d025      	beq.n	8007c5e <scalbnf+0x56>
 8007c12:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8007c16:	d302      	bcc.n	8007c1e <scalbnf+0x16>
 8007c18:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007c1c:	4770      	bx	lr
 8007c1e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8007c22:	d122      	bne.n	8007c6a <scalbnf+0x62>
 8007c24:	4b2a      	ldr	r3, [pc, #168]	; (8007cd0 <scalbnf+0xc8>)
 8007c26:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8007cd4 <scalbnf+0xcc>
 8007c2a:	4298      	cmp	r0, r3
 8007c2c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007c30:	db16      	blt.n	8007c60 <scalbnf+0x58>
 8007c32:	ee10 3a10 	vmov	r3, s0
 8007c36:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007c3a:	3a19      	subs	r2, #25
 8007c3c:	4402      	add	r2, r0
 8007c3e:	2afe      	cmp	r2, #254	; 0xfe
 8007c40:	dd15      	ble.n	8007c6e <scalbnf+0x66>
 8007c42:	ee10 3a10 	vmov	r3, s0
 8007c46:	eddf 7a24 	vldr	s15, [pc, #144]	; 8007cd8 <scalbnf+0xd0>
 8007c4a:	eddf 6a24 	vldr	s13, [pc, #144]	; 8007cdc <scalbnf+0xd4>
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	eeb0 7a67 	vmov.f32	s14, s15
 8007c54:	bfb8      	it	lt
 8007c56:	eef0 7a66 	vmovlt.f32	s15, s13
 8007c5a:	ee27 0a27 	vmul.f32	s0, s14, s15
 8007c5e:	4770      	bx	lr
 8007c60:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8007ce0 <scalbnf+0xd8>
 8007c64:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007c68:	4770      	bx	lr
 8007c6a:	0dd2      	lsrs	r2, r2, #23
 8007c6c:	e7e6      	b.n	8007c3c <scalbnf+0x34>
 8007c6e:	2a00      	cmp	r2, #0
 8007c70:	dd06      	ble.n	8007c80 <scalbnf+0x78>
 8007c72:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007c76:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007c7a:	ee00 3a10 	vmov	s0, r3
 8007c7e:	4770      	bx	lr
 8007c80:	f112 0f16 	cmn.w	r2, #22
 8007c84:	da1a      	bge.n	8007cbc <scalbnf+0xb4>
 8007c86:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007c8a:	4298      	cmp	r0, r3
 8007c8c:	ee10 3a10 	vmov	r3, s0
 8007c90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c94:	dd0a      	ble.n	8007cac <scalbnf+0xa4>
 8007c96:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8007cd8 <scalbnf+0xd0>
 8007c9a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8007cdc <scalbnf+0xd4>
 8007c9e:	eef0 7a40 	vmov.f32	s15, s0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	bf18      	it	ne
 8007ca6:	eeb0 0a47 	vmovne.f32	s0, s14
 8007caa:	e7db      	b.n	8007c64 <scalbnf+0x5c>
 8007cac:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8007ce0 <scalbnf+0xd8>
 8007cb0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8007ce4 <scalbnf+0xdc>
 8007cb4:	eef0 7a40 	vmov.f32	s15, s0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	e7f3      	b.n	8007ca4 <scalbnf+0x9c>
 8007cbc:	3219      	adds	r2, #25
 8007cbe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007cc2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007cc6:	eddf 7a08 	vldr	s15, [pc, #32]	; 8007ce8 <scalbnf+0xe0>
 8007cca:	ee07 3a10 	vmov	s14, r3
 8007cce:	e7c4      	b.n	8007c5a <scalbnf+0x52>
 8007cd0:	ffff3cb0 	.word	0xffff3cb0
 8007cd4:	4c000000 	.word	0x4c000000
 8007cd8:	7149f2ca 	.word	0x7149f2ca
 8007cdc:	f149f2ca 	.word	0xf149f2ca
 8007ce0:	0da24260 	.word	0x0da24260
 8007ce4:	8da24260 	.word	0x8da24260
 8007ce8:	33000000 	.word	0x33000000

08007cec <__errno>:
 8007cec:	4b01      	ldr	r3, [pc, #4]	; (8007cf4 <__errno+0x8>)
 8007cee:	6818      	ldr	r0, [r3, #0]
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	20000108 	.word	0x20000108

08007cf8 <__libc_init_array>:
 8007cf8:	b570      	push	{r4, r5, r6, lr}
 8007cfa:	4d0d      	ldr	r5, [pc, #52]	; (8007d30 <__libc_init_array+0x38>)
 8007cfc:	4c0d      	ldr	r4, [pc, #52]	; (8007d34 <__libc_init_array+0x3c>)
 8007cfe:	1b64      	subs	r4, r4, r5
 8007d00:	10a4      	asrs	r4, r4, #2
 8007d02:	2600      	movs	r6, #0
 8007d04:	42a6      	cmp	r6, r4
 8007d06:	d109      	bne.n	8007d1c <__libc_init_array+0x24>
 8007d08:	4d0b      	ldr	r5, [pc, #44]	; (8007d38 <__libc_init_array+0x40>)
 8007d0a:	4c0c      	ldr	r4, [pc, #48]	; (8007d3c <__libc_init_array+0x44>)
 8007d0c:	f002 fd0a 	bl	800a724 <_init>
 8007d10:	1b64      	subs	r4, r4, r5
 8007d12:	10a4      	asrs	r4, r4, #2
 8007d14:	2600      	movs	r6, #0
 8007d16:	42a6      	cmp	r6, r4
 8007d18:	d105      	bne.n	8007d26 <__libc_init_array+0x2e>
 8007d1a:	bd70      	pop	{r4, r5, r6, pc}
 8007d1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d20:	4798      	blx	r3
 8007d22:	3601      	adds	r6, #1
 8007d24:	e7ee      	b.n	8007d04 <__libc_init_array+0xc>
 8007d26:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d2a:	4798      	blx	r3
 8007d2c:	3601      	adds	r6, #1
 8007d2e:	e7f2      	b.n	8007d16 <__libc_init_array+0x1e>
 8007d30:	0800af6c 	.word	0x0800af6c
 8007d34:	0800af6c 	.word	0x0800af6c
 8007d38:	0800af6c 	.word	0x0800af6c
 8007d3c:	0800af70 	.word	0x0800af70

08007d40 <memset>:
 8007d40:	4402      	add	r2, r0
 8007d42:	4603      	mov	r3, r0
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d100      	bne.n	8007d4a <memset+0xa>
 8007d48:	4770      	bx	lr
 8007d4a:	f803 1b01 	strb.w	r1, [r3], #1
 8007d4e:	e7f9      	b.n	8007d44 <memset+0x4>

08007d50 <__cvt>:
 8007d50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d54:	ec55 4b10 	vmov	r4, r5, d0
 8007d58:	2d00      	cmp	r5, #0
 8007d5a:	460e      	mov	r6, r1
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	462b      	mov	r3, r5
 8007d60:	bfbb      	ittet	lt
 8007d62:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007d66:	461d      	movlt	r5, r3
 8007d68:	2300      	movge	r3, #0
 8007d6a:	232d      	movlt	r3, #45	; 0x2d
 8007d6c:	700b      	strb	r3, [r1, #0]
 8007d6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d70:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007d74:	4691      	mov	r9, r2
 8007d76:	f023 0820 	bic.w	r8, r3, #32
 8007d7a:	bfbc      	itt	lt
 8007d7c:	4622      	movlt	r2, r4
 8007d7e:	4614      	movlt	r4, r2
 8007d80:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007d84:	d005      	beq.n	8007d92 <__cvt+0x42>
 8007d86:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007d8a:	d100      	bne.n	8007d8e <__cvt+0x3e>
 8007d8c:	3601      	adds	r6, #1
 8007d8e:	2102      	movs	r1, #2
 8007d90:	e000      	b.n	8007d94 <__cvt+0x44>
 8007d92:	2103      	movs	r1, #3
 8007d94:	ab03      	add	r3, sp, #12
 8007d96:	9301      	str	r3, [sp, #4]
 8007d98:	ab02      	add	r3, sp, #8
 8007d9a:	9300      	str	r3, [sp, #0]
 8007d9c:	ec45 4b10 	vmov	d0, r4, r5
 8007da0:	4653      	mov	r3, sl
 8007da2:	4632      	mov	r2, r6
 8007da4:	f000 fce4 	bl	8008770 <_dtoa_r>
 8007da8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007dac:	4607      	mov	r7, r0
 8007dae:	d102      	bne.n	8007db6 <__cvt+0x66>
 8007db0:	f019 0f01 	tst.w	r9, #1
 8007db4:	d022      	beq.n	8007dfc <__cvt+0xac>
 8007db6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007dba:	eb07 0906 	add.w	r9, r7, r6
 8007dbe:	d110      	bne.n	8007de2 <__cvt+0x92>
 8007dc0:	783b      	ldrb	r3, [r7, #0]
 8007dc2:	2b30      	cmp	r3, #48	; 0x30
 8007dc4:	d10a      	bne.n	8007ddc <__cvt+0x8c>
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	2300      	movs	r3, #0
 8007dca:	4620      	mov	r0, r4
 8007dcc:	4629      	mov	r1, r5
 8007dce:	f7f8 fe7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007dd2:	b918      	cbnz	r0, 8007ddc <__cvt+0x8c>
 8007dd4:	f1c6 0601 	rsb	r6, r6, #1
 8007dd8:	f8ca 6000 	str.w	r6, [sl]
 8007ddc:	f8da 3000 	ldr.w	r3, [sl]
 8007de0:	4499      	add	r9, r3
 8007de2:	2200      	movs	r2, #0
 8007de4:	2300      	movs	r3, #0
 8007de6:	4620      	mov	r0, r4
 8007de8:	4629      	mov	r1, r5
 8007dea:	f7f8 fe6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007dee:	b108      	cbz	r0, 8007df4 <__cvt+0xa4>
 8007df0:	f8cd 900c 	str.w	r9, [sp, #12]
 8007df4:	2230      	movs	r2, #48	; 0x30
 8007df6:	9b03      	ldr	r3, [sp, #12]
 8007df8:	454b      	cmp	r3, r9
 8007dfa:	d307      	bcc.n	8007e0c <__cvt+0xbc>
 8007dfc:	9b03      	ldr	r3, [sp, #12]
 8007dfe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e00:	1bdb      	subs	r3, r3, r7
 8007e02:	4638      	mov	r0, r7
 8007e04:	6013      	str	r3, [r2, #0]
 8007e06:	b004      	add	sp, #16
 8007e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e0c:	1c59      	adds	r1, r3, #1
 8007e0e:	9103      	str	r1, [sp, #12]
 8007e10:	701a      	strb	r2, [r3, #0]
 8007e12:	e7f0      	b.n	8007df6 <__cvt+0xa6>

08007e14 <__exponent>:
 8007e14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e16:	4603      	mov	r3, r0
 8007e18:	2900      	cmp	r1, #0
 8007e1a:	bfb8      	it	lt
 8007e1c:	4249      	neglt	r1, r1
 8007e1e:	f803 2b02 	strb.w	r2, [r3], #2
 8007e22:	bfb4      	ite	lt
 8007e24:	222d      	movlt	r2, #45	; 0x2d
 8007e26:	222b      	movge	r2, #43	; 0x2b
 8007e28:	2909      	cmp	r1, #9
 8007e2a:	7042      	strb	r2, [r0, #1]
 8007e2c:	dd2a      	ble.n	8007e84 <__exponent+0x70>
 8007e2e:	f10d 0407 	add.w	r4, sp, #7
 8007e32:	46a4      	mov	ip, r4
 8007e34:	270a      	movs	r7, #10
 8007e36:	46a6      	mov	lr, r4
 8007e38:	460a      	mov	r2, r1
 8007e3a:	fb91 f6f7 	sdiv	r6, r1, r7
 8007e3e:	fb07 1516 	mls	r5, r7, r6, r1
 8007e42:	3530      	adds	r5, #48	; 0x30
 8007e44:	2a63      	cmp	r2, #99	; 0x63
 8007e46:	f104 34ff 	add.w	r4, r4, #4294967295
 8007e4a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007e4e:	4631      	mov	r1, r6
 8007e50:	dcf1      	bgt.n	8007e36 <__exponent+0x22>
 8007e52:	3130      	adds	r1, #48	; 0x30
 8007e54:	f1ae 0502 	sub.w	r5, lr, #2
 8007e58:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007e5c:	1c44      	adds	r4, r0, #1
 8007e5e:	4629      	mov	r1, r5
 8007e60:	4561      	cmp	r1, ip
 8007e62:	d30a      	bcc.n	8007e7a <__exponent+0x66>
 8007e64:	f10d 0209 	add.w	r2, sp, #9
 8007e68:	eba2 020e 	sub.w	r2, r2, lr
 8007e6c:	4565      	cmp	r5, ip
 8007e6e:	bf88      	it	hi
 8007e70:	2200      	movhi	r2, #0
 8007e72:	4413      	add	r3, r2
 8007e74:	1a18      	subs	r0, r3, r0
 8007e76:	b003      	add	sp, #12
 8007e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e7e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007e82:	e7ed      	b.n	8007e60 <__exponent+0x4c>
 8007e84:	2330      	movs	r3, #48	; 0x30
 8007e86:	3130      	adds	r1, #48	; 0x30
 8007e88:	7083      	strb	r3, [r0, #2]
 8007e8a:	70c1      	strb	r1, [r0, #3]
 8007e8c:	1d03      	adds	r3, r0, #4
 8007e8e:	e7f1      	b.n	8007e74 <__exponent+0x60>

08007e90 <_printf_float>:
 8007e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e94:	ed2d 8b02 	vpush	{d8}
 8007e98:	b08d      	sub	sp, #52	; 0x34
 8007e9a:	460c      	mov	r4, r1
 8007e9c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007ea0:	4616      	mov	r6, r2
 8007ea2:	461f      	mov	r7, r3
 8007ea4:	4605      	mov	r5, r0
 8007ea6:	f001 fb45 	bl	8009534 <_localeconv_r>
 8007eaa:	f8d0 a000 	ldr.w	sl, [r0]
 8007eae:	4650      	mov	r0, sl
 8007eb0:	f7f8 f98e 	bl	80001d0 <strlen>
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	930a      	str	r3, [sp, #40]	; 0x28
 8007eb8:	6823      	ldr	r3, [r4, #0]
 8007eba:	9305      	str	r3, [sp, #20]
 8007ebc:	f8d8 3000 	ldr.w	r3, [r8]
 8007ec0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007ec4:	3307      	adds	r3, #7
 8007ec6:	f023 0307 	bic.w	r3, r3, #7
 8007eca:	f103 0208 	add.w	r2, r3, #8
 8007ece:	f8c8 2000 	str.w	r2, [r8]
 8007ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007eda:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007ede:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ee2:	9307      	str	r3, [sp, #28]
 8007ee4:	f8cd 8018 	str.w	r8, [sp, #24]
 8007ee8:	ee08 0a10 	vmov	s16, r0
 8007eec:	4b9f      	ldr	r3, [pc, #636]	; (800816c <_printf_float+0x2dc>)
 8007eee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef6:	f7f8 fe19 	bl	8000b2c <__aeabi_dcmpun>
 8007efa:	bb88      	cbnz	r0, 8007f60 <_printf_float+0xd0>
 8007efc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007f00:	4b9a      	ldr	r3, [pc, #616]	; (800816c <_printf_float+0x2dc>)
 8007f02:	f04f 32ff 	mov.w	r2, #4294967295
 8007f06:	f7f8 fdf3 	bl	8000af0 <__aeabi_dcmple>
 8007f0a:	bb48      	cbnz	r0, 8007f60 <_printf_float+0xd0>
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	2300      	movs	r3, #0
 8007f10:	4640      	mov	r0, r8
 8007f12:	4649      	mov	r1, r9
 8007f14:	f7f8 fde2 	bl	8000adc <__aeabi_dcmplt>
 8007f18:	b110      	cbz	r0, 8007f20 <_printf_float+0x90>
 8007f1a:	232d      	movs	r3, #45	; 0x2d
 8007f1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f20:	4b93      	ldr	r3, [pc, #588]	; (8008170 <_printf_float+0x2e0>)
 8007f22:	4894      	ldr	r0, [pc, #592]	; (8008174 <_printf_float+0x2e4>)
 8007f24:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007f28:	bf94      	ite	ls
 8007f2a:	4698      	movls	r8, r3
 8007f2c:	4680      	movhi	r8, r0
 8007f2e:	2303      	movs	r3, #3
 8007f30:	6123      	str	r3, [r4, #16]
 8007f32:	9b05      	ldr	r3, [sp, #20]
 8007f34:	f023 0204 	bic.w	r2, r3, #4
 8007f38:	6022      	str	r2, [r4, #0]
 8007f3a:	f04f 0900 	mov.w	r9, #0
 8007f3e:	9700      	str	r7, [sp, #0]
 8007f40:	4633      	mov	r3, r6
 8007f42:	aa0b      	add	r2, sp, #44	; 0x2c
 8007f44:	4621      	mov	r1, r4
 8007f46:	4628      	mov	r0, r5
 8007f48:	f000 f9d8 	bl	80082fc <_printf_common>
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	f040 8090 	bne.w	8008072 <_printf_float+0x1e2>
 8007f52:	f04f 30ff 	mov.w	r0, #4294967295
 8007f56:	b00d      	add	sp, #52	; 0x34
 8007f58:	ecbd 8b02 	vpop	{d8}
 8007f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f60:	4642      	mov	r2, r8
 8007f62:	464b      	mov	r3, r9
 8007f64:	4640      	mov	r0, r8
 8007f66:	4649      	mov	r1, r9
 8007f68:	f7f8 fde0 	bl	8000b2c <__aeabi_dcmpun>
 8007f6c:	b140      	cbz	r0, 8007f80 <_printf_float+0xf0>
 8007f6e:	464b      	mov	r3, r9
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	bfbc      	itt	lt
 8007f74:	232d      	movlt	r3, #45	; 0x2d
 8007f76:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007f7a:	487f      	ldr	r0, [pc, #508]	; (8008178 <_printf_float+0x2e8>)
 8007f7c:	4b7f      	ldr	r3, [pc, #508]	; (800817c <_printf_float+0x2ec>)
 8007f7e:	e7d1      	b.n	8007f24 <_printf_float+0x94>
 8007f80:	6863      	ldr	r3, [r4, #4]
 8007f82:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007f86:	9206      	str	r2, [sp, #24]
 8007f88:	1c5a      	adds	r2, r3, #1
 8007f8a:	d13f      	bne.n	800800c <_printf_float+0x17c>
 8007f8c:	2306      	movs	r3, #6
 8007f8e:	6063      	str	r3, [r4, #4]
 8007f90:	9b05      	ldr	r3, [sp, #20]
 8007f92:	6861      	ldr	r1, [r4, #4]
 8007f94:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007f98:	2300      	movs	r3, #0
 8007f9a:	9303      	str	r3, [sp, #12]
 8007f9c:	ab0a      	add	r3, sp, #40	; 0x28
 8007f9e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007fa2:	ab09      	add	r3, sp, #36	; 0x24
 8007fa4:	ec49 8b10 	vmov	d0, r8, r9
 8007fa8:	9300      	str	r3, [sp, #0]
 8007faa:	6022      	str	r2, [r4, #0]
 8007fac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	f7ff fecd 	bl	8007d50 <__cvt>
 8007fb6:	9b06      	ldr	r3, [sp, #24]
 8007fb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007fba:	2b47      	cmp	r3, #71	; 0x47
 8007fbc:	4680      	mov	r8, r0
 8007fbe:	d108      	bne.n	8007fd2 <_printf_float+0x142>
 8007fc0:	1cc8      	adds	r0, r1, #3
 8007fc2:	db02      	blt.n	8007fca <_printf_float+0x13a>
 8007fc4:	6863      	ldr	r3, [r4, #4]
 8007fc6:	4299      	cmp	r1, r3
 8007fc8:	dd41      	ble.n	800804e <_printf_float+0x1be>
 8007fca:	f1ab 0b02 	sub.w	fp, fp, #2
 8007fce:	fa5f fb8b 	uxtb.w	fp, fp
 8007fd2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007fd6:	d820      	bhi.n	800801a <_printf_float+0x18a>
 8007fd8:	3901      	subs	r1, #1
 8007fda:	465a      	mov	r2, fp
 8007fdc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007fe0:	9109      	str	r1, [sp, #36]	; 0x24
 8007fe2:	f7ff ff17 	bl	8007e14 <__exponent>
 8007fe6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007fe8:	1813      	adds	r3, r2, r0
 8007fea:	2a01      	cmp	r2, #1
 8007fec:	4681      	mov	r9, r0
 8007fee:	6123      	str	r3, [r4, #16]
 8007ff0:	dc02      	bgt.n	8007ff8 <_printf_float+0x168>
 8007ff2:	6822      	ldr	r2, [r4, #0]
 8007ff4:	07d2      	lsls	r2, r2, #31
 8007ff6:	d501      	bpl.n	8007ffc <_printf_float+0x16c>
 8007ff8:	3301      	adds	r3, #1
 8007ffa:	6123      	str	r3, [r4, #16]
 8007ffc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008000:	2b00      	cmp	r3, #0
 8008002:	d09c      	beq.n	8007f3e <_printf_float+0xae>
 8008004:	232d      	movs	r3, #45	; 0x2d
 8008006:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800800a:	e798      	b.n	8007f3e <_printf_float+0xae>
 800800c:	9a06      	ldr	r2, [sp, #24]
 800800e:	2a47      	cmp	r2, #71	; 0x47
 8008010:	d1be      	bne.n	8007f90 <_printf_float+0x100>
 8008012:	2b00      	cmp	r3, #0
 8008014:	d1bc      	bne.n	8007f90 <_printf_float+0x100>
 8008016:	2301      	movs	r3, #1
 8008018:	e7b9      	b.n	8007f8e <_printf_float+0xfe>
 800801a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800801e:	d118      	bne.n	8008052 <_printf_float+0x1c2>
 8008020:	2900      	cmp	r1, #0
 8008022:	6863      	ldr	r3, [r4, #4]
 8008024:	dd0b      	ble.n	800803e <_printf_float+0x1ae>
 8008026:	6121      	str	r1, [r4, #16]
 8008028:	b913      	cbnz	r3, 8008030 <_printf_float+0x1a0>
 800802a:	6822      	ldr	r2, [r4, #0]
 800802c:	07d0      	lsls	r0, r2, #31
 800802e:	d502      	bpl.n	8008036 <_printf_float+0x1a6>
 8008030:	3301      	adds	r3, #1
 8008032:	440b      	add	r3, r1
 8008034:	6123      	str	r3, [r4, #16]
 8008036:	65a1      	str	r1, [r4, #88]	; 0x58
 8008038:	f04f 0900 	mov.w	r9, #0
 800803c:	e7de      	b.n	8007ffc <_printf_float+0x16c>
 800803e:	b913      	cbnz	r3, 8008046 <_printf_float+0x1b6>
 8008040:	6822      	ldr	r2, [r4, #0]
 8008042:	07d2      	lsls	r2, r2, #31
 8008044:	d501      	bpl.n	800804a <_printf_float+0x1ba>
 8008046:	3302      	adds	r3, #2
 8008048:	e7f4      	b.n	8008034 <_printf_float+0x1a4>
 800804a:	2301      	movs	r3, #1
 800804c:	e7f2      	b.n	8008034 <_printf_float+0x1a4>
 800804e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008054:	4299      	cmp	r1, r3
 8008056:	db05      	blt.n	8008064 <_printf_float+0x1d4>
 8008058:	6823      	ldr	r3, [r4, #0]
 800805a:	6121      	str	r1, [r4, #16]
 800805c:	07d8      	lsls	r0, r3, #31
 800805e:	d5ea      	bpl.n	8008036 <_printf_float+0x1a6>
 8008060:	1c4b      	adds	r3, r1, #1
 8008062:	e7e7      	b.n	8008034 <_printf_float+0x1a4>
 8008064:	2900      	cmp	r1, #0
 8008066:	bfd4      	ite	le
 8008068:	f1c1 0202 	rsble	r2, r1, #2
 800806c:	2201      	movgt	r2, #1
 800806e:	4413      	add	r3, r2
 8008070:	e7e0      	b.n	8008034 <_printf_float+0x1a4>
 8008072:	6823      	ldr	r3, [r4, #0]
 8008074:	055a      	lsls	r2, r3, #21
 8008076:	d407      	bmi.n	8008088 <_printf_float+0x1f8>
 8008078:	6923      	ldr	r3, [r4, #16]
 800807a:	4642      	mov	r2, r8
 800807c:	4631      	mov	r1, r6
 800807e:	4628      	mov	r0, r5
 8008080:	47b8      	blx	r7
 8008082:	3001      	adds	r0, #1
 8008084:	d12c      	bne.n	80080e0 <_printf_float+0x250>
 8008086:	e764      	b.n	8007f52 <_printf_float+0xc2>
 8008088:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800808c:	f240 80e0 	bls.w	8008250 <_printf_float+0x3c0>
 8008090:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008094:	2200      	movs	r2, #0
 8008096:	2300      	movs	r3, #0
 8008098:	f7f8 fd16 	bl	8000ac8 <__aeabi_dcmpeq>
 800809c:	2800      	cmp	r0, #0
 800809e:	d034      	beq.n	800810a <_printf_float+0x27a>
 80080a0:	4a37      	ldr	r2, [pc, #220]	; (8008180 <_printf_float+0x2f0>)
 80080a2:	2301      	movs	r3, #1
 80080a4:	4631      	mov	r1, r6
 80080a6:	4628      	mov	r0, r5
 80080a8:	47b8      	blx	r7
 80080aa:	3001      	adds	r0, #1
 80080ac:	f43f af51 	beq.w	8007f52 <_printf_float+0xc2>
 80080b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80080b4:	429a      	cmp	r2, r3
 80080b6:	db02      	blt.n	80080be <_printf_float+0x22e>
 80080b8:	6823      	ldr	r3, [r4, #0]
 80080ba:	07d8      	lsls	r0, r3, #31
 80080bc:	d510      	bpl.n	80080e0 <_printf_float+0x250>
 80080be:	ee18 3a10 	vmov	r3, s16
 80080c2:	4652      	mov	r2, sl
 80080c4:	4631      	mov	r1, r6
 80080c6:	4628      	mov	r0, r5
 80080c8:	47b8      	blx	r7
 80080ca:	3001      	adds	r0, #1
 80080cc:	f43f af41 	beq.w	8007f52 <_printf_float+0xc2>
 80080d0:	f04f 0800 	mov.w	r8, #0
 80080d4:	f104 091a 	add.w	r9, r4, #26
 80080d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080da:	3b01      	subs	r3, #1
 80080dc:	4543      	cmp	r3, r8
 80080de:	dc09      	bgt.n	80080f4 <_printf_float+0x264>
 80080e0:	6823      	ldr	r3, [r4, #0]
 80080e2:	079b      	lsls	r3, r3, #30
 80080e4:	f100 8105 	bmi.w	80082f2 <_printf_float+0x462>
 80080e8:	68e0      	ldr	r0, [r4, #12]
 80080ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080ec:	4298      	cmp	r0, r3
 80080ee:	bfb8      	it	lt
 80080f0:	4618      	movlt	r0, r3
 80080f2:	e730      	b.n	8007f56 <_printf_float+0xc6>
 80080f4:	2301      	movs	r3, #1
 80080f6:	464a      	mov	r2, r9
 80080f8:	4631      	mov	r1, r6
 80080fa:	4628      	mov	r0, r5
 80080fc:	47b8      	blx	r7
 80080fe:	3001      	adds	r0, #1
 8008100:	f43f af27 	beq.w	8007f52 <_printf_float+0xc2>
 8008104:	f108 0801 	add.w	r8, r8, #1
 8008108:	e7e6      	b.n	80080d8 <_printf_float+0x248>
 800810a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800810c:	2b00      	cmp	r3, #0
 800810e:	dc39      	bgt.n	8008184 <_printf_float+0x2f4>
 8008110:	4a1b      	ldr	r2, [pc, #108]	; (8008180 <_printf_float+0x2f0>)
 8008112:	2301      	movs	r3, #1
 8008114:	4631      	mov	r1, r6
 8008116:	4628      	mov	r0, r5
 8008118:	47b8      	blx	r7
 800811a:	3001      	adds	r0, #1
 800811c:	f43f af19 	beq.w	8007f52 <_printf_float+0xc2>
 8008120:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008124:	4313      	orrs	r3, r2
 8008126:	d102      	bne.n	800812e <_printf_float+0x29e>
 8008128:	6823      	ldr	r3, [r4, #0]
 800812a:	07d9      	lsls	r1, r3, #31
 800812c:	d5d8      	bpl.n	80080e0 <_printf_float+0x250>
 800812e:	ee18 3a10 	vmov	r3, s16
 8008132:	4652      	mov	r2, sl
 8008134:	4631      	mov	r1, r6
 8008136:	4628      	mov	r0, r5
 8008138:	47b8      	blx	r7
 800813a:	3001      	adds	r0, #1
 800813c:	f43f af09 	beq.w	8007f52 <_printf_float+0xc2>
 8008140:	f04f 0900 	mov.w	r9, #0
 8008144:	f104 0a1a 	add.w	sl, r4, #26
 8008148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800814a:	425b      	negs	r3, r3
 800814c:	454b      	cmp	r3, r9
 800814e:	dc01      	bgt.n	8008154 <_printf_float+0x2c4>
 8008150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008152:	e792      	b.n	800807a <_printf_float+0x1ea>
 8008154:	2301      	movs	r3, #1
 8008156:	4652      	mov	r2, sl
 8008158:	4631      	mov	r1, r6
 800815a:	4628      	mov	r0, r5
 800815c:	47b8      	blx	r7
 800815e:	3001      	adds	r0, #1
 8008160:	f43f aef7 	beq.w	8007f52 <_printf_float+0xc2>
 8008164:	f109 0901 	add.w	r9, r9, #1
 8008168:	e7ee      	b.n	8008148 <_printf_float+0x2b8>
 800816a:	bf00      	nop
 800816c:	7fefffff 	.word	0x7fefffff
 8008170:	0800ab8c 	.word	0x0800ab8c
 8008174:	0800ab90 	.word	0x0800ab90
 8008178:	0800ab98 	.word	0x0800ab98
 800817c:	0800ab94 	.word	0x0800ab94
 8008180:	0800ab9c 	.word	0x0800ab9c
 8008184:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008186:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008188:	429a      	cmp	r2, r3
 800818a:	bfa8      	it	ge
 800818c:	461a      	movge	r2, r3
 800818e:	2a00      	cmp	r2, #0
 8008190:	4691      	mov	r9, r2
 8008192:	dc37      	bgt.n	8008204 <_printf_float+0x374>
 8008194:	f04f 0b00 	mov.w	fp, #0
 8008198:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800819c:	f104 021a 	add.w	r2, r4, #26
 80081a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80081a2:	9305      	str	r3, [sp, #20]
 80081a4:	eba3 0309 	sub.w	r3, r3, r9
 80081a8:	455b      	cmp	r3, fp
 80081aa:	dc33      	bgt.n	8008214 <_printf_float+0x384>
 80081ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80081b0:	429a      	cmp	r2, r3
 80081b2:	db3b      	blt.n	800822c <_printf_float+0x39c>
 80081b4:	6823      	ldr	r3, [r4, #0]
 80081b6:	07da      	lsls	r2, r3, #31
 80081b8:	d438      	bmi.n	800822c <_printf_float+0x39c>
 80081ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081bc:	9b05      	ldr	r3, [sp, #20]
 80081be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	eba2 0901 	sub.w	r9, r2, r1
 80081c6:	4599      	cmp	r9, r3
 80081c8:	bfa8      	it	ge
 80081ca:	4699      	movge	r9, r3
 80081cc:	f1b9 0f00 	cmp.w	r9, #0
 80081d0:	dc35      	bgt.n	800823e <_printf_float+0x3ae>
 80081d2:	f04f 0800 	mov.w	r8, #0
 80081d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80081da:	f104 0a1a 	add.w	sl, r4, #26
 80081de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80081e2:	1a9b      	subs	r3, r3, r2
 80081e4:	eba3 0309 	sub.w	r3, r3, r9
 80081e8:	4543      	cmp	r3, r8
 80081ea:	f77f af79 	ble.w	80080e0 <_printf_float+0x250>
 80081ee:	2301      	movs	r3, #1
 80081f0:	4652      	mov	r2, sl
 80081f2:	4631      	mov	r1, r6
 80081f4:	4628      	mov	r0, r5
 80081f6:	47b8      	blx	r7
 80081f8:	3001      	adds	r0, #1
 80081fa:	f43f aeaa 	beq.w	8007f52 <_printf_float+0xc2>
 80081fe:	f108 0801 	add.w	r8, r8, #1
 8008202:	e7ec      	b.n	80081de <_printf_float+0x34e>
 8008204:	4613      	mov	r3, r2
 8008206:	4631      	mov	r1, r6
 8008208:	4642      	mov	r2, r8
 800820a:	4628      	mov	r0, r5
 800820c:	47b8      	blx	r7
 800820e:	3001      	adds	r0, #1
 8008210:	d1c0      	bne.n	8008194 <_printf_float+0x304>
 8008212:	e69e      	b.n	8007f52 <_printf_float+0xc2>
 8008214:	2301      	movs	r3, #1
 8008216:	4631      	mov	r1, r6
 8008218:	4628      	mov	r0, r5
 800821a:	9205      	str	r2, [sp, #20]
 800821c:	47b8      	blx	r7
 800821e:	3001      	adds	r0, #1
 8008220:	f43f ae97 	beq.w	8007f52 <_printf_float+0xc2>
 8008224:	9a05      	ldr	r2, [sp, #20]
 8008226:	f10b 0b01 	add.w	fp, fp, #1
 800822a:	e7b9      	b.n	80081a0 <_printf_float+0x310>
 800822c:	ee18 3a10 	vmov	r3, s16
 8008230:	4652      	mov	r2, sl
 8008232:	4631      	mov	r1, r6
 8008234:	4628      	mov	r0, r5
 8008236:	47b8      	blx	r7
 8008238:	3001      	adds	r0, #1
 800823a:	d1be      	bne.n	80081ba <_printf_float+0x32a>
 800823c:	e689      	b.n	8007f52 <_printf_float+0xc2>
 800823e:	9a05      	ldr	r2, [sp, #20]
 8008240:	464b      	mov	r3, r9
 8008242:	4442      	add	r2, r8
 8008244:	4631      	mov	r1, r6
 8008246:	4628      	mov	r0, r5
 8008248:	47b8      	blx	r7
 800824a:	3001      	adds	r0, #1
 800824c:	d1c1      	bne.n	80081d2 <_printf_float+0x342>
 800824e:	e680      	b.n	8007f52 <_printf_float+0xc2>
 8008250:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008252:	2a01      	cmp	r2, #1
 8008254:	dc01      	bgt.n	800825a <_printf_float+0x3ca>
 8008256:	07db      	lsls	r3, r3, #31
 8008258:	d538      	bpl.n	80082cc <_printf_float+0x43c>
 800825a:	2301      	movs	r3, #1
 800825c:	4642      	mov	r2, r8
 800825e:	4631      	mov	r1, r6
 8008260:	4628      	mov	r0, r5
 8008262:	47b8      	blx	r7
 8008264:	3001      	adds	r0, #1
 8008266:	f43f ae74 	beq.w	8007f52 <_printf_float+0xc2>
 800826a:	ee18 3a10 	vmov	r3, s16
 800826e:	4652      	mov	r2, sl
 8008270:	4631      	mov	r1, r6
 8008272:	4628      	mov	r0, r5
 8008274:	47b8      	blx	r7
 8008276:	3001      	adds	r0, #1
 8008278:	f43f ae6b 	beq.w	8007f52 <_printf_float+0xc2>
 800827c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008280:	2200      	movs	r2, #0
 8008282:	2300      	movs	r3, #0
 8008284:	f7f8 fc20 	bl	8000ac8 <__aeabi_dcmpeq>
 8008288:	b9d8      	cbnz	r0, 80082c2 <_printf_float+0x432>
 800828a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800828c:	f108 0201 	add.w	r2, r8, #1
 8008290:	3b01      	subs	r3, #1
 8008292:	4631      	mov	r1, r6
 8008294:	4628      	mov	r0, r5
 8008296:	47b8      	blx	r7
 8008298:	3001      	adds	r0, #1
 800829a:	d10e      	bne.n	80082ba <_printf_float+0x42a>
 800829c:	e659      	b.n	8007f52 <_printf_float+0xc2>
 800829e:	2301      	movs	r3, #1
 80082a0:	4652      	mov	r2, sl
 80082a2:	4631      	mov	r1, r6
 80082a4:	4628      	mov	r0, r5
 80082a6:	47b8      	blx	r7
 80082a8:	3001      	adds	r0, #1
 80082aa:	f43f ae52 	beq.w	8007f52 <_printf_float+0xc2>
 80082ae:	f108 0801 	add.w	r8, r8, #1
 80082b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082b4:	3b01      	subs	r3, #1
 80082b6:	4543      	cmp	r3, r8
 80082b8:	dcf1      	bgt.n	800829e <_printf_float+0x40e>
 80082ba:	464b      	mov	r3, r9
 80082bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80082c0:	e6dc      	b.n	800807c <_printf_float+0x1ec>
 80082c2:	f04f 0800 	mov.w	r8, #0
 80082c6:	f104 0a1a 	add.w	sl, r4, #26
 80082ca:	e7f2      	b.n	80082b2 <_printf_float+0x422>
 80082cc:	2301      	movs	r3, #1
 80082ce:	4642      	mov	r2, r8
 80082d0:	e7df      	b.n	8008292 <_printf_float+0x402>
 80082d2:	2301      	movs	r3, #1
 80082d4:	464a      	mov	r2, r9
 80082d6:	4631      	mov	r1, r6
 80082d8:	4628      	mov	r0, r5
 80082da:	47b8      	blx	r7
 80082dc:	3001      	adds	r0, #1
 80082de:	f43f ae38 	beq.w	8007f52 <_printf_float+0xc2>
 80082e2:	f108 0801 	add.w	r8, r8, #1
 80082e6:	68e3      	ldr	r3, [r4, #12]
 80082e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80082ea:	1a5b      	subs	r3, r3, r1
 80082ec:	4543      	cmp	r3, r8
 80082ee:	dcf0      	bgt.n	80082d2 <_printf_float+0x442>
 80082f0:	e6fa      	b.n	80080e8 <_printf_float+0x258>
 80082f2:	f04f 0800 	mov.w	r8, #0
 80082f6:	f104 0919 	add.w	r9, r4, #25
 80082fa:	e7f4      	b.n	80082e6 <_printf_float+0x456>

080082fc <_printf_common>:
 80082fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008300:	4616      	mov	r6, r2
 8008302:	4699      	mov	r9, r3
 8008304:	688a      	ldr	r2, [r1, #8]
 8008306:	690b      	ldr	r3, [r1, #16]
 8008308:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800830c:	4293      	cmp	r3, r2
 800830e:	bfb8      	it	lt
 8008310:	4613      	movlt	r3, r2
 8008312:	6033      	str	r3, [r6, #0]
 8008314:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008318:	4607      	mov	r7, r0
 800831a:	460c      	mov	r4, r1
 800831c:	b10a      	cbz	r2, 8008322 <_printf_common+0x26>
 800831e:	3301      	adds	r3, #1
 8008320:	6033      	str	r3, [r6, #0]
 8008322:	6823      	ldr	r3, [r4, #0]
 8008324:	0699      	lsls	r1, r3, #26
 8008326:	bf42      	ittt	mi
 8008328:	6833      	ldrmi	r3, [r6, #0]
 800832a:	3302      	addmi	r3, #2
 800832c:	6033      	strmi	r3, [r6, #0]
 800832e:	6825      	ldr	r5, [r4, #0]
 8008330:	f015 0506 	ands.w	r5, r5, #6
 8008334:	d106      	bne.n	8008344 <_printf_common+0x48>
 8008336:	f104 0a19 	add.w	sl, r4, #25
 800833a:	68e3      	ldr	r3, [r4, #12]
 800833c:	6832      	ldr	r2, [r6, #0]
 800833e:	1a9b      	subs	r3, r3, r2
 8008340:	42ab      	cmp	r3, r5
 8008342:	dc26      	bgt.n	8008392 <_printf_common+0x96>
 8008344:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008348:	1e13      	subs	r3, r2, #0
 800834a:	6822      	ldr	r2, [r4, #0]
 800834c:	bf18      	it	ne
 800834e:	2301      	movne	r3, #1
 8008350:	0692      	lsls	r2, r2, #26
 8008352:	d42b      	bmi.n	80083ac <_printf_common+0xb0>
 8008354:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008358:	4649      	mov	r1, r9
 800835a:	4638      	mov	r0, r7
 800835c:	47c0      	blx	r8
 800835e:	3001      	adds	r0, #1
 8008360:	d01e      	beq.n	80083a0 <_printf_common+0xa4>
 8008362:	6823      	ldr	r3, [r4, #0]
 8008364:	68e5      	ldr	r5, [r4, #12]
 8008366:	6832      	ldr	r2, [r6, #0]
 8008368:	f003 0306 	and.w	r3, r3, #6
 800836c:	2b04      	cmp	r3, #4
 800836e:	bf08      	it	eq
 8008370:	1aad      	subeq	r5, r5, r2
 8008372:	68a3      	ldr	r3, [r4, #8]
 8008374:	6922      	ldr	r2, [r4, #16]
 8008376:	bf0c      	ite	eq
 8008378:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800837c:	2500      	movne	r5, #0
 800837e:	4293      	cmp	r3, r2
 8008380:	bfc4      	itt	gt
 8008382:	1a9b      	subgt	r3, r3, r2
 8008384:	18ed      	addgt	r5, r5, r3
 8008386:	2600      	movs	r6, #0
 8008388:	341a      	adds	r4, #26
 800838a:	42b5      	cmp	r5, r6
 800838c:	d11a      	bne.n	80083c4 <_printf_common+0xc8>
 800838e:	2000      	movs	r0, #0
 8008390:	e008      	b.n	80083a4 <_printf_common+0xa8>
 8008392:	2301      	movs	r3, #1
 8008394:	4652      	mov	r2, sl
 8008396:	4649      	mov	r1, r9
 8008398:	4638      	mov	r0, r7
 800839a:	47c0      	blx	r8
 800839c:	3001      	adds	r0, #1
 800839e:	d103      	bne.n	80083a8 <_printf_common+0xac>
 80083a0:	f04f 30ff 	mov.w	r0, #4294967295
 80083a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083a8:	3501      	adds	r5, #1
 80083aa:	e7c6      	b.n	800833a <_printf_common+0x3e>
 80083ac:	18e1      	adds	r1, r4, r3
 80083ae:	1c5a      	adds	r2, r3, #1
 80083b0:	2030      	movs	r0, #48	; 0x30
 80083b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083b6:	4422      	add	r2, r4
 80083b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80083bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80083c0:	3302      	adds	r3, #2
 80083c2:	e7c7      	b.n	8008354 <_printf_common+0x58>
 80083c4:	2301      	movs	r3, #1
 80083c6:	4622      	mov	r2, r4
 80083c8:	4649      	mov	r1, r9
 80083ca:	4638      	mov	r0, r7
 80083cc:	47c0      	blx	r8
 80083ce:	3001      	adds	r0, #1
 80083d0:	d0e6      	beq.n	80083a0 <_printf_common+0xa4>
 80083d2:	3601      	adds	r6, #1
 80083d4:	e7d9      	b.n	800838a <_printf_common+0x8e>
	...

080083d8 <_printf_i>:
 80083d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083dc:	460c      	mov	r4, r1
 80083de:	4691      	mov	r9, r2
 80083e0:	7e27      	ldrb	r7, [r4, #24]
 80083e2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80083e4:	2f78      	cmp	r7, #120	; 0x78
 80083e6:	4680      	mov	r8, r0
 80083e8:	469a      	mov	sl, r3
 80083ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80083ee:	d807      	bhi.n	8008400 <_printf_i+0x28>
 80083f0:	2f62      	cmp	r7, #98	; 0x62
 80083f2:	d80a      	bhi.n	800840a <_printf_i+0x32>
 80083f4:	2f00      	cmp	r7, #0
 80083f6:	f000 80d8 	beq.w	80085aa <_printf_i+0x1d2>
 80083fa:	2f58      	cmp	r7, #88	; 0x58
 80083fc:	f000 80a3 	beq.w	8008546 <_printf_i+0x16e>
 8008400:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008404:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008408:	e03a      	b.n	8008480 <_printf_i+0xa8>
 800840a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800840e:	2b15      	cmp	r3, #21
 8008410:	d8f6      	bhi.n	8008400 <_printf_i+0x28>
 8008412:	a001      	add	r0, pc, #4	; (adr r0, 8008418 <_printf_i+0x40>)
 8008414:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008418:	08008471 	.word	0x08008471
 800841c:	08008485 	.word	0x08008485
 8008420:	08008401 	.word	0x08008401
 8008424:	08008401 	.word	0x08008401
 8008428:	08008401 	.word	0x08008401
 800842c:	08008401 	.word	0x08008401
 8008430:	08008485 	.word	0x08008485
 8008434:	08008401 	.word	0x08008401
 8008438:	08008401 	.word	0x08008401
 800843c:	08008401 	.word	0x08008401
 8008440:	08008401 	.word	0x08008401
 8008444:	08008591 	.word	0x08008591
 8008448:	080084b5 	.word	0x080084b5
 800844c:	08008573 	.word	0x08008573
 8008450:	08008401 	.word	0x08008401
 8008454:	08008401 	.word	0x08008401
 8008458:	080085b3 	.word	0x080085b3
 800845c:	08008401 	.word	0x08008401
 8008460:	080084b5 	.word	0x080084b5
 8008464:	08008401 	.word	0x08008401
 8008468:	08008401 	.word	0x08008401
 800846c:	0800857b 	.word	0x0800857b
 8008470:	680b      	ldr	r3, [r1, #0]
 8008472:	1d1a      	adds	r2, r3, #4
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	600a      	str	r2, [r1, #0]
 8008478:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800847c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008480:	2301      	movs	r3, #1
 8008482:	e0a3      	b.n	80085cc <_printf_i+0x1f4>
 8008484:	6825      	ldr	r5, [r4, #0]
 8008486:	6808      	ldr	r0, [r1, #0]
 8008488:	062e      	lsls	r6, r5, #24
 800848a:	f100 0304 	add.w	r3, r0, #4
 800848e:	d50a      	bpl.n	80084a6 <_printf_i+0xce>
 8008490:	6805      	ldr	r5, [r0, #0]
 8008492:	600b      	str	r3, [r1, #0]
 8008494:	2d00      	cmp	r5, #0
 8008496:	da03      	bge.n	80084a0 <_printf_i+0xc8>
 8008498:	232d      	movs	r3, #45	; 0x2d
 800849a:	426d      	negs	r5, r5
 800849c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084a0:	485e      	ldr	r0, [pc, #376]	; (800861c <_printf_i+0x244>)
 80084a2:	230a      	movs	r3, #10
 80084a4:	e019      	b.n	80084da <_printf_i+0x102>
 80084a6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80084aa:	6805      	ldr	r5, [r0, #0]
 80084ac:	600b      	str	r3, [r1, #0]
 80084ae:	bf18      	it	ne
 80084b0:	b22d      	sxthne	r5, r5
 80084b2:	e7ef      	b.n	8008494 <_printf_i+0xbc>
 80084b4:	680b      	ldr	r3, [r1, #0]
 80084b6:	6825      	ldr	r5, [r4, #0]
 80084b8:	1d18      	adds	r0, r3, #4
 80084ba:	6008      	str	r0, [r1, #0]
 80084bc:	0628      	lsls	r0, r5, #24
 80084be:	d501      	bpl.n	80084c4 <_printf_i+0xec>
 80084c0:	681d      	ldr	r5, [r3, #0]
 80084c2:	e002      	b.n	80084ca <_printf_i+0xf2>
 80084c4:	0669      	lsls	r1, r5, #25
 80084c6:	d5fb      	bpl.n	80084c0 <_printf_i+0xe8>
 80084c8:	881d      	ldrh	r5, [r3, #0]
 80084ca:	4854      	ldr	r0, [pc, #336]	; (800861c <_printf_i+0x244>)
 80084cc:	2f6f      	cmp	r7, #111	; 0x6f
 80084ce:	bf0c      	ite	eq
 80084d0:	2308      	moveq	r3, #8
 80084d2:	230a      	movne	r3, #10
 80084d4:	2100      	movs	r1, #0
 80084d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80084da:	6866      	ldr	r6, [r4, #4]
 80084dc:	60a6      	str	r6, [r4, #8]
 80084de:	2e00      	cmp	r6, #0
 80084e0:	bfa2      	ittt	ge
 80084e2:	6821      	ldrge	r1, [r4, #0]
 80084e4:	f021 0104 	bicge.w	r1, r1, #4
 80084e8:	6021      	strge	r1, [r4, #0]
 80084ea:	b90d      	cbnz	r5, 80084f0 <_printf_i+0x118>
 80084ec:	2e00      	cmp	r6, #0
 80084ee:	d04d      	beq.n	800858c <_printf_i+0x1b4>
 80084f0:	4616      	mov	r6, r2
 80084f2:	fbb5 f1f3 	udiv	r1, r5, r3
 80084f6:	fb03 5711 	mls	r7, r3, r1, r5
 80084fa:	5dc7      	ldrb	r7, [r0, r7]
 80084fc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008500:	462f      	mov	r7, r5
 8008502:	42bb      	cmp	r3, r7
 8008504:	460d      	mov	r5, r1
 8008506:	d9f4      	bls.n	80084f2 <_printf_i+0x11a>
 8008508:	2b08      	cmp	r3, #8
 800850a:	d10b      	bne.n	8008524 <_printf_i+0x14c>
 800850c:	6823      	ldr	r3, [r4, #0]
 800850e:	07df      	lsls	r7, r3, #31
 8008510:	d508      	bpl.n	8008524 <_printf_i+0x14c>
 8008512:	6923      	ldr	r3, [r4, #16]
 8008514:	6861      	ldr	r1, [r4, #4]
 8008516:	4299      	cmp	r1, r3
 8008518:	bfde      	ittt	le
 800851a:	2330      	movle	r3, #48	; 0x30
 800851c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008520:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008524:	1b92      	subs	r2, r2, r6
 8008526:	6122      	str	r2, [r4, #16]
 8008528:	f8cd a000 	str.w	sl, [sp]
 800852c:	464b      	mov	r3, r9
 800852e:	aa03      	add	r2, sp, #12
 8008530:	4621      	mov	r1, r4
 8008532:	4640      	mov	r0, r8
 8008534:	f7ff fee2 	bl	80082fc <_printf_common>
 8008538:	3001      	adds	r0, #1
 800853a:	d14c      	bne.n	80085d6 <_printf_i+0x1fe>
 800853c:	f04f 30ff 	mov.w	r0, #4294967295
 8008540:	b004      	add	sp, #16
 8008542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008546:	4835      	ldr	r0, [pc, #212]	; (800861c <_printf_i+0x244>)
 8008548:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800854c:	6823      	ldr	r3, [r4, #0]
 800854e:	680e      	ldr	r6, [r1, #0]
 8008550:	061f      	lsls	r7, r3, #24
 8008552:	f856 5b04 	ldr.w	r5, [r6], #4
 8008556:	600e      	str	r6, [r1, #0]
 8008558:	d514      	bpl.n	8008584 <_printf_i+0x1ac>
 800855a:	07d9      	lsls	r1, r3, #31
 800855c:	bf44      	itt	mi
 800855e:	f043 0320 	orrmi.w	r3, r3, #32
 8008562:	6023      	strmi	r3, [r4, #0]
 8008564:	b91d      	cbnz	r5, 800856e <_printf_i+0x196>
 8008566:	6823      	ldr	r3, [r4, #0]
 8008568:	f023 0320 	bic.w	r3, r3, #32
 800856c:	6023      	str	r3, [r4, #0]
 800856e:	2310      	movs	r3, #16
 8008570:	e7b0      	b.n	80084d4 <_printf_i+0xfc>
 8008572:	6823      	ldr	r3, [r4, #0]
 8008574:	f043 0320 	orr.w	r3, r3, #32
 8008578:	6023      	str	r3, [r4, #0]
 800857a:	2378      	movs	r3, #120	; 0x78
 800857c:	4828      	ldr	r0, [pc, #160]	; (8008620 <_printf_i+0x248>)
 800857e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008582:	e7e3      	b.n	800854c <_printf_i+0x174>
 8008584:	065e      	lsls	r6, r3, #25
 8008586:	bf48      	it	mi
 8008588:	b2ad      	uxthmi	r5, r5
 800858a:	e7e6      	b.n	800855a <_printf_i+0x182>
 800858c:	4616      	mov	r6, r2
 800858e:	e7bb      	b.n	8008508 <_printf_i+0x130>
 8008590:	680b      	ldr	r3, [r1, #0]
 8008592:	6826      	ldr	r6, [r4, #0]
 8008594:	6960      	ldr	r0, [r4, #20]
 8008596:	1d1d      	adds	r5, r3, #4
 8008598:	600d      	str	r5, [r1, #0]
 800859a:	0635      	lsls	r5, r6, #24
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	d501      	bpl.n	80085a4 <_printf_i+0x1cc>
 80085a0:	6018      	str	r0, [r3, #0]
 80085a2:	e002      	b.n	80085aa <_printf_i+0x1d2>
 80085a4:	0671      	lsls	r1, r6, #25
 80085a6:	d5fb      	bpl.n	80085a0 <_printf_i+0x1c8>
 80085a8:	8018      	strh	r0, [r3, #0]
 80085aa:	2300      	movs	r3, #0
 80085ac:	6123      	str	r3, [r4, #16]
 80085ae:	4616      	mov	r6, r2
 80085b0:	e7ba      	b.n	8008528 <_printf_i+0x150>
 80085b2:	680b      	ldr	r3, [r1, #0]
 80085b4:	1d1a      	adds	r2, r3, #4
 80085b6:	600a      	str	r2, [r1, #0]
 80085b8:	681e      	ldr	r6, [r3, #0]
 80085ba:	6862      	ldr	r2, [r4, #4]
 80085bc:	2100      	movs	r1, #0
 80085be:	4630      	mov	r0, r6
 80085c0:	f7f7 fe0e 	bl	80001e0 <memchr>
 80085c4:	b108      	cbz	r0, 80085ca <_printf_i+0x1f2>
 80085c6:	1b80      	subs	r0, r0, r6
 80085c8:	6060      	str	r0, [r4, #4]
 80085ca:	6863      	ldr	r3, [r4, #4]
 80085cc:	6123      	str	r3, [r4, #16]
 80085ce:	2300      	movs	r3, #0
 80085d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085d4:	e7a8      	b.n	8008528 <_printf_i+0x150>
 80085d6:	6923      	ldr	r3, [r4, #16]
 80085d8:	4632      	mov	r2, r6
 80085da:	4649      	mov	r1, r9
 80085dc:	4640      	mov	r0, r8
 80085de:	47d0      	blx	sl
 80085e0:	3001      	adds	r0, #1
 80085e2:	d0ab      	beq.n	800853c <_printf_i+0x164>
 80085e4:	6823      	ldr	r3, [r4, #0]
 80085e6:	079b      	lsls	r3, r3, #30
 80085e8:	d413      	bmi.n	8008612 <_printf_i+0x23a>
 80085ea:	68e0      	ldr	r0, [r4, #12]
 80085ec:	9b03      	ldr	r3, [sp, #12]
 80085ee:	4298      	cmp	r0, r3
 80085f0:	bfb8      	it	lt
 80085f2:	4618      	movlt	r0, r3
 80085f4:	e7a4      	b.n	8008540 <_printf_i+0x168>
 80085f6:	2301      	movs	r3, #1
 80085f8:	4632      	mov	r2, r6
 80085fa:	4649      	mov	r1, r9
 80085fc:	4640      	mov	r0, r8
 80085fe:	47d0      	blx	sl
 8008600:	3001      	adds	r0, #1
 8008602:	d09b      	beq.n	800853c <_printf_i+0x164>
 8008604:	3501      	adds	r5, #1
 8008606:	68e3      	ldr	r3, [r4, #12]
 8008608:	9903      	ldr	r1, [sp, #12]
 800860a:	1a5b      	subs	r3, r3, r1
 800860c:	42ab      	cmp	r3, r5
 800860e:	dcf2      	bgt.n	80085f6 <_printf_i+0x21e>
 8008610:	e7eb      	b.n	80085ea <_printf_i+0x212>
 8008612:	2500      	movs	r5, #0
 8008614:	f104 0619 	add.w	r6, r4, #25
 8008618:	e7f5      	b.n	8008606 <_printf_i+0x22e>
 800861a:	bf00      	nop
 800861c:	0800ab9e 	.word	0x0800ab9e
 8008620:	0800abaf 	.word	0x0800abaf

08008624 <iprintf>:
 8008624:	b40f      	push	{r0, r1, r2, r3}
 8008626:	4b0a      	ldr	r3, [pc, #40]	; (8008650 <iprintf+0x2c>)
 8008628:	b513      	push	{r0, r1, r4, lr}
 800862a:	681c      	ldr	r4, [r3, #0]
 800862c:	b124      	cbz	r4, 8008638 <iprintf+0x14>
 800862e:	69a3      	ldr	r3, [r4, #24]
 8008630:	b913      	cbnz	r3, 8008638 <iprintf+0x14>
 8008632:	4620      	mov	r0, r4
 8008634:	f000 fee0 	bl	80093f8 <__sinit>
 8008638:	ab05      	add	r3, sp, #20
 800863a:	9a04      	ldr	r2, [sp, #16]
 800863c:	68a1      	ldr	r1, [r4, #8]
 800863e:	9301      	str	r3, [sp, #4]
 8008640:	4620      	mov	r0, r4
 8008642:	f001 fbf7 	bl	8009e34 <_vfiprintf_r>
 8008646:	b002      	add	sp, #8
 8008648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800864c:	b004      	add	sp, #16
 800864e:	4770      	bx	lr
 8008650:	20000108 	.word	0x20000108

08008654 <quorem>:
 8008654:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008658:	6903      	ldr	r3, [r0, #16]
 800865a:	690c      	ldr	r4, [r1, #16]
 800865c:	42a3      	cmp	r3, r4
 800865e:	4607      	mov	r7, r0
 8008660:	f2c0 8081 	blt.w	8008766 <quorem+0x112>
 8008664:	3c01      	subs	r4, #1
 8008666:	f101 0814 	add.w	r8, r1, #20
 800866a:	f100 0514 	add.w	r5, r0, #20
 800866e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008672:	9301      	str	r3, [sp, #4]
 8008674:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008678:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800867c:	3301      	adds	r3, #1
 800867e:	429a      	cmp	r2, r3
 8008680:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008684:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008688:	fbb2 f6f3 	udiv	r6, r2, r3
 800868c:	d331      	bcc.n	80086f2 <quorem+0x9e>
 800868e:	f04f 0e00 	mov.w	lr, #0
 8008692:	4640      	mov	r0, r8
 8008694:	46ac      	mov	ip, r5
 8008696:	46f2      	mov	sl, lr
 8008698:	f850 2b04 	ldr.w	r2, [r0], #4
 800869c:	b293      	uxth	r3, r2
 800869e:	fb06 e303 	mla	r3, r6, r3, lr
 80086a2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	ebaa 0303 	sub.w	r3, sl, r3
 80086ac:	0c12      	lsrs	r2, r2, #16
 80086ae:	f8dc a000 	ldr.w	sl, [ip]
 80086b2:	fb06 e202 	mla	r2, r6, r2, lr
 80086b6:	fa13 f38a 	uxtah	r3, r3, sl
 80086ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80086be:	fa1f fa82 	uxth.w	sl, r2
 80086c2:	f8dc 2000 	ldr.w	r2, [ip]
 80086c6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80086ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80086ce:	b29b      	uxth	r3, r3
 80086d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086d4:	4581      	cmp	r9, r0
 80086d6:	f84c 3b04 	str.w	r3, [ip], #4
 80086da:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80086de:	d2db      	bcs.n	8008698 <quorem+0x44>
 80086e0:	f855 300b 	ldr.w	r3, [r5, fp]
 80086e4:	b92b      	cbnz	r3, 80086f2 <quorem+0x9e>
 80086e6:	9b01      	ldr	r3, [sp, #4]
 80086e8:	3b04      	subs	r3, #4
 80086ea:	429d      	cmp	r5, r3
 80086ec:	461a      	mov	r2, r3
 80086ee:	d32e      	bcc.n	800874e <quorem+0xfa>
 80086f0:	613c      	str	r4, [r7, #16]
 80086f2:	4638      	mov	r0, r7
 80086f4:	f001 f9ba 	bl	8009a6c <__mcmp>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	db24      	blt.n	8008746 <quorem+0xf2>
 80086fc:	3601      	adds	r6, #1
 80086fe:	4628      	mov	r0, r5
 8008700:	f04f 0c00 	mov.w	ip, #0
 8008704:	f858 2b04 	ldr.w	r2, [r8], #4
 8008708:	f8d0 e000 	ldr.w	lr, [r0]
 800870c:	b293      	uxth	r3, r2
 800870e:	ebac 0303 	sub.w	r3, ip, r3
 8008712:	0c12      	lsrs	r2, r2, #16
 8008714:	fa13 f38e 	uxtah	r3, r3, lr
 8008718:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800871c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008720:	b29b      	uxth	r3, r3
 8008722:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008726:	45c1      	cmp	r9, r8
 8008728:	f840 3b04 	str.w	r3, [r0], #4
 800872c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008730:	d2e8      	bcs.n	8008704 <quorem+0xb0>
 8008732:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008736:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800873a:	b922      	cbnz	r2, 8008746 <quorem+0xf2>
 800873c:	3b04      	subs	r3, #4
 800873e:	429d      	cmp	r5, r3
 8008740:	461a      	mov	r2, r3
 8008742:	d30a      	bcc.n	800875a <quorem+0x106>
 8008744:	613c      	str	r4, [r7, #16]
 8008746:	4630      	mov	r0, r6
 8008748:	b003      	add	sp, #12
 800874a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800874e:	6812      	ldr	r2, [r2, #0]
 8008750:	3b04      	subs	r3, #4
 8008752:	2a00      	cmp	r2, #0
 8008754:	d1cc      	bne.n	80086f0 <quorem+0x9c>
 8008756:	3c01      	subs	r4, #1
 8008758:	e7c7      	b.n	80086ea <quorem+0x96>
 800875a:	6812      	ldr	r2, [r2, #0]
 800875c:	3b04      	subs	r3, #4
 800875e:	2a00      	cmp	r2, #0
 8008760:	d1f0      	bne.n	8008744 <quorem+0xf0>
 8008762:	3c01      	subs	r4, #1
 8008764:	e7eb      	b.n	800873e <quorem+0xea>
 8008766:	2000      	movs	r0, #0
 8008768:	e7ee      	b.n	8008748 <quorem+0xf4>
 800876a:	0000      	movs	r0, r0
 800876c:	0000      	movs	r0, r0
	...

08008770 <_dtoa_r>:
 8008770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008774:	ed2d 8b02 	vpush	{d8}
 8008778:	ec57 6b10 	vmov	r6, r7, d0
 800877c:	b095      	sub	sp, #84	; 0x54
 800877e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008780:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008784:	9105      	str	r1, [sp, #20]
 8008786:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800878a:	4604      	mov	r4, r0
 800878c:	9209      	str	r2, [sp, #36]	; 0x24
 800878e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008790:	b975      	cbnz	r5, 80087b0 <_dtoa_r+0x40>
 8008792:	2010      	movs	r0, #16
 8008794:	f000 fed6 	bl	8009544 <malloc>
 8008798:	4602      	mov	r2, r0
 800879a:	6260      	str	r0, [r4, #36]	; 0x24
 800879c:	b920      	cbnz	r0, 80087a8 <_dtoa_r+0x38>
 800879e:	4bb2      	ldr	r3, [pc, #712]	; (8008a68 <_dtoa_r+0x2f8>)
 80087a0:	21ea      	movs	r1, #234	; 0xea
 80087a2:	48b2      	ldr	r0, [pc, #712]	; (8008a6c <_dtoa_r+0x2fc>)
 80087a4:	f001 fd9c 	bl	800a2e0 <__assert_func>
 80087a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80087ac:	6005      	str	r5, [r0, #0]
 80087ae:	60c5      	str	r5, [r0, #12]
 80087b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087b2:	6819      	ldr	r1, [r3, #0]
 80087b4:	b151      	cbz	r1, 80087cc <_dtoa_r+0x5c>
 80087b6:	685a      	ldr	r2, [r3, #4]
 80087b8:	604a      	str	r2, [r1, #4]
 80087ba:	2301      	movs	r3, #1
 80087bc:	4093      	lsls	r3, r2
 80087be:	608b      	str	r3, [r1, #8]
 80087c0:	4620      	mov	r0, r4
 80087c2:	f000 ff15 	bl	80095f0 <_Bfree>
 80087c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087c8:	2200      	movs	r2, #0
 80087ca:	601a      	str	r2, [r3, #0]
 80087cc:	1e3b      	subs	r3, r7, #0
 80087ce:	bfb9      	ittee	lt
 80087d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80087d4:	9303      	strlt	r3, [sp, #12]
 80087d6:	2300      	movge	r3, #0
 80087d8:	f8c8 3000 	strge.w	r3, [r8]
 80087dc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80087e0:	4ba3      	ldr	r3, [pc, #652]	; (8008a70 <_dtoa_r+0x300>)
 80087e2:	bfbc      	itt	lt
 80087e4:	2201      	movlt	r2, #1
 80087e6:	f8c8 2000 	strlt.w	r2, [r8]
 80087ea:	ea33 0309 	bics.w	r3, r3, r9
 80087ee:	d11b      	bne.n	8008828 <_dtoa_r+0xb8>
 80087f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80087f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80087f6:	6013      	str	r3, [r2, #0]
 80087f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80087fc:	4333      	orrs	r3, r6
 80087fe:	f000 857a 	beq.w	80092f6 <_dtoa_r+0xb86>
 8008802:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008804:	b963      	cbnz	r3, 8008820 <_dtoa_r+0xb0>
 8008806:	4b9b      	ldr	r3, [pc, #620]	; (8008a74 <_dtoa_r+0x304>)
 8008808:	e024      	b.n	8008854 <_dtoa_r+0xe4>
 800880a:	4b9b      	ldr	r3, [pc, #620]	; (8008a78 <_dtoa_r+0x308>)
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	3308      	adds	r3, #8
 8008810:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008812:	6013      	str	r3, [r2, #0]
 8008814:	9800      	ldr	r0, [sp, #0]
 8008816:	b015      	add	sp, #84	; 0x54
 8008818:	ecbd 8b02 	vpop	{d8}
 800881c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008820:	4b94      	ldr	r3, [pc, #592]	; (8008a74 <_dtoa_r+0x304>)
 8008822:	9300      	str	r3, [sp, #0]
 8008824:	3303      	adds	r3, #3
 8008826:	e7f3      	b.n	8008810 <_dtoa_r+0xa0>
 8008828:	ed9d 7b02 	vldr	d7, [sp, #8]
 800882c:	2200      	movs	r2, #0
 800882e:	ec51 0b17 	vmov	r0, r1, d7
 8008832:	2300      	movs	r3, #0
 8008834:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008838:	f7f8 f946 	bl	8000ac8 <__aeabi_dcmpeq>
 800883c:	4680      	mov	r8, r0
 800883e:	b158      	cbz	r0, 8008858 <_dtoa_r+0xe8>
 8008840:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008842:	2301      	movs	r3, #1
 8008844:	6013      	str	r3, [r2, #0]
 8008846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008848:	2b00      	cmp	r3, #0
 800884a:	f000 8551 	beq.w	80092f0 <_dtoa_r+0xb80>
 800884e:	488b      	ldr	r0, [pc, #556]	; (8008a7c <_dtoa_r+0x30c>)
 8008850:	6018      	str	r0, [r3, #0]
 8008852:	1e43      	subs	r3, r0, #1
 8008854:	9300      	str	r3, [sp, #0]
 8008856:	e7dd      	b.n	8008814 <_dtoa_r+0xa4>
 8008858:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800885c:	aa12      	add	r2, sp, #72	; 0x48
 800885e:	a913      	add	r1, sp, #76	; 0x4c
 8008860:	4620      	mov	r0, r4
 8008862:	f001 f9a7 	bl	8009bb4 <__d2b>
 8008866:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800886a:	4683      	mov	fp, r0
 800886c:	2d00      	cmp	r5, #0
 800886e:	d07c      	beq.n	800896a <_dtoa_r+0x1fa>
 8008870:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008872:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008876:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800887a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800887e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008882:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008886:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800888a:	4b7d      	ldr	r3, [pc, #500]	; (8008a80 <_dtoa_r+0x310>)
 800888c:	2200      	movs	r2, #0
 800888e:	4630      	mov	r0, r6
 8008890:	4639      	mov	r1, r7
 8008892:	f7f7 fcf9 	bl	8000288 <__aeabi_dsub>
 8008896:	a36e      	add	r3, pc, #440	; (adr r3, 8008a50 <_dtoa_r+0x2e0>)
 8008898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800889c:	f7f7 feac 	bl	80005f8 <__aeabi_dmul>
 80088a0:	a36d      	add	r3, pc, #436	; (adr r3, 8008a58 <_dtoa_r+0x2e8>)
 80088a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a6:	f7f7 fcf1 	bl	800028c <__adddf3>
 80088aa:	4606      	mov	r6, r0
 80088ac:	4628      	mov	r0, r5
 80088ae:	460f      	mov	r7, r1
 80088b0:	f7f7 fe38 	bl	8000524 <__aeabi_i2d>
 80088b4:	a36a      	add	r3, pc, #424	; (adr r3, 8008a60 <_dtoa_r+0x2f0>)
 80088b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ba:	f7f7 fe9d 	bl	80005f8 <__aeabi_dmul>
 80088be:	4602      	mov	r2, r0
 80088c0:	460b      	mov	r3, r1
 80088c2:	4630      	mov	r0, r6
 80088c4:	4639      	mov	r1, r7
 80088c6:	f7f7 fce1 	bl	800028c <__adddf3>
 80088ca:	4606      	mov	r6, r0
 80088cc:	460f      	mov	r7, r1
 80088ce:	f7f8 f943 	bl	8000b58 <__aeabi_d2iz>
 80088d2:	2200      	movs	r2, #0
 80088d4:	4682      	mov	sl, r0
 80088d6:	2300      	movs	r3, #0
 80088d8:	4630      	mov	r0, r6
 80088da:	4639      	mov	r1, r7
 80088dc:	f7f8 f8fe 	bl	8000adc <__aeabi_dcmplt>
 80088e0:	b148      	cbz	r0, 80088f6 <_dtoa_r+0x186>
 80088e2:	4650      	mov	r0, sl
 80088e4:	f7f7 fe1e 	bl	8000524 <__aeabi_i2d>
 80088e8:	4632      	mov	r2, r6
 80088ea:	463b      	mov	r3, r7
 80088ec:	f7f8 f8ec 	bl	8000ac8 <__aeabi_dcmpeq>
 80088f0:	b908      	cbnz	r0, 80088f6 <_dtoa_r+0x186>
 80088f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088f6:	f1ba 0f16 	cmp.w	sl, #22
 80088fa:	d854      	bhi.n	80089a6 <_dtoa_r+0x236>
 80088fc:	4b61      	ldr	r3, [pc, #388]	; (8008a84 <_dtoa_r+0x314>)
 80088fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008906:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800890a:	f7f8 f8e7 	bl	8000adc <__aeabi_dcmplt>
 800890e:	2800      	cmp	r0, #0
 8008910:	d04b      	beq.n	80089aa <_dtoa_r+0x23a>
 8008912:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008916:	2300      	movs	r3, #0
 8008918:	930e      	str	r3, [sp, #56]	; 0x38
 800891a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800891c:	1b5d      	subs	r5, r3, r5
 800891e:	1e6b      	subs	r3, r5, #1
 8008920:	9304      	str	r3, [sp, #16]
 8008922:	bf43      	ittte	mi
 8008924:	2300      	movmi	r3, #0
 8008926:	f1c5 0801 	rsbmi	r8, r5, #1
 800892a:	9304      	strmi	r3, [sp, #16]
 800892c:	f04f 0800 	movpl.w	r8, #0
 8008930:	f1ba 0f00 	cmp.w	sl, #0
 8008934:	db3b      	blt.n	80089ae <_dtoa_r+0x23e>
 8008936:	9b04      	ldr	r3, [sp, #16]
 8008938:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800893c:	4453      	add	r3, sl
 800893e:	9304      	str	r3, [sp, #16]
 8008940:	2300      	movs	r3, #0
 8008942:	9306      	str	r3, [sp, #24]
 8008944:	9b05      	ldr	r3, [sp, #20]
 8008946:	2b09      	cmp	r3, #9
 8008948:	d869      	bhi.n	8008a1e <_dtoa_r+0x2ae>
 800894a:	2b05      	cmp	r3, #5
 800894c:	bfc4      	itt	gt
 800894e:	3b04      	subgt	r3, #4
 8008950:	9305      	strgt	r3, [sp, #20]
 8008952:	9b05      	ldr	r3, [sp, #20]
 8008954:	f1a3 0302 	sub.w	r3, r3, #2
 8008958:	bfcc      	ite	gt
 800895a:	2500      	movgt	r5, #0
 800895c:	2501      	movle	r5, #1
 800895e:	2b03      	cmp	r3, #3
 8008960:	d869      	bhi.n	8008a36 <_dtoa_r+0x2c6>
 8008962:	e8df f003 	tbb	[pc, r3]
 8008966:	4e2c      	.short	0x4e2c
 8008968:	5a4c      	.short	0x5a4c
 800896a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800896e:	441d      	add	r5, r3
 8008970:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008974:	2b20      	cmp	r3, #32
 8008976:	bfc1      	itttt	gt
 8008978:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800897c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008980:	fa09 f303 	lslgt.w	r3, r9, r3
 8008984:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008988:	bfda      	itte	le
 800898a:	f1c3 0320 	rsble	r3, r3, #32
 800898e:	fa06 f003 	lslle.w	r0, r6, r3
 8008992:	4318      	orrgt	r0, r3
 8008994:	f7f7 fdb6 	bl	8000504 <__aeabi_ui2d>
 8008998:	2301      	movs	r3, #1
 800899a:	4606      	mov	r6, r0
 800899c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80089a0:	3d01      	subs	r5, #1
 80089a2:	9310      	str	r3, [sp, #64]	; 0x40
 80089a4:	e771      	b.n	800888a <_dtoa_r+0x11a>
 80089a6:	2301      	movs	r3, #1
 80089a8:	e7b6      	b.n	8008918 <_dtoa_r+0x1a8>
 80089aa:	900e      	str	r0, [sp, #56]	; 0x38
 80089ac:	e7b5      	b.n	800891a <_dtoa_r+0x1aa>
 80089ae:	f1ca 0300 	rsb	r3, sl, #0
 80089b2:	9306      	str	r3, [sp, #24]
 80089b4:	2300      	movs	r3, #0
 80089b6:	eba8 080a 	sub.w	r8, r8, sl
 80089ba:	930d      	str	r3, [sp, #52]	; 0x34
 80089bc:	e7c2      	b.n	8008944 <_dtoa_r+0x1d4>
 80089be:	2300      	movs	r3, #0
 80089c0:	9308      	str	r3, [sp, #32]
 80089c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	dc39      	bgt.n	8008a3c <_dtoa_r+0x2cc>
 80089c8:	f04f 0901 	mov.w	r9, #1
 80089cc:	f8cd 9004 	str.w	r9, [sp, #4]
 80089d0:	464b      	mov	r3, r9
 80089d2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80089d6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80089d8:	2200      	movs	r2, #0
 80089da:	6042      	str	r2, [r0, #4]
 80089dc:	2204      	movs	r2, #4
 80089de:	f102 0614 	add.w	r6, r2, #20
 80089e2:	429e      	cmp	r6, r3
 80089e4:	6841      	ldr	r1, [r0, #4]
 80089e6:	d92f      	bls.n	8008a48 <_dtoa_r+0x2d8>
 80089e8:	4620      	mov	r0, r4
 80089ea:	f000 fdc1 	bl	8009570 <_Balloc>
 80089ee:	9000      	str	r0, [sp, #0]
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d14b      	bne.n	8008a8c <_dtoa_r+0x31c>
 80089f4:	4b24      	ldr	r3, [pc, #144]	; (8008a88 <_dtoa_r+0x318>)
 80089f6:	4602      	mov	r2, r0
 80089f8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80089fc:	e6d1      	b.n	80087a2 <_dtoa_r+0x32>
 80089fe:	2301      	movs	r3, #1
 8008a00:	e7de      	b.n	80089c0 <_dtoa_r+0x250>
 8008a02:	2300      	movs	r3, #0
 8008a04:	9308      	str	r3, [sp, #32]
 8008a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a08:	eb0a 0903 	add.w	r9, sl, r3
 8008a0c:	f109 0301 	add.w	r3, r9, #1
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	9301      	str	r3, [sp, #4]
 8008a14:	bfb8      	it	lt
 8008a16:	2301      	movlt	r3, #1
 8008a18:	e7dd      	b.n	80089d6 <_dtoa_r+0x266>
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e7f2      	b.n	8008a04 <_dtoa_r+0x294>
 8008a1e:	2501      	movs	r5, #1
 8008a20:	2300      	movs	r3, #0
 8008a22:	9305      	str	r3, [sp, #20]
 8008a24:	9508      	str	r5, [sp, #32]
 8008a26:	f04f 39ff 	mov.w	r9, #4294967295
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008a30:	2312      	movs	r3, #18
 8008a32:	9209      	str	r2, [sp, #36]	; 0x24
 8008a34:	e7cf      	b.n	80089d6 <_dtoa_r+0x266>
 8008a36:	2301      	movs	r3, #1
 8008a38:	9308      	str	r3, [sp, #32]
 8008a3a:	e7f4      	b.n	8008a26 <_dtoa_r+0x2b6>
 8008a3c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008a40:	f8cd 9004 	str.w	r9, [sp, #4]
 8008a44:	464b      	mov	r3, r9
 8008a46:	e7c6      	b.n	80089d6 <_dtoa_r+0x266>
 8008a48:	3101      	adds	r1, #1
 8008a4a:	6041      	str	r1, [r0, #4]
 8008a4c:	0052      	lsls	r2, r2, #1
 8008a4e:	e7c6      	b.n	80089de <_dtoa_r+0x26e>
 8008a50:	636f4361 	.word	0x636f4361
 8008a54:	3fd287a7 	.word	0x3fd287a7
 8008a58:	8b60c8b3 	.word	0x8b60c8b3
 8008a5c:	3fc68a28 	.word	0x3fc68a28
 8008a60:	509f79fb 	.word	0x509f79fb
 8008a64:	3fd34413 	.word	0x3fd34413
 8008a68:	0800abcd 	.word	0x0800abcd
 8008a6c:	0800abe4 	.word	0x0800abe4
 8008a70:	7ff00000 	.word	0x7ff00000
 8008a74:	0800abc9 	.word	0x0800abc9
 8008a78:	0800abc0 	.word	0x0800abc0
 8008a7c:	0800ab9d 	.word	0x0800ab9d
 8008a80:	3ff80000 	.word	0x3ff80000
 8008a84:	0800ad40 	.word	0x0800ad40
 8008a88:	0800ac43 	.word	0x0800ac43
 8008a8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a8e:	9a00      	ldr	r2, [sp, #0]
 8008a90:	601a      	str	r2, [r3, #0]
 8008a92:	9b01      	ldr	r3, [sp, #4]
 8008a94:	2b0e      	cmp	r3, #14
 8008a96:	f200 80ad 	bhi.w	8008bf4 <_dtoa_r+0x484>
 8008a9a:	2d00      	cmp	r5, #0
 8008a9c:	f000 80aa 	beq.w	8008bf4 <_dtoa_r+0x484>
 8008aa0:	f1ba 0f00 	cmp.w	sl, #0
 8008aa4:	dd36      	ble.n	8008b14 <_dtoa_r+0x3a4>
 8008aa6:	4ac3      	ldr	r2, [pc, #780]	; (8008db4 <_dtoa_r+0x644>)
 8008aa8:	f00a 030f 	and.w	r3, sl, #15
 8008aac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008ab0:	ed93 7b00 	vldr	d7, [r3]
 8008ab4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008ab8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008abc:	eeb0 8a47 	vmov.f32	s16, s14
 8008ac0:	eef0 8a67 	vmov.f32	s17, s15
 8008ac4:	d016      	beq.n	8008af4 <_dtoa_r+0x384>
 8008ac6:	4bbc      	ldr	r3, [pc, #752]	; (8008db8 <_dtoa_r+0x648>)
 8008ac8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008acc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008ad0:	f7f7 febc 	bl	800084c <__aeabi_ddiv>
 8008ad4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ad8:	f007 070f 	and.w	r7, r7, #15
 8008adc:	2503      	movs	r5, #3
 8008ade:	4eb6      	ldr	r6, [pc, #728]	; (8008db8 <_dtoa_r+0x648>)
 8008ae0:	b957      	cbnz	r7, 8008af8 <_dtoa_r+0x388>
 8008ae2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ae6:	ec53 2b18 	vmov	r2, r3, d8
 8008aea:	f7f7 feaf 	bl	800084c <__aeabi_ddiv>
 8008aee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008af2:	e029      	b.n	8008b48 <_dtoa_r+0x3d8>
 8008af4:	2502      	movs	r5, #2
 8008af6:	e7f2      	b.n	8008ade <_dtoa_r+0x36e>
 8008af8:	07f9      	lsls	r1, r7, #31
 8008afa:	d508      	bpl.n	8008b0e <_dtoa_r+0x39e>
 8008afc:	ec51 0b18 	vmov	r0, r1, d8
 8008b00:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008b04:	f7f7 fd78 	bl	80005f8 <__aeabi_dmul>
 8008b08:	ec41 0b18 	vmov	d8, r0, r1
 8008b0c:	3501      	adds	r5, #1
 8008b0e:	107f      	asrs	r7, r7, #1
 8008b10:	3608      	adds	r6, #8
 8008b12:	e7e5      	b.n	8008ae0 <_dtoa_r+0x370>
 8008b14:	f000 80a6 	beq.w	8008c64 <_dtoa_r+0x4f4>
 8008b18:	f1ca 0600 	rsb	r6, sl, #0
 8008b1c:	4ba5      	ldr	r3, [pc, #660]	; (8008db4 <_dtoa_r+0x644>)
 8008b1e:	4fa6      	ldr	r7, [pc, #664]	; (8008db8 <_dtoa_r+0x648>)
 8008b20:	f006 020f 	and.w	r2, r6, #15
 8008b24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008b30:	f7f7 fd62 	bl	80005f8 <__aeabi_dmul>
 8008b34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b38:	1136      	asrs	r6, r6, #4
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	2502      	movs	r5, #2
 8008b3e:	2e00      	cmp	r6, #0
 8008b40:	f040 8085 	bne.w	8008c4e <_dtoa_r+0x4de>
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d1d2      	bne.n	8008aee <_dtoa_r+0x37e>
 8008b48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f000 808c 	beq.w	8008c68 <_dtoa_r+0x4f8>
 8008b50:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008b54:	4b99      	ldr	r3, [pc, #612]	; (8008dbc <_dtoa_r+0x64c>)
 8008b56:	2200      	movs	r2, #0
 8008b58:	4630      	mov	r0, r6
 8008b5a:	4639      	mov	r1, r7
 8008b5c:	f7f7 ffbe 	bl	8000adc <__aeabi_dcmplt>
 8008b60:	2800      	cmp	r0, #0
 8008b62:	f000 8081 	beq.w	8008c68 <_dtoa_r+0x4f8>
 8008b66:	9b01      	ldr	r3, [sp, #4]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d07d      	beq.n	8008c68 <_dtoa_r+0x4f8>
 8008b6c:	f1b9 0f00 	cmp.w	r9, #0
 8008b70:	dd3c      	ble.n	8008bec <_dtoa_r+0x47c>
 8008b72:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008b76:	9307      	str	r3, [sp, #28]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	4b91      	ldr	r3, [pc, #580]	; (8008dc0 <_dtoa_r+0x650>)
 8008b7c:	4630      	mov	r0, r6
 8008b7e:	4639      	mov	r1, r7
 8008b80:	f7f7 fd3a 	bl	80005f8 <__aeabi_dmul>
 8008b84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b88:	3501      	adds	r5, #1
 8008b8a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008b8e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008b92:	4628      	mov	r0, r5
 8008b94:	f7f7 fcc6 	bl	8000524 <__aeabi_i2d>
 8008b98:	4632      	mov	r2, r6
 8008b9a:	463b      	mov	r3, r7
 8008b9c:	f7f7 fd2c 	bl	80005f8 <__aeabi_dmul>
 8008ba0:	4b88      	ldr	r3, [pc, #544]	; (8008dc4 <_dtoa_r+0x654>)
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	f7f7 fb72 	bl	800028c <__adddf3>
 8008ba8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008bac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bb0:	9303      	str	r3, [sp, #12]
 8008bb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d15c      	bne.n	8008c72 <_dtoa_r+0x502>
 8008bb8:	4b83      	ldr	r3, [pc, #524]	; (8008dc8 <_dtoa_r+0x658>)
 8008bba:	2200      	movs	r2, #0
 8008bbc:	4630      	mov	r0, r6
 8008bbe:	4639      	mov	r1, r7
 8008bc0:	f7f7 fb62 	bl	8000288 <__aeabi_dsub>
 8008bc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008bc8:	4606      	mov	r6, r0
 8008bca:	460f      	mov	r7, r1
 8008bcc:	f7f7 ffa4 	bl	8000b18 <__aeabi_dcmpgt>
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	f040 8296 	bne.w	8009102 <_dtoa_r+0x992>
 8008bd6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008be0:	4639      	mov	r1, r7
 8008be2:	f7f7 ff7b 	bl	8000adc <__aeabi_dcmplt>
 8008be6:	2800      	cmp	r0, #0
 8008be8:	f040 8288 	bne.w	80090fc <_dtoa_r+0x98c>
 8008bec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008bf0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008bf4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	f2c0 8158 	blt.w	8008eac <_dtoa_r+0x73c>
 8008bfc:	f1ba 0f0e 	cmp.w	sl, #14
 8008c00:	f300 8154 	bgt.w	8008eac <_dtoa_r+0x73c>
 8008c04:	4b6b      	ldr	r3, [pc, #428]	; (8008db4 <_dtoa_r+0x644>)
 8008c06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008c0a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f280 80e3 	bge.w	8008ddc <_dtoa_r+0x66c>
 8008c16:	9b01      	ldr	r3, [sp, #4]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	f300 80df 	bgt.w	8008ddc <_dtoa_r+0x66c>
 8008c1e:	f040 826d 	bne.w	80090fc <_dtoa_r+0x98c>
 8008c22:	4b69      	ldr	r3, [pc, #420]	; (8008dc8 <_dtoa_r+0x658>)
 8008c24:	2200      	movs	r2, #0
 8008c26:	4640      	mov	r0, r8
 8008c28:	4649      	mov	r1, r9
 8008c2a:	f7f7 fce5 	bl	80005f8 <__aeabi_dmul>
 8008c2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c32:	f7f7 ff67 	bl	8000b04 <__aeabi_dcmpge>
 8008c36:	9e01      	ldr	r6, [sp, #4]
 8008c38:	4637      	mov	r7, r6
 8008c3a:	2800      	cmp	r0, #0
 8008c3c:	f040 8243 	bne.w	80090c6 <_dtoa_r+0x956>
 8008c40:	9d00      	ldr	r5, [sp, #0]
 8008c42:	2331      	movs	r3, #49	; 0x31
 8008c44:	f805 3b01 	strb.w	r3, [r5], #1
 8008c48:	f10a 0a01 	add.w	sl, sl, #1
 8008c4c:	e23f      	b.n	80090ce <_dtoa_r+0x95e>
 8008c4e:	07f2      	lsls	r2, r6, #31
 8008c50:	d505      	bpl.n	8008c5e <_dtoa_r+0x4ee>
 8008c52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c56:	f7f7 fccf 	bl	80005f8 <__aeabi_dmul>
 8008c5a:	3501      	adds	r5, #1
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	1076      	asrs	r6, r6, #1
 8008c60:	3708      	adds	r7, #8
 8008c62:	e76c      	b.n	8008b3e <_dtoa_r+0x3ce>
 8008c64:	2502      	movs	r5, #2
 8008c66:	e76f      	b.n	8008b48 <_dtoa_r+0x3d8>
 8008c68:	9b01      	ldr	r3, [sp, #4]
 8008c6a:	f8cd a01c 	str.w	sl, [sp, #28]
 8008c6e:	930c      	str	r3, [sp, #48]	; 0x30
 8008c70:	e78d      	b.n	8008b8e <_dtoa_r+0x41e>
 8008c72:	9900      	ldr	r1, [sp, #0]
 8008c74:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008c76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c78:	4b4e      	ldr	r3, [pc, #312]	; (8008db4 <_dtoa_r+0x644>)
 8008c7a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008c7e:	4401      	add	r1, r0
 8008c80:	9102      	str	r1, [sp, #8]
 8008c82:	9908      	ldr	r1, [sp, #32]
 8008c84:	eeb0 8a47 	vmov.f32	s16, s14
 8008c88:	eef0 8a67 	vmov.f32	s17, s15
 8008c8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008c94:	2900      	cmp	r1, #0
 8008c96:	d045      	beq.n	8008d24 <_dtoa_r+0x5b4>
 8008c98:	494c      	ldr	r1, [pc, #304]	; (8008dcc <_dtoa_r+0x65c>)
 8008c9a:	2000      	movs	r0, #0
 8008c9c:	f7f7 fdd6 	bl	800084c <__aeabi_ddiv>
 8008ca0:	ec53 2b18 	vmov	r2, r3, d8
 8008ca4:	f7f7 faf0 	bl	8000288 <__aeabi_dsub>
 8008ca8:	9d00      	ldr	r5, [sp, #0]
 8008caa:	ec41 0b18 	vmov	d8, r0, r1
 8008cae:	4639      	mov	r1, r7
 8008cb0:	4630      	mov	r0, r6
 8008cb2:	f7f7 ff51 	bl	8000b58 <__aeabi_d2iz>
 8008cb6:	900c      	str	r0, [sp, #48]	; 0x30
 8008cb8:	f7f7 fc34 	bl	8000524 <__aeabi_i2d>
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	4630      	mov	r0, r6
 8008cc2:	4639      	mov	r1, r7
 8008cc4:	f7f7 fae0 	bl	8000288 <__aeabi_dsub>
 8008cc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cca:	3330      	adds	r3, #48	; 0x30
 8008ccc:	f805 3b01 	strb.w	r3, [r5], #1
 8008cd0:	ec53 2b18 	vmov	r2, r3, d8
 8008cd4:	4606      	mov	r6, r0
 8008cd6:	460f      	mov	r7, r1
 8008cd8:	f7f7 ff00 	bl	8000adc <__aeabi_dcmplt>
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	d165      	bne.n	8008dac <_dtoa_r+0x63c>
 8008ce0:	4632      	mov	r2, r6
 8008ce2:	463b      	mov	r3, r7
 8008ce4:	4935      	ldr	r1, [pc, #212]	; (8008dbc <_dtoa_r+0x64c>)
 8008ce6:	2000      	movs	r0, #0
 8008ce8:	f7f7 face 	bl	8000288 <__aeabi_dsub>
 8008cec:	ec53 2b18 	vmov	r2, r3, d8
 8008cf0:	f7f7 fef4 	bl	8000adc <__aeabi_dcmplt>
 8008cf4:	2800      	cmp	r0, #0
 8008cf6:	f040 80b9 	bne.w	8008e6c <_dtoa_r+0x6fc>
 8008cfa:	9b02      	ldr	r3, [sp, #8]
 8008cfc:	429d      	cmp	r5, r3
 8008cfe:	f43f af75 	beq.w	8008bec <_dtoa_r+0x47c>
 8008d02:	4b2f      	ldr	r3, [pc, #188]	; (8008dc0 <_dtoa_r+0x650>)
 8008d04:	ec51 0b18 	vmov	r0, r1, d8
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f7f7 fc75 	bl	80005f8 <__aeabi_dmul>
 8008d0e:	4b2c      	ldr	r3, [pc, #176]	; (8008dc0 <_dtoa_r+0x650>)
 8008d10:	ec41 0b18 	vmov	d8, r0, r1
 8008d14:	2200      	movs	r2, #0
 8008d16:	4630      	mov	r0, r6
 8008d18:	4639      	mov	r1, r7
 8008d1a:	f7f7 fc6d 	bl	80005f8 <__aeabi_dmul>
 8008d1e:	4606      	mov	r6, r0
 8008d20:	460f      	mov	r7, r1
 8008d22:	e7c4      	b.n	8008cae <_dtoa_r+0x53e>
 8008d24:	ec51 0b17 	vmov	r0, r1, d7
 8008d28:	f7f7 fc66 	bl	80005f8 <__aeabi_dmul>
 8008d2c:	9b02      	ldr	r3, [sp, #8]
 8008d2e:	9d00      	ldr	r5, [sp, #0]
 8008d30:	930c      	str	r3, [sp, #48]	; 0x30
 8008d32:	ec41 0b18 	vmov	d8, r0, r1
 8008d36:	4639      	mov	r1, r7
 8008d38:	4630      	mov	r0, r6
 8008d3a:	f7f7 ff0d 	bl	8000b58 <__aeabi_d2iz>
 8008d3e:	9011      	str	r0, [sp, #68]	; 0x44
 8008d40:	f7f7 fbf0 	bl	8000524 <__aeabi_i2d>
 8008d44:	4602      	mov	r2, r0
 8008d46:	460b      	mov	r3, r1
 8008d48:	4630      	mov	r0, r6
 8008d4a:	4639      	mov	r1, r7
 8008d4c:	f7f7 fa9c 	bl	8000288 <__aeabi_dsub>
 8008d50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d52:	3330      	adds	r3, #48	; 0x30
 8008d54:	f805 3b01 	strb.w	r3, [r5], #1
 8008d58:	9b02      	ldr	r3, [sp, #8]
 8008d5a:	429d      	cmp	r5, r3
 8008d5c:	4606      	mov	r6, r0
 8008d5e:	460f      	mov	r7, r1
 8008d60:	f04f 0200 	mov.w	r2, #0
 8008d64:	d134      	bne.n	8008dd0 <_dtoa_r+0x660>
 8008d66:	4b19      	ldr	r3, [pc, #100]	; (8008dcc <_dtoa_r+0x65c>)
 8008d68:	ec51 0b18 	vmov	r0, r1, d8
 8008d6c:	f7f7 fa8e 	bl	800028c <__adddf3>
 8008d70:	4602      	mov	r2, r0
 8008d72:	460b      	mov	r3, r1
 8008d74:	4630      	mov	r0, r6
 8008d76:	4639      	mov	r1, r7
 8008d78:	f7f7 fece 	bl	8000b18 <__aeabi_dcmpgt>
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	d175      	bne.n	8008e6c <_dtoa_r+0x6fc>
 8008d80:	ec53 2b18 	vmov	r2, r3, d8
 8008d84:	4911      	ldr	r1, [pc, #68]	; (8008dcc <_dtoa_r+0x65c>)
 8008d86:	2000      	movs	r0, #0
 8008d88:	f7f7 fa7e 	bl	8000288 <__aeabi_dsub>
 8008d8c:	4602      	mov	r2, r0
 8008d8e:	460b      	mov	r3, r1
 8008d90:	4630      	mov	r0, r6
 8008d92:	4639      	mov	r1, r7
 8008d94:	f7f7 fea2 	bl	8000adc <__aeabi_dcmplt>
 8008d98:	2800      	cmp	r0, #0
 8008d9a:	f43f af27 	beq.w	8008bec <_dtoa_r+0x47c>
 8008d9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008da0:	1e6b      	subs	r3, r5, #1
 8008da2:	930c      	str	r3, [sp, #48]	; 0x30
 8008da4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008da8:	2b30      	cmp	r3, #48	; 0x30
 8008daa:	d0f8      	beq.n	8008d9e <_dtoa_r+0x62e>
 8008dac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008db0:	e04a      	b.n	8008e48 <_dtoa_r+0x6d8>
 8008db2:	bf00      	nop
 8008db4:	0800ad40 	.word	0x0800ad40
 8008db8:	0800ad18 	.word	0x0800ad18
 8008dbc:	3ff00000 	.word	0x3ff00000
 8008dc0:	40240000 	.word	0x40240000
 8008dc4:	401c0000 	.word	0x401c0000
 8008dc8:	40140000 	.word	0x40140000
 8008dcc:	3fe00000 	.word	0x3fe00000
 8008dd0:	4baf      	ldr	r3, [pc, #700]	; (8009090 <_dtoa_r+0x920>)
 8008dd2:	f7f7 fc11 	bl	80005f8 <__aeabi_dmul>
 8008dd6:	4606      	mov	r6, r0
 8008dd8:	460f      	mov	r7, r1
 8008dda:	e7ac      	b.n	8008d36 <_dtoa_r+0x5c6>
 8008ddc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008de0:	9d00      	ldr	r5, [sp, #0]
 8008de2:	4642      	mov	r2, r8
 8008de4:	464b      	mov	r3, r9
 8008de6:	4630      	mov	r0, r6
 8008de8:	4639      	mov	r1, r7
 8008dea:	f7f7 fd2f 	bl	800084c <__aeabi_ddiv>
 8008dee:	f7f7 feb3 	bl	8000b58 <__aeabi_d2iz>
 8008df2:	9002      	str	r0, [sp, #8]
 8008df4:	f7f7 fb96 	bl	8000524 <__aeabi_i2d>
 8008df8:	4642      	mov	r2, r8
 8008dfa:	464b      	mov	r3, r9
 8008dfc:	f7f7 fbfc 	bl	80005f8 <__aeabi_dmul>
 8008e00:	4602      	mov	r2, r0
 8008e02:	460b      	mov	r3, r1
 8008e04:	4630      	mov	r0, r6
 8008e06:	4639      	mov	r1, r7
 8008e08:	f7f7 fa3e 	bl	8000288 <__aeabi_dsub>
 8008e0c:	9e02      	ldr	r6, [sp, #8]
 8008e0e:	9f01      	ldr	r7, [sp, #4]
 8008e10:	3630      	adds	r6, #48	; 0x30
 8008e12:	f805 6b01 	strb.w	r6, [r5], #1
 8008e16:	9e00      	ldr	r6, [sp, #0]
 8008e18:	1bae      	subs	r6, r5, r6
 8008e1a:	42b7      	cmp	r7, r6
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	460b      	mov	r3, r1
 8008e20:	d137      	bne.n	8008e92 <_dtoa_r+0x722>
 8008e22:	f7f7 fa33 	bl	800028c <__adddf3>
 8008e26:	4642      	mov	r2, r8
 8008e28:	464b      	mov	r3, r9
 8008e2a:	4606      	mov	r6, r0
 8008e2c:	460f      	mov	r7, r1
 8008e2e:	f7f7 fe73 	bl	8000b18 <__aeabi_dcmpgt>
 8008e32:	b9c8      	cbnz	r0, 8008e68 <_dtoa_r+0x6f8>
 8008e34:	4642      	mov	r2, r8
 8008e36:	464b      	mov	r3, r9
 8008e38:	4630      	mov	r0, r6
 8008e3a:	4639      	mov	r1, r7
 8008e3c:	f7f7 fe44 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e40:	b110      	cbz	r0, 8008e48 <_dtoa_r+0x6d8>
 8008e42:	9b02      	ldr	r3, [sp, #8]
 8008e44:	07d9      	lsls	r1, r3, #31
 8008e46:	d40f      	bmi.n	8008e68 <_dtoa_r+0x6f8>
 8008e48:	4620      	mov	r0, r4
 8008e4a:	4659      	mov	r1, fp
 8008e4c:	f000 fbd0 	bl	80095f0 <_Bfree>
 8008e50:	2300      	movs	r3, #0
 8008e52:	702b      	strb	r3, [r5, #0]
 8008e54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e56:	f10a 0001 	add.w	r0, sl, #1
 8008e5a:	6018      	str	r0, [r3, #0]
 8008e5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f43f acd8 	beq.w	8008814 <_dtoa_r+0xa4>
 8008e64:	601d      	str	r5, [r3, #0]
 8008e66:	e4d5      	b.n	8008814 <_dtoa_r+0xa4>
 8008e68:	f8cd a01c 	str.w	sl, [sp, #28]
 8008e6c:	462b      	mov	r3, r5
 8008e6e:	461d      	mov	r5, r3
 8008e70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e74:	2a39      	cmp	r2, #57	; 0x39
 8008e76:	d108      	bne.n	8008e8a <_dtoa_r+0x71a>
 8008e78:	9a00      	ldr	r2, [sp, #0]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d1f7      	bne.n	8008e6e <_dtoa_r+0x6fe>
 8008e7e:	9a07      	ldr	r2, [sp, #28]
 8008e80:	9900      	ldr	r1, [sp, #0]
 8008e82:	3201      	adds	r2, #1
 8008e84:	9207      	str	r2, [sp, #28]
 8008e86:	2230      	movs	r2, #48	; 0x30
 8008e88:	700a      	strb	r2, [r1, #0]
 8008e8a:	781a      	ldrb	r2, [r3, #0]
 8008e8c:	3201      	adds	r2, #1
 8008e8e:	701a      	strb	r2, [r3, #0]
 8008e90:	e78c      	b.n	8008dac <_dtoa_r+0x63c>
 8008e92:	4b7f      	ldr	r3, [pc, #508]	; (8009090 <_dtoa_r+0x920>)
 8008e94:	2200      	movs	r2, #0
 8008e96:	f7f7 fbaf 	bl	80005f8 <__aeabi_dmul>
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	4606      	mov	r6, r0
 8008ea0:	460f      	mov	r7, r1
 8008ea2:	f7f7 fe11 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	d09b      	beq.n	8008de2 <_dtoa_r+0x672>
 8008eaa:	e7cd      	b.n	8008e48 <_dtoa_r+0x6d8>
 8008eac:	9a08      	ldr	r2, [sp, #32]
 8008eae:	2a00      	cmp	r2, #0
 8008eb0:	f000 80c4 	beq.w	800903c <_dtoa_r+0x8cc>
 8008eb4:	9a05      	ldr	r2, [sp, #20]
 8008eb6:	2a01      	cmp	r2, #1
 8008eb8:	f300 80a8 	bgt.w	800900c <_dtoa_r+0x89c>
 8008ebc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ebe:	2a00      	cmp	r2, #0
 8008ec0:	f000 80a0 	beq.w	8009004 <_dtoa_r+0x894>
 8008ec4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008ec8:	9e06      	ldr	r6, [sp, #24]
 8008eca:	4645      	mov	r5, r8
 8008ecc:	9a04      	ldr	r2, [sp, #16]
 8008ece:	2101      	movs	r1, #1
 8008ed0:	441a      	add	r2, r3
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	4498      	add	r8, r3
 8008ed6:	9204      	str	r2, [sp, #16]
 8008ed8:	f000 fc46 	bl	8009768 <__i2b>
 8008edc:	4607      	mov	r7, r0
 8008ede:	2d00      	cmp	r5, #0
 8008ee0:	dd0b      	ble.n	8008efa <_dtoa_r+0x78a>
 8008ee2:	9b04      	ldr	r3, [sp, #16]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	dd08      	ble.n	8008efa <_dtoa_r+0x78a>
 8008ee8:	42ab      	cmp	r3, r5
 8008eea:	9a04      	ldr	r2, [sp, #16]
 8008eec:	bfa8      	it	ge
 8008eee:	462b      	movge	r3, r5
 8008ef0:	eba8 0803 	sub.w	r8, r8, r3
 8008ef4:	1aed      	subs	r5, r5, r3
 8008ef6:	1ad3      	subs	r3, r2, r3
 8008ef8:	9304      	str	r3, [sp, #16]
 8008efa:	9b06      	ldr	r3, [sp, #24]
 8008efc:	b1fb      	cbz	r3, 8008f3e <_dtoa_r+0x7ce>
 8008efe:	9b08      	ldr	r3, [sp, #32]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	f000 809f 	beq.w	8009044 <_dtoa_r+0x8d4>
 8008f06:	2e00      	cmp	r6, #0
 8008f08:	dd11      	ble.n	8008f2e <_dtoa_r+0x7be>
 8008f0a:	4639      	mov	r1, r7
 8008f0c:	4632      	mov	r2, r6
 8008f0e:	4620      	mov	r0, r4
 8008f10:	f000 fce6 	bl	80098e0 <__pow5mult>
 8008f14:	465a      	mov	r2, fp
 8008f16:	4601      	mov	r1, r0
 8008f18:	4607      	mov	r7, r0
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f000 fc3a 	bl	8009794 <__multiply>
 8008f20:	4659      	mov	r1, fp
 8008f22:	9007      	str	r0, [sp, #28]
 8008f24:	4620      	mov	r0, r4
 8008f26:	f000 fb63 	bl	80095f0 <_Bfree>
 8008f2a:	9b07      	ldr	r3, [sp, #28]
 8008f2c:	469b      	mov	fp, r3
 8008f2e:	9b06      	ldr	r3, [sp, #24]
 8008f30:	1b9a      	subs	r2, r3, r6
 8008f32:	d004      	beq.n	8008f3e <_dtoa_r+0x7ce>
 8008f34:	4659      	mov	r1, fp
 8008f36:	4620      	mov	r0, r4
 8008f38:	f000 fcd2 	bl	80098e0 <__pow5mult>
 8008f3c:	4683      	mov	fp, r0
 8008f3e:	2101      	movs	r1, #1
 8008f40:	4620      	mov	r0, r4
 8008f42:	f000 fc11 	bl	8009768 <__i2b>
 8008f46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	4606      	mov	r6, r0
 8008f4c:	dd7c      	ble.n	8009048 <_dtoa_r+0x8d8>
 8008f4e:	461a      	mov	r2, r3
 8008f50:	4601      	mov	r1, r0
 8008f52:	4620      	mov	r0, r4
 8008f54:	f000 fcc4 	bl	80098e0 <__pow5mult>
 8008f58:	9b05      	ldr	r3, [sp, #20]
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	4606      	mov	r6, r0
 8008f5e:	dd76      	ble.n	800904e <_dtoa_r+0x8de>
 8008f60:	2300      	movs	r3, #0
 8008f62:	9306      	str	r3, [sp, #24]
 8008f64:	6933      	ldr	r3, [r6, #16]
 8008f66:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008f6a:	6918      	ldr	r0, [r3, #16]
 8008f6c:	f000 fbac 	bl	80096c8 <__hi0bits>
 8008f70:	f1c0 0020 	rsb	r0, r0, #32
 8008f74:	9b04      	ldr	r3, [sp, #16]
 8008f76:	4418      	add	r0, r3
 8008f78:	f010 001f 	ands.w	r0, r0, #31
 8008f7c:	f000 8086 	beq.w	800908c <_dtoa_r+0x91c>
 8008f80:	f1c0 0320 	rsb	r3, r0, #32
 8008f84:	2b04      	cmp	r3, #4
 8008f86:	dd7f      	ble.n	8009088 <_dtoa_r+0x918>
 8008f88:	f1c0 001c 	rsb	r0, r0, #28
 8008f8c:	9b04      	ldr	r3, [sp, #16]
 8008f8e:	4403      	add	r3, r0
 8008f90:	4480      	add	r8, r0
 8008f92:	4405      	add	r5, r0
 8008f94:	9304      	str	r3, [sp, #16]
 8008f96:	f1b8 0f00 	cmp.w	r8, #0
 8008f9a:	dd05      	ble.n	8008fa8 <_dtoa_r+0x838>
 8008f9c:	4659      	mov	r1, fp
 8008f9e:	4642      	mov	r2, r8
 8008fa0:	4620      	mov	r0, r4
 8008fa2:	f000 fcf7 	bl	8009994 <__lshift>
 8008fa6:	4683      	mov	fp, r0
 8008fa8:	9b04      	ldr	r3, [sp, #16]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	dd05      	ble.n	8008fba <_dtoa_r+0x84a>
 8008fae:	4631      	mov	r1, r6
 8008fb0:	461a      	mov	r2, r3
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	f000 fcee 	bl	8009994 <__lshift>
 8008fb8:	4606      	mov	r6, r0
 8008fba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d069      	beq.n	8009094 <_dtoa_r+0x924>
 8008fc0:	4631      	mov	r1, r6
 8008fc2:	4658      	mov	r0, fp
 8008fc4:	f000 fd52 	bl	8009a6c <__mcmp>
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	da63      	bge.n	8009094 <_dtoa_r+0x924>
 8008fcc:	2300      	movs	r3, #0
 8008fce:	4659      	mov	r1, fp
 8008fd0:	220a      	movs	r2, #10
 8008fd2:	4620      	mov	r0, r4
 8008fd4:	f000 fb2e 	bl	8009634 <__multadd>
 8008fd8:	9b08      	ldr	r3, [sp, #32]
 8008fda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008fde:	4683      	mov	fp, r0
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	f000 818f 	beq.w	8009304 <_dtoa_r+0xb94>
 8008fe6:	4639      	mov	r1, r7
 8008fe8:	2300      	movs	r3, #0
 8008fea:	220a      	movs	r2, #10
 8008fec:	4620      	mov	r0, r4
 8008fee:	f000 fb21 	bl	8009634 <__multadd>
 8008ff2:	f1b9 0f00 	cmp.w	r9, #0
 8008ff6:	4607      	mov	r7, r0
 8008ff8:	f300 808e 	bgt.w	8009118 <_dtoa_r+0x9a8>
 8008ffc:	9b05      	ldr	r3, [sp, #20]
 8008ffe:	2b02      	cmp	r3, #2
 8009000:	dc50      	bgt.n	80090a4 <_dtoa_r+0x934>
 8009002:	e089      	b.n	8009118 <_dtoa_r+0x9a8>
 8009004:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009006:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800900a:	e75d      	b.n	8008ec8 <_dtoa_r+0x758>
 800900c:	9b01      	ldr	r3, [sp, #4]
 800900e:	1e5e      	subs	r6, r3, #1
 8009010:	9b06      	ldr	r3, [sp, #24]
 8009012:	42b3      	cmp	r3, r6
 8009014:	bfbf      	itttt	lt
 8009016:	9b06      	ldrlt	r3, [sp, #24]
 8009018:	9606      	strlt	r6, [sp, #24]
 800901a:	1af2      	sublt	r2, r6, r3
 800901c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800901e:	bfb6      	itet	lt
 8009020:	189b      	addlt	r3, r3, r2
 8009022:	1b9e      	subge	r6, r3, r6
 8009024:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009026:	9b01      	ldr	r3, [sp, #4]
 8009028:	bfb8      	it	lt
 800902a:	2600      	movlt	r6, #0
 800902c:	2b00      	cmp	r3, #0
 800902e:	bfb5      	itete	lt
 8009030:	eba8 0503 	sublt.w	r5, r8, r3
 8009034:	9b01      	ldrge	r3, [sp, #4]
 8009036:	2300      	movlt	r3, #0
 8009038:	4645      	movge	r5, r8
 800903a:	e747      	b.n	8008ecc <_dtoa_r+0x75c>
 800903c:	9e06      	ldr	r6, [sp, #24]
 800903e:	9f08      	ldr	r7, [sp, #32]
 8009040:	4645      	mov	r5, r8
 8009042:	e74c      	b.n	8008ede <_dtoa_r+0x76e>
 8009044:	9a06      	ldr	r2, [sp, #24]
 8009046:	e775      	b.n	8008f34 <_dtoa_r+0x7c4>
 8009048:	9b05      	ldr	r3, [sp, #20]
 800904a:	2b01      	cmp	r3, #1
 800904c:	dc18      	bgt.n	8009080 <_dtoa_r+0x910>
 800904e:	9b02      	ldr	r3, [sp, #8]
 8009050:	b9b3      	cbnz	r3, 8009080 <_dtoa_r+0x910>
 8009052:	9b03      	ldr	r3, [sp, #12]
 8009054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009058:	b9a3      	cbnz	r3, 8009084 <_dtoa_r+0x914>
 800905a:	9b03      	ldr	r3, [sp, #12]
 800905c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009060:	0d1b      	lsrs	r3, r3, #20
 8009062:	051b      	lsls	r3, r3, #20
 8009064:	b12b      	cbz	r3, 8009072 <_dtoa_r+0x902>
 8009066:	9b04      	ldr	r3, [sp, #16]
 8009068:	3301      	adds	r3, #1
 800906a:	9304      	str	r3, [sp, #16]
 800906c:	f108 0801 	add.w	r8, r8, #1
 8009070:	2301      	movs	r3, #1
 8009072:	9306      	str	r3, [sp, #24]
 8009074:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009076:	2b00      	cmp	r3, #0
 8009078:	f47f af74 	bne.w	8008f64 <_dtoa_r+0x7f4>
 800907c:	2001      	movs	r0, #1
 800907e:	e779      	b.n	8008f74 <_dtoa_r+0x804>
 8009080:	2300      	movs	r3, #0
 8009082:	e7f6      	b.n	8009072 <_dtoa_r+0x902>
 8009084:	9b02      	ldr	r3, [sp, #8]
 8009086:	e7f4      	b.n	8009072 <_dtoa_r+0x902>
 8009088:	d085      	beq.n	8008f96 <_dtoa_r+0x826>
 800908a:	4618      	mov	r0, r3
 800908c:	301c      	adds	r0, #28
 800908e:	e77d      	b.n	8008f8c <_dtoa_r+0x81c>
 8009090:	40240000 	.word	0x40240000
 8009094:	9b01      	ldr	r3, [sp, #4]
 8009096:	2b00      	cmp	r3, #0
 8009098:	dc38      	bgt.n	800910c <_dtoa_r+0x99c>
 800909a:	9b05      	ldr	r3, [sp, #20]
 800909c:	2b02      	cmp	r3, #2
 800909e:	dd35      	ble.n	800910c <_dtoa_r+0x99c>
 80090a0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80090a4:	f1b9 0f00 	cmp.w	r9, #0
 80090a8:	d10d      	bne.n	80090c6 <_dtoa_r+0x956>
 80090aa:	4631      	mov	r1, r6
 80090ac:	464b      	mov	r3, r9
 80090ae:	2205      	movs	r2, #5
 80090b0:	4620      	mov	r0, r4
 80090b2:	f000 fabf 	bl	8009634 <__multadd>
 80090b6:	4601      	mov	r1, r0
 80090b8:	4606      	mov	r6, r0
 80090ba:	4658      	mov	r0, fp
 80090bc:	f000 fcd6 	bl	8009a6c <__mcmp>
 80090c0:	2800      	cmp	r0, #0
 80090c2:	f73f adbd 	bgt.w	8008c40 <_dtoa_r+0x4d0>
 80090c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090c8:	9d00      	ldr	r5, [sp, #0]
 80090ca:	ea6f 0a03 	mvn.w	sl, r3
 80090ce:	f04f 0800 	mov.w	r8, #0
 80090d2:	4631      	mov	r1, r6
 80090d4:	4620      	mov	r0, r4
 80090d6:	f000 fa8b 	bl	80095f0 <_Bfree>
 80090da:	2f00      	cmp	r7, #0
 80090dc:	f43f aeb4 	beq.w	8008e48 <_dtoa_r+0x6d8>
 80090e0:	f1b8 0f00 	cmp.w	r8, #0
 80090e4:	d005      	beq.n	80090f2 <_dtoa_r+0x982>
 80090e6:	45b8      	cmp	r8, r7
 80090e8:	d003      	beq.n	80090f2 <_dtoa_r+0x982>
 80090ea:	4641      	mov	r1, r8
 80090ec:	4620      	mov	r0, r4
 80090ee:	f000 fa7f 	bl	80095f0 <_Bfree>
 80090f2:	4639      	mov	r1, r7
 80090f4:	4620      	mov	r0, r4
 80090f6:	f000 fa7b 	bl	80095f0 <_Bfree>
 80090fa:	e6a5      	b.n	8008e48 <_dtoa_r+0x6d8>
 80090fc:	2600      	movs	r6, #0
 80090fe:	4637      	mov	r7, r6
 8009100:	e7e1      	b.n	80090c6 <_dtoa_r+0x956>
 8009102:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009104:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009108:	4637      	mov	r7, r6
 800910a:	e599      	b.n	8008c40 <_dtoa_r+0x4d0>
 800910c:	9b08      	ldr	r3, [sp, #32]
 800910e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009112:	2b00      	cmp	r3, #0
 8009114:	f000 80fd 	beq.w	8009312 <_dtoa_r+0xba2>
 8009118:	2d00      	cmp	r5, #0
 800911a:	dd05      	ble.n	8009128 <_dtoa_r+0x9b8>
 800911c:	4639      	mov	r1, r7
 800911e:	462a      	mov	r2, r5
 8009120:	4620      	mov	r0, r4
 8009122:	f000 fc37 	bl	8009994 <__lshift>
 8009126:	4607      	mov	r7, r0
 8009128:	9b06      	ldr	r3, [sp, #24]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d05c      	beq.n	80091e8 <_dtoa_r+0xa78>
 800912e:	6879      	ldr	r1, [r7, #4]
 8009130:	4620      	mov	r0, r4
 8009132:	f000 fa1d 	bl	8009570 <_Balloc>
 8009136:	4605      	mov	r5, r0
 8009138:	b928      	cbnz	r0, 8009146 <_dtoa_r+0x9d6>
 800913a:	4b80      	ldr	r3, [pc, #512]	; (800933c <_dtoa_r+0xbcc>)
 800913c:	4602      	mov	r2, r0
 800913e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009142:	f7ff bb2e 	b.w	80087a2 <_dtoa_r+0x32>
 8009146:	693a      	ldr	r2, [r7, #16]
 8009148:	3202      	adds	r2, #2
 800914a:	0092      	lsls	r2, r2, #2
 800914c:	f107 010c 	add.w	r1, r7, #12
 8009150:	300c      	adds	r0, #12
 8009152:	f000 f9ff 	bl	8009554 <memcpy>
 8009156:	2201      	movs	r2, #1
 8009158:	4629      	mov	r1, r5
 800915a:	4620      	mov	r0, r4
 800915c:	f000 fc1a 	bl	8009994 <__lshift>
 8009160:	9b00      	ldr	r3, [sp, #0]
 8009162:	3301      	adds	r3, #1
 8009164:	9301      	str	r3, [sp, #4]
 8009166:	9b00      	ldr	r3, [sp, #0]
 8009168:	444b      	add	r3, r9
 800916a:	9307      	str	r3, [sp, #28]
 800916c:	9b02      	ldr	r3, [sp, #8]
 800916e:	f003 0301 	and.w	r3, r3, #1
 8009172:	46b8      	mov	r8, r7
 8009174:	9306      	str	r3, [sp, #24]
 8009176:	4607      	mov	r7, r0
 8009178:	9b01      	ldr	r3, [sp, #4]
 800917a:	4631      	mov	r1, r6
 800917c:	3b01      	subs	r3, #1
 800917e:	4658      	mov	r0, fp
 8009180:	9302      	str	r3, [sp, #8]
 8009182:	f7ff fa67 	bl	8008654 <quorem>
 8009186:	4603      	mov	r3, r0
 8009188:	3330      	adds	r3, #48	; 0x30
 800918a:	9004      	str	r0, [sp, #16]
 800918c:	4641      	mov	r1, r8
 800918e:	4658      	mov	r0, fp
 8009190:	9308      	str	r3, [sp, #32]
 8009192:	f000 fc6b 	bl	8009a6c <__mcmp>
 8009196:	463a      	mov	r2, r7
 8009198:	4681      	mov	r9, r0
 800919a:	4631      	mov	r1, r6
 800919c:	4620      	mov	r0, r4
 800919e:	f000 fc81 	bl	8009aa4 <__mdiff>
 80091a2:	68c2      	ldr	r2, [r0, #12]
 80091a4:	9b08      	ldr	r3, [sp, #32]
 80091a6:	4605      	mov	r5, r0
 80091a8:	bb02      	cbnz	r2, 80091ec <_dtoa_r+0xa7c>
 80091aa:	4601      	mov	r1, r0
 80091ac:	4658      	mov	r0, fp
 80091ae:	f000 fc5d 	bl	8009a6c <__mcmp>
 80091b2:	9b08      	ldr	r3, [sp, #32]
 80091b4:	4602      	mov	r2, r0
 80091b6:	4629      	mov	r1, r5
 80091b8:	4620      	mov	r0, r4
 80091ba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80091be:	f000 fa17 	bl	80095f0 <_Bfree>
 80091c2:	9b05      	ldr	r3, [sp, #20]
 80091c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091c6:	9d01      	ldr	r5, [sp, #4]
 80091c8:	ea43 0102 	orr.w	r1, r3, r2
 80091cc:	9b06      	ldr	r3, [sp, #24]
 80091ce:	430b      	orrs	r3, r1
 80091d0:	9b08      	ldr	r3, [sp, #32]
 80091d2:	d10d      	bne.n	80091f0 <_dtoa_r+0xa80>
 80091d4:	2b39      	cmp	r3, #57	; 0x39
 80091d6:	d029      	beq.n	800922c <_dtoa_r+0xabc>
 80091d8:	f1b9 0f00 	cmp.w	r9, #0
 80091dc:	dd01      	ble.n	80091e2 <_dtoa_r+0xa72>
 80091de:	9b04      	ldr	r3, [sp, #16]
 80091e0:	3331      	adds	r3, #49	; 0x31
 80091e2:	9a02      	ldr	r2, [sp, #8]
 80091e4:	7013      	strb	r3, [r2, #0]
 80091e6:	e774      	b.n	80090d2 <_dtoa_r+0x962>
 80091e8:	4638      	mov	r0, r7
 80091ea:	e7b9      	b.n	8009160 <_dtoa_r+0x9f0>
 80091ec:	2201      	movs	r2, #1
 80091ee:	e7e2      	b.n	80091b6 <_dtoa_r+0xa46>
 80091f0:	f1b9 0f00 	cmp.w	r9, #0
 80091f4:	db06      	blt.n	8009204 <_dtoa_r+0xa94>
 80091f6:	9905      	ldr	r1, [sp, #20]
 80091f8:	ea41 0909 	orr.w	r9, r1, r9
 80091fc:	9906      	ldr	r1, [sp, #24]
 80091fe:	ea59 0101 	orrs.w	r1, r9, r1
 8009202:	d120      	bne.n	8009246 <_dtoa_r+0xad6>
 8009204:	2a00      	cmp	r2, #0
 8009206:	ddec      	ble.n	80091e2 <_dtoa_r+0xa72>
 8009208:	4659      	mov	r1, fp
 800920a:	2201      	movs	r2, #1
 800920c:	4620      	mov	r0, r4
 800920e:	9301      	str	r3, [sp, #4]
 8009210:	f000 fbc0 	bl	8009994 <__lshift>
 8009214:	4631      	mov	r1, r6
 8009216:	4683      	mov	fp, r0
 8009218:	f000 fc28 	bl	8009a6c <__mcmp>
 800921c:	2800      	cmp	r0, #0
 800921e:	9b01      	ldr	r3, [sp, #4]
 8009220:	dc02      	bgt.n	8009228 <_dtoa_r+0xab8>
 8009222:	d1de      	bne.n	80091e2 <_dtoa_r+0xa72>
 8009224:	07da      	lsls	r2, r3, #31
 8009226:	d5dc      	bpl.n	80091e2 <_dtoa_r+0xa72>
 8009228:	2b39      	cmp	r3, #57	; 0x39
 800922a:	d1d8      	bne.n	80091de <_dtoa_r+0xa6e>
 800922c:	9a02      	ldr	r2, [sp, #8]
 800922e:	2339      	movs	r3, #57	; 0x39
 8009230:	7013      	strb	r3, [r2, #0]
 8009232:	462b      	mov	r3, r5
 8009234:	461d      	mov	r5, r3
 8009236:	3b01      	subs	r3, #1
 8009238:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800923c:	2a39      	cmp	r2, #57	; 0x39
 800923e:	d050      	beq.n	80092e2 <_dtoa_r+0xb72>
 8009240:	3201      	adds	r2, #1
 8009242:	701a      	strb	r2, [r3, #0]
 8009244:	e745      	b.n	80090d2 <_dtoa_r+0x962>
 8009246:	2a00      	cmp	r2, #0
 8009248:	dd03      	ble.n	8009252 <_dtoa_r+0xae2>
 800924a:	2b39      	cmp	r3, #57	; 0x39
 800924c:	d0ee      	beq.n	800922c <_dtoa_r+0xabc>
 800924e:	3301      	adds	r3, #1
 8009250:	e7c7      	b.n	80091e2 <_dtoa_r+0xa72>
 8009252:	9a01      	ldr	r2, [sp, #4]
 8009254:	9907      	ldr	r1, [sp, #28]
 8009256:	f802 3c01 	strb.w	r3, [r2, #-1]
 800925a:	428a      	cmp	r2, r1
 800925c:	d02a      	beq.n	80092b4 <_dtoa_r+0xb44>
 800925e:	4659      	mov	r1, fp
 8009260:	2300      	movs	r3, #0
 8009262:	220a      	movs	r2, #10
 8009264:	4620      	mov	r0, r4
 8009266:	f000 f9e5 	bl	8009634 <__multadd>
 800926a:	45b8      	cmp	r8, r7
 800926c:	4683      	mov	fp, r0
 800926e:	f04f 0300 	mov.w	r3, #0
 8009272:	f04f 020a 	mov.w	r2, #10
 8009276:	4641      	mov	r1, r8
 8009278:	4620      	mov	r0, r4
 800927a:	d107      	bne.n	800928c <_dtoa_r+0xb1c>
 800927c:	f000 f9da 	bl	8009634 <__multadd>
 8009280:	4680      	mov	r8, r0
 8009282:	4607      	mov	r7, r0
 8009284:	9b01      	ldr	r3, [sp, #4]
 8009286:	3301      	adds	r3, #1
 8009288:	9301      	str	r3, [sp, #4]
 800928a:	e775      	b.n	8009178 <_dtoa_r+0xa08>
 800928c:	f000 f9d2 	bl	8009634 <__multadd>
 8009290:	4639      	mov	r1, r7
 8009292:	4680      	mov	r8, r0
 8009294:	2300      	movs	r3, #0
 8009296:	220a      	movs	r2, #10
 8009298:	4620      	mov	r0, r4
 800929a:	f000 f9cb 	bl	8009634 <__multadd>
 800929e:	4607      	mov	r7, r0
 80092a0:	e7f0      	b.n	8009284 <_dtoa_r+0xb14>
 80092a2:	f1b9 0f00 	cmp.w	r9, #0
 80092a6:	9a00      	ldr	r2, [sp, #0]
 80092a8:	bfcc      	ite	gt
 80092aa:	464d      	movgt	r5, r9
 80092ac:	2501      	movle	r5, #1
 80092ae:	4415      	add	r5, r2
 80092b0:	f04f 0800 	mov.w	r8, #0
 80092b4:	4659      	mov	r1, fp
 80092b6:	2201      	movs	r2, #1
 80092b8:	4620      	mov	r0, r4
 80092ba:	9301      	str	r3, [sp, #4]
 80092bc:	f000 fb6a 	bl	8009994 <__lshift>
 80092c0:	4631      	mov	r1, r6
 80092c2:	4683      	mov	fp, r0
 80092c4:	f000 fbd2 	bl	8009a6c <__mcmp>
 80092c8:	2800      	cmp	r0, #0
 80092ca:	dcb2      	bgt.n	8009232 <_dtoa_r+0xac2>
 80092cc:	d102      	bne.n	80092d4 <_dtoa_r+0xb64>
 80092ce:	9b01      	ldr	r3, [sp, #4]
 80092d0:	07db      	lsls	r3, r3, #31
 80092d2:	d4ae      	bmi.n	8009232 <_dtoa_r+0xac2>
 80092d4:	462b      	mov	r3, r5
 80092d6:	461d      	mov	r5, r3
 80092d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80092dc:	2a30      	cmp	r2, #48	; 0x30
 80092de:	d0fa      	beq.n	80092d6 <_dtoa_r+0xb66>
 80092e0:	e6f7      	b.n	80090d2 <_dtoa_r+0x962>
 80092e2:	9a00      	ldr	r2, [sp, #0]
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d1a5      	bne.n	8009234 <_dtoa_r+0xac4>
 80092e8:	f10a 0a01 	add.w	sl, sl, #1
 80092ec:	2331      	movs	r3, #49	; 0x31
 80092ee:	e779      	b.n	80091e4 <_dtoa_r+0xa74>
 80092f0:	4b13      	ldr	r3, [pc, #76]	; (8009340 <_dtoa_r+0xbd0>)
 80092f2:	f7ff baaf 	b.w	8008854 <_dtoa_r+0xe4>
 80092f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	f47f aa86 	bne.w	800880a <_dtoa_r+0x9a>
 80092fe:	4b11      	ldr	r3, [pc, #68]	; (8009344 <_dtoa_r+0xbd4>)
 8009300:	f7ff baa8 	b.w	8008854 <_dtoa_r+0xe4>
 8009304:	f1b9 0f00 	cmp.w	r9, #0
 8009308:	dc03      	bgt.n	8009312 <_dtoa_r+0xba2>
 800930a:	9b05      	ldr	r3, [sp, #20]
 800930c:	2b02      	cmp	r3, #2
 800930e:	f73f aec9 	bgt.w	80090a4 <_dtoa_r+0x934>
 8009312:	9d00      	ldr	r5, [sp, #0]
 8009314:	4631      	mov	r1, r6
 8009316:	4658      	mov	r0, fp
 8009318:	f7ff f99c 	bl	8008654 <quorem>
 800931c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009320:	f805 3b01 	strb.w	r3, [r5], #1
 8009324:	9a00      	ldr	r2, [sp, #0]
 8009326:	1aaa      	subs	r2, r5, r2
 8009328:	4591      	cmp	r9, r2
 800932a:	ddba      	ble.n	80092a2 <_dtoa_r+0xb32>
 800932c:	4659      	mov	r1, fp
 800932e:	2300      	movs	r3, #0
 8009330:	220a      	movs	r2, #10
 8009332:	4620      	mov	r0, r4
 8009334:	f000 f97e 	bl	8009634 <__multadd>
 8009338:	4683      	mov	fp, r0
 800933a:	e7eb      	b.n	8009314 <_dtoa_r+0xba4>
 800933c:	0800ac43 	.word	0x0800ac43
 8009340:	0800ab9c 	.word	0x0800ab9c
 8009344:	0800abc0 	.word	0x0800abc0

08009348 <std>:
 8009348:	2300      	movs	r3, #0
 800934a:	b510      	push	{r4, lr}
 800934c:	4604      	mov	r4, r0
 800934e:	e9c0 3300 	strd	r3, r3, [r0]
 8009352:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009356:	6083      	str	r3, [r0, #8]
 8009358:	8181      	strh	r1, [r0, #12]
 800935a:	6643      	str	r3, [r0, #100]	; 0x64
 800935c:	81c2      	strh	r2, [r0, #14]
 800935e:	6183      	str	r3, [r0, #24]
 8009360:	4619      	mov	r1, r3
 8009362:	2208      	movs	r2, #8
 8009364:	305c      	adds	r0, #92	; 0x5c
 8009366:	f7fe fceb 	bl	8007d40 <memset>
 800936a:	4b05      	ldr	r3, [pc, #20]	; (8009380 <std+0x38>)
 800936c:	6263      	str	r3, [r4, #36]	; 0x24
 800936e:	4b05      	ldr	r3, [pc, #20]	; (8009384 <std+0x3c>)
 8009370:	62a3      	str	r3, [r4, #40]	; 0x28
 8009372:	4b05      	ldr	r3, [pc, #20]	; (8009388 <std+0x40>)
 8009374:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009376:	4b05      	ldr	r3, [pc, #20]	; (800938c <std+0x44>)
 8009378:	6224      	str	r4, [r4, #32]
 800937a:	6323      	str	r3, [r4, #48]	; 0x30
 800937c:	bd10      	pop	{r4, pc}
 800937e:	bf00      	nop
 8009380:	0800a0b5 	.word	0x0800a0b5
 8009384:	0800a0d7 	.word	0x0800a0d7
 8009388:	0800a10f 	.word	0x0800a10f
 800938c:	0800a133 	.word	0x0800a133

08009390 <_cleanup_r>:
 8009390:	4901      	ldr	r1, [pc, #4]	; (8009398 <_cleanup_r+0x8>)
 8009392:	f000 b8af 	b.w	80094f4 <_fwalk_reent>
 8009396:	bf00      	nop
 8009398:	0800a449 	.word	0x0800a449

0800939c <__sfmoreglue>:
 800939c:	b570      	push	{r4, r5, r6, lr}
 800939e:	1e4a      	subs	r2, r1, #1
 80093a0:	2568      	movs	r5, #104	; 0x68
 80093a2:	4355      	muls	r5, r2
 80093a4:	460e      	mov	r6, r1
 80093a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80093aa:	f000 fcbf 	bl	8009d2c <_malloc_r>
 80093ae:	4604      	mov	r4, r0
 80093b0:	b140      	cbz	r0, 80093c4 <__sfmoreglue+0x28>
 80093b2:	2100      	movs	r1, #0
 80093b4:	e9c0 1600 	strd	r1, r6, [r0]
 80093b8:	300c      	adds	r0, #12
 80093ba:	60a0      	str	r0, [r4, #8]
 80093bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80093c0:	f7fe fcbe 	bl	8007d40 <memset>
 80093c4:	4620      	mov	r0, r4
 80093c6:	bd70      	pop	{r4, r5, r6, pc}

080093c8 <__sfp_lock_acquire>:
 80093c8:	4801      	ldr	r0, [pc, #4]	; (80093d0 <__sfp_lock_acquire+0x8>)
 80093ca:	f000 b8b8 	b.w	800953e <__retarget_lock_acquire_recursive>
 80093ce:	bf00      	nop
 80093d0:	200005f4 	.word	0x200005f4

080093d4 <__sfp_lock_release>:
 80093d4:	4801      	ldr	r0, [pc, #4]	; (80093dc <__sfp_lock_release+0x8>)
 80093d6:	f000 b8b3 	b.w	8009540 <__retarget_lock_release_recursive>
 80093da:	bf00      	nop
 80093dc:	200005f4 	.word	0x200005f4

080093e0 <__sinit_lock_acquire>:
 80093e0:	4801      	ldr	r0, [pc, #4]	; (80093e8 <__sinit_lock_acquire+0x8>)
 80093e2:	f000 b8ac 	b.w	800953e <__retarget_lock_acquire_recursive>
 80093e6:	bf00      	nop
 80093e8:	200005ef 	.word	0x200005ef

080093ec <__sinit_lock_release>:
 80093ec:	4801      	ldr	r0, [pc, #4]	; (80093f4 <__sinit_lock_release+0x8>)
 80093ee:	f000 b8a7 	b.w	8009540 <__retarget_lock_release_recursive>
 80093f2:	bf00      	nop
 80093f4:	200005ef 	.word	0x200005ef

080093f8 <__sinit>:
 80093f8:	b510      	push	{r4, lr}
 80093fa:	4604      	mov	r4, r0
 80093fc:	f7ff fff0 	bl	80093e0 <__sinit_lock_acquire>
 8009400:	69a3      	ldr	r3, [r4, #24]
 8009402:	b11b      	cbz	r3, 800940c <__sinit+0x14>
 8009404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009408:	f7ff bff0 	b.w	80093ec <__sinit_lock_release>
 800940c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009410:	6523      	str	r3, [r4, #80]	; 0x50
 8009412:	4b13      	ldr	r3, [pc, #76]	; (8009460 <__sinit+0x68>)
 8009414:	4a13      	ldr	r2, [pc, #76]	; (8009464 <__sinit+0x6c>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	62a2      	str	r2, [r4, #40]	; 0x28
 800941a:	42a3      	cmp	r3, r4
 800941c:	bf04      	itt	eq
 800941e:	2301      	moveq	r3, #1
 8009420:	61a3      	streq	r3, [r4, #24]
 8009422:	4620      	mov	r0, r4
 8009424:	f000 f820 	bl	8009468 <__sfp>
 8009428:	6060      	str	r0, [r4, #4]
 800942a:	4620      	mov	r0, r4
 800942c:	f000 f81c 	bl	8009468 <__sfp>
 8009430:	60a0      	str	r0, [r4, #8]
 8009432:	4620      	mov	r0, r4
 8009434:	f000 f818 	bl	8009468 <__sfp>
 8009438:	2200      	movs	r2, #0
 800943a:	60e0      	str	r0, [r4, #12]
 800943c:	2104      	movs	r1, #4
 800943e:	6860      	ldr	r0, [r4, #4]
 8009440:	f7ff ff82 	bl	8009348 <std>
 8009444:	68a0      	ldr	r0, [r4, #8]
 8009446:	2201      	movs	r2, #1
 8009448:	2109      	movs	r1, #9
 800944a:	f7ff ff7d 	bl	8009348 <std>
 800944e:	68e0      	ldr	r0, [r4, #12]
 8009450:	2202      	movs	r2, #2
 8009452:	2112      	movs	r1, #18
 8009454:	f7ff ff78 	bl	8009348 <std>
 8009458:	2301      	movs	r3, #1
 800945a:	61a3      	str	r3, [r4, #24]
 800945c:	e7d2      	b.n	8009404 <__sinit+0xc>
 800945e:	bf00      	nop
 8009460:	0800ab88 	.word	0x0800ab88
 8009464:	08009391 	.word	0x08009391

08009468 <__sfp>:
 8009468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946a:	4607      	mov	r7, r0
 800946c:	f7ff ffac 	bl	80093c8 <__sfp_lock_acquire>
 8009470:	4b1e      	ldr	r3, [pc, #120]	; (80094ec <__sfp+0x84>)
 8009472:	681e      	ldr	r6, [r3, #0]
 8009474:	69b3      	ldr	r3, [r6, #24]
 8009476:	b913      	cbnz	r3, 800947e <__sfp+0x16>
 8009478:	4630      	mov	r0, r6
 800947a:	f7ff ffbd 	bl	80093f8 <__sinit>
 800947e:	3648      	adds	r6, #72	; 0x48
 8009480:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009484:	3b01      	subs	r3, #1
 8009486:	d503      	bpl.n	8009490 <__sfp+0x28>
 8009488:	6833      	ldr	r3, [r6, #0]
 800948a:	b30b      	cbz	r3, 80094d0 <__sfp+0x68>
 800948c:	6836      	ldr	r6, [r6, #0]
 800948e:	e7f7      	b.n	8009480 <__sfp+0x18>
 8009490:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009494:	b9d5      	cbnz	r5, 80094cc <__sfp+0x64>
 8009496:	4b16      	ldr	r3, [pc, #88]	; (80094f0 <__sfp+0x88>)
 8009498:	60e3      	str	r3, [r4, #12]
 800949a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800949e:	6665      	str	r5, [r4, #100]	; 0x64
 80094a0:	f000 f84c 	bl	800953c <__retarget_lock_init_recursive>
 80094a4:	f7ff ff96 	bl	80093d4 <__sfp_lock_release>
 80094a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80094ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80094b0:	6025      	str	r5, [r4, #0]
 80094b2:	61a5      	str	r5, [r4, #24]
 80094b4:	2208      	movs	r2, #8
 80094b6:	4629      	mov	r1, r5
 80094b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80094bc:	f7fe fc40 	bl	8007d40 <memset>
 80094c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80094c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80094c8:	4620      	mov	r0, r4
 80094ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094cc:	3468      	adds	r4, #104	; 0x68
 80094ce:	e7d9      	b.n	8009484 <__sfp+0x1c>
 80094d0:	2104      	movs	r1, #4
 80094d2:	4638      	mov	r0, r7
 80094d4:	f7ff ff62 	bl	800939c <__sfmoreglue>
 80094d8:	4604      	mov	r4, r0
 80094da:	6030      	str	r0, [r6, #0]
 80094dc:	2800      	cmp	r0, #0
 80094de:	d1d5      	bne.n	800948c <__sfp+0x24>
 80094e0:	f7ff ff78 	bl	80093d4 <__sfp_lock_release>
 80094e4:	230c      	movs	r3, #12
 80094e6:	603b      	str	r3, [r7, #0]
 80094e8:	e7ee      	b.n	80094c8 <__sfp+0x60>
 80094ea:	bf00      	nop
 80094ec:	0800ab88 	.word	0x0800ab88
 80094f0:	ffff0001 	.word	0xffff0001

080094f4 <_fwalk_reent>:
 80094f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094f8:	4606      	mov	r6, r0
 80094fa:	4688      	mov	r8, r1
 80094fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009500:	2700      	movs	r7, #0
 8009502:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009506:	f1b9 0901 	subs.w	r9, r9, #1
 800950a:	d505      	bpl.n	8009518 <_fwalk_reent+0x24>
 800950c:	6824      	ldr	r4, [r4, #0]
 800950e:	2c00      	cmp	r4, #0
 8009510:	d1f7      	bne.n	8009502 <_fwalk_reent+0xe>
 8009512:	4638      	mov	r0, r7
 8009514:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009518:	89ab      	ldrh	r3, [r5, #12]
 800951a:	2b01      	cmp	r3, #1
 800951c:	d907      	bls.n	800952e <_fwalk_reent+0x3a>
 800951e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009522:	3301      	adds	r3, #1
 8009524:	d003      	beq.n	800952e <_fwalk_reent+0x3a>
 8009526:	4629      	mov	r1, r5
 8009528:	4630      	mov	r0, r6
 800952a:	47c0      	blx	r8
 800952c:	4307      	orrs	r7, r0
 800952e:	3568      	adds	r5, #104	; 0x68
 8009530:	e7e9      	b.n	8009506 <_fwalk_reent+0x12>
	...

08009534 <_localeconv_r>:
 8009534:	4800      	ldr	r0, [pc, #0]	; (8009538 <_localeconv_r+0x4>)
 8009536:	4770      	bx	lr
 8009538:	2000025c 	.word	0x2000025c

0800953c <__retarget_lock_init_recursive>:
 800953c:	4770      	bx	lr

0800953e <__retarget_lock_acquire_recursive>:
 800953e:	4770      	bx	lr

08009540 <__retarget_lock_release_recursive>:
 8009540:	4770      	bx	lr
	...

08009544 <malloc>:
 8009544:	4b02      	ldr	r3, [pc, #8]	; (8009550 <malloc+0xc>)
 8009546:	4601      	mov	r1, r0
 8009548:	6818      	ldr	r0, [r3, #0]
 800954a:	f000 bbef 	b.w	8009d2c <_malloc_r>
 800954e:	bf00      	nop
 8009550:	20000108 	.word	0x20000108

08009554 <memcpy>:
 8009554:	440a      	add	r2, r1
 8009556:	4291      	cmp	r1, r2
 8009558:	f100 33ff 	add.w	r3, r0, #4294967295
 800955c:	d100      	bne.n	8009560 <memcpy+0xc>
 800955e:	4770      	bx	lr
 8009560:	b510      	push	{r4, lr}
 8009562:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009566:	f803 4f01 	strb.w	r4, [r3, #1]!
 800956a:	4291      	cmp	r1, r2
 800956c:	d1f9      	bne.n	8009562 <memcpy+0xe>
 800956e:	bd10      	pop	{r4, pc}

08009570 <_Balloc>:
 8009570:	b570      	push	{r4, r5, r6, lr}
 8009572:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009574:	4604      	mov	r4, r0
 8009576:	460d      	mov	r5, r1
 8009578:	b976      	cbnz	r6, 8009598 <_Balloc+0x28>
 800957a:	2010      	movs	r0, #16
 800957c:	f7ff ffe2 	bl	8009544 <malloc>
 8009580:	4602      	mov	r2, r0
 8009582:	6260      	str	r0, [r4, #36]	; 0x24
 8009584:	b920      	cbnz	r0, 8009590 <_Balloc+0x20>
 8009586:	4b18      	ldr	r3, [pc, #96]	; (80095e8 <_Balloc+0x78>)
 8009588:	4818      	ldr	r0, [pc, #96]	; (80095ec <_Balloc+0x7c>)
 800958a:	2166      	movs	r1, #102	; 0x66
 800958c:	f000 fea8 	bl	800a2e0 <__assert_func>
 8009590:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009594:	6006      	str	r6, [r0, #0]
 8009596:	60c6      	str	r6, [r0, #12]
 8009598:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800959a:	68f3      	ldr	r3, [r6, #12]
 800959c:	b183      	cbz	r3, 80095c0 <_Balloc+0x50>
 800959e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095a0:	68db      	ldr	r3, [r3, #12]
 80095a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80095a6:	b9b8      	cbnz	r0, 80095d8 <_Balloc+0x68>
 80095a8:	2101      	movs	r1, #1
 80095aa:	fa01 f605 	lsl.w	r6, r1, r5
 80095ae:	1d72      	adds	r2, r6, #5
 80095b0:	0092      	lsls	r2, r2, #2
 80095b2:	4620      	mov	r0, r4
 80095b4:	f000 fb5a 	bl	8009c6c <_calloc_r>
 80095b8:	b160      	cbz	r0, 80095d4 <_Balloc+0x64>
 80095ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80095be:	e00e      	b.n	80095de <_Balloc+0x6e>
 80095c0:	2221      	movs	r2, #33	; 0x21
 80095c2:	2104      	movs	r1, #4
 80095c4:	4620      	mov	r0, r4
 80095c6:	f000 fb51 	bl	8009c6c <_calloc_r>
 80095ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095cc:	60f0      	str	r0, [r6, #12]
 80095ce:	68db      	ldr	r3, [r3, #12]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d1e4      	bne.n	800959e <_Balloc+0x2e>
 80095d4:	2000      	movs	r0, #0
 80095d6:	bd70      	pop	{r4, r5, r6, pc}
 80095d8:	6802      	ldr	r2, [r0, #0]
 80095da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80095de:	2300      	movs	r3, #0
 80095e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80095e4:	e7f7      	b.n	80095d6 <_Balloc+0x66>
 80095e6:	bf00      	nop
 80095e8:	0800abcd 	.word	0x0800abcd
 80095ec:	0800acb4 	.word	0x0800acb4

080095f0 <_Bfree>:
 80095f0:	b570      	push	{r4, r5, r6, lr}
 80095f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80095f4:	4605      	mov	r5, r0
 80095f6:	460c      	mov	r4, r1
 80095f8:	b976      	cbnz	r6, 8009618 <_Bfree+0x28>
 80095fa:	2010      	movs	r0, #16
 80095fc:	f7ff ffa2 	bl	8009544 <malloc>
 8009600:	4602      	mov	r2, r0
 8009602:	6268      	str	r0, [r5, #36]	; 0x24
 8009604:	b920      	cbnz	r0, 8009610 <_Bfree+0x20>
 8009606:	4b09      	ldr	r3, [pc, #36]	; (800962c <_Bfree+0x3c>)
 8009608:	4809      	ldr	r0, [pc, #36]	; (8009630 <_Bfree+0x40>)
 800960a:	218a      	movs	r1, #138	; 0x8a
 800960c:	f000 fe68 	bl	800a2e0 <__assert_func>
 8009610:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009614:	6006      	str	r6, [r0, #0]
 8009616:	60c6      	str	r6, [r0, #12]
 8009618:	b13c      	cbz	r4, 800962a <_Bfree+0x3a>
 800961a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800961c:	6862      	ldr	r2, [r4, #4]
 800961e:	68db      	ldr	r3, [r3, #12]
 8009620:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009624:	6021      	str	r1, [r4, #0]
 8009626:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800962a:	bd70      	pop	{r4, r5, r6, pc}
 800962c:	0800abcd 	.word	0x0800abcd
 8009630:	0800acb4 	.word	0x0800acb4

08009634 <__multadd>:
 8009634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009638:	690e      	ldr	r6, [r1, #16]
 800963a:	4607      	mov	r7, r0
 800963c:	4698      	mov	r8, r3
 800963e:	460c      	mov	r4, r1
 8009640:	f101 0014 	add.w	r0, r1, #20
 8009644:	2300      	movs	r3, #0
 8009646:	6805      	ldr	r5, [r0, #0]
 8009648:	b2a9      	uxth	r1, r5
 800964a:	fb02 8101 	mla	r1, r2, r1, r8
 800964e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009652:	0c2d      	lsrs	r5, r5, #16
 8009654:	fb02 c505 	mla	r5, r2, r5, ip
 8009658:	b289      	uxth	r1, r1
 800965a:	3301      	adds	r3, #1
 800965c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009660:	429e      	cmp	r6, r3
 8009662:	f840 1b04 	str.w	r1, [r0], #4
 8009666:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800966a:	dcec      	bgt.n	8009646 <__multadd+0x12>
 800966c:	f1b8 0f00 	cmp.w	r8, #0
 8009670:	d022      	beq.n	80096b8 <__multadd+0x84>
 8009672:	68a3      	ldr	r3, [r4, #8]
 8009674:	42b3      	cmp	r3, r6
 8009676:	dc19      	bgt.n	80096ac <__multadd+0x78>
 8009678:	6861      	ldr	r1, [r4, #4]
 800967a:	4638      	mov	r0, r7
 800967c:	3101      	adds	r1, #1
 800967e:	f7ff ff77 	bl	8009570 <_Balloc>
 8009682:	4605      	mov	r5, r0
 8009684:	b928      	cbnz	r0, 8009692 <__multadd+0x5e>
 8009686:	4602      	mov	r2, r0
 8009688:	4b0d      	ldr	r3, [pc, #52]	; (80096c0 <__multadd+0x8c>)
 800968a:	480e      	ldr	r0, [pc, #56]	; (80096c4 <__multadd+0x90>)
 800968c:	21b5      	movs	r1, #181	; 0xb5
 800968e:	f000 fe27 	bl	800a2e0 <__assert_func>
 8009692:	6922      	ldr	r2, [r4, #16]
 8009694:	3202      	adds	r2, #2
 8009696:	f104 010c 	add.w	r1, r4, #12
 800969a:	0092      	lsls	r2, r2, #2
 800969c:	300c      	adds	r0, #12
 800969e:	f7ff ff59 	bl	8009554 <memcpy>
 80096a2:	4621      	mov	r1, r4
 80096a4:	4638      	mov	r0, r7
 80096a6:	f7ff ffa3 	bl	80095f0 <_Bfree>
 80096aa:	462c      	mov	r4, r5
 80096ac:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80096b0:	3601      	adds	r6, #1
 80096b2:	f8c3 8014 	str.w	r8, [r3, #20]
 80096b6:	6126      	str	r6, [r4, #16]
 80096b8:	4620      	mov	r0, r4
 80096ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096be:	bf00      	nop
 80096c0:	0800ac43 	.word	0x0800ac43
 80096c4:	0800acb4 	.word	0x0800acb4

080096c8 <__hi0bits>:
 80096c8:	0c03      	lsrs	r3, r0, #16
 80096ca:	041b      	lsls	r3, r3, #16
 80096cc:	b9d3      	cbnz	r3, 8009704 <__hi0bits+0x3c>
 80096ce:	0400      	lsls	r0, r0, #16
 80096d0:	2310      	movs	r3, #16
 80096d2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80096d6:	bf04      	itt	eq
 80096d8:	0200      	lsleq	r0, r0, #8
 80096da:	3308      	addeq	r3, #8
 80096dc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80096e0:	bf04      	itt	eq
 80096e2:	0100      	lsleq	r0, r0, #4
 80096e4:	3304      	addeq	r3, #4
 80096e6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80096ea:	bf04      	itt	eq
 80096ec:	0080      	lsleq	r0, r0, #2
 80096ee:	3302      	addeq	r3, #2
 80096f0:	2800      	cmp	r0, #0
 80096f2:	db05      	blt.n	8009700 <__hi0bits+0x38>
 80096f4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80096f8:	f103 0301 	add.w	r3, r3, #1
 80096fc:	bf08      	it	eq
 80096fe:	2320      	moveq	r3, #32
 8009700:	4618      	mov	r0, r3
 8009702:	4770      	bx	lr
 8009704:	2300      	movs	r3, #0
 8009706:	e7e4      	b.n	80096d2 <__hi0bits+0xa>

08009708 <__lo0bits>:
 8009708:	6803      	ldr	r3, [r0, #0]
 800970a:	f013 0207 	ands.w	r2, r3, #7
 800970e:	4601      	mov	r1, r0
 8009710:	d00b      	beq.n	800972a <__lo0bits+0x22>
 8009712:	07da      	lsls	r2, r3, #31
 8009714:	d424      	bmi.n	8009760 <__lo0bits+0x58>
 8009716:	0798      	lsls	r0, r3, #30
 8009718:	bf49      	itett	mi
 800971a:	085b      	lsrmi	r3, r3, #1
 800971c:	089b      	lsrpl	r3, r3, #2
 800971e:	2001      	movmi	r0, #1
 8009720:	600b      	strmi	r3, [r1, #0]
 8009722:	bf5c      	itt	pl
 8009724:	600b      	strpl	r3, [r1, #0]
 8009726:	2002      	movpl	r0, #2
 8009728:	4770      	bx	lr
 800972a:	b298      	uxth	r0, r3
 800972c:	b9b0      	cbnz	r0, 800975c <__lo0bits+0x54>
 800972e:	0c1b      	lsrs	r3, r3, #16
 8009730:	2010      	movs	r0, #16
 8009732:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009736:	bf04      	itt	eq
 8009738:	0a1b      	lsreq	r3, r3, #8
 800973a:	3008      	addeq	r0, #8
 800973c:	071a      	lsls	r2, r3, #28
 800973e:	bf04      	itt	eq
 8009740:	091b      	lsreq	r3, r3, #4
 8009742:	3004      	addeq	r0, #4
 8009744:	079a      	lsls	r2, r3, #30
 8009746:	bf04      	itt	eq
 8009748:	089b      	lsreq	r3, r3, #2
 800974a:	3002      	addeq	r0, #2
 800974c:	07da      	lsls	r2, r3, #31
 800974e:	d403      	bmi.n	8009758 <__lo0bits+0x50>
 8009750:	085b      	lsrs	r3, r3, #1
 8009752:	f100 0001 	add.w	r0, r0, #1
 8009756:	d005      	beq.n	8009764 <__lo0bits+0x5c>
 8009758:	600b      	str	r3, [r1, #0]
 800975a:	4770      	bx	lr
 800975c:	4610      	mov	r0, r2
 800975e:	e7e8      	b.n	8009732 <__lo0bits+0x2a>
 8009760:	2000      	movs	r0, #0
 8009762:	4770      	bx	lr
 8009764:	2020      	movs	r0, #32
 8009766:	4770      	bx	lr

08009768 <__i2b>:
 8009768:	b510      	push	{r4, lr}
 800976a:	460c      	mov	r4, r1
 800976c:	2101      	movs	r1, #1
 800976e:	f7ff feff 	bl	8009570 <_Balloc>
 8009772:	4602      	mov	r2, r0
 8009774:	b928      	cbnz	r0, 8009782 <__i2b+0x1a>
 8009776:	4b05      	ldr	r3, [pc, #20]	; (800978c <__i2b+0x24>)
 8009778:	4805      	ldr	r0, [pc, #20]	; (8009790 <__i2b+0x28>)
 800977a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800977e:	f000 fdaf 	bl	800a2e0 <__assert_func>
 8009782:	2301      	movs	r3, #1
 8009784:	6144      	str	r4, [r0, #20]
 8009786:	6103      	str	r3, [r0, #16]
 8009788:	bd10      	pop	{r4, pc}
 800978a:	bf00      	nop
 800978c:	0800ac43 	.word	0x0800ac43
 8009790:	0800acb4 	.word	0x0800acb4

08009794 <__multiply>:
 8009794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009798:	4614      	mov	r4, r2
 800979a:	690a      	ldr	r2, [r1, #16]
 800979c:	6923      	ldr	r3, [r4, #16]
 800979e:	429a      	cmp	r2, r3
 80097a0:	bfb8      	it	lt
 80097a2:	460b      	movlt	r3, r1
 80097a4:	460d      	mov	r5, r1
 80097a6:	bfbc      	itt	lt
 80097a8:	4625      	movlt	r5, r4
 80097aa:	461c      	movlt	r4, r3
 80097ac:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80097b0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80097b4:	68ab      	ldr	r3, [r5, #8]
 80097b6:	6869      	ldr	r1, [r5, #4]
 80097b8:	eb0a 0709 	add.w	r7, sl, r9
 80097bc:	42bb      	cmp	r3, r7
 80097be:	b085      	sub	sp, #20
 80097c0:	bfb8      	it	lt
 80097c2:	3101      	addlt	r1, #1
 80097c4:	f7ff fed4 	bl	8009570 <_Balloc>
 80097c8:	b930      	cbnz	r0, 80097d8 <__multiply+0x44>
 80097ca:	4602      	mov	r2, r0
 80097cc:	4b42      	ldr	r3, [pc, #264]	; (80098d8 <__multiply+0x144>)
 80097ce:	4843      	ldr	r0, [pc, #268]	; (80098dc <__multiply+0x148>)
 80097d0:	f240 115d 	movw	r1, #349	; 0x15d
 80097d4:	f000 fd84 	bl	800a2e0 <__assert_func>
 80097d8:	f100 0614 	add.w	r6, r0, #20
 80097dc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80097e0:	4633      	mov	r3, r6
 80097e2:	2200      	movs	r2, #0
 80097e4:	4543      	cmp	r3, r8
 80097e6:	d31e      	bcc.n	8009826 <__multiply+0x92>
 80097e8:	f105 0c14 	add.w	ip, r5, #20
 80097ec:	f104 0314 	add.w	r3, r4, #20
 80097f0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80097f4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80097f8:	9202      	str	r2, [sp, #8]
 80097fa:	ebac 0205 	sub.w	r2, ip, r5
 80097fe:	3a15      	subs	r2, #21
 8009800:	f022 0203 	bic.w	r2, r2, #3
 8009804:	3204      	adds	r2, #4
 8009806:	f105 0115 	add.w	r1, r5, #21
 800980a:	458c      	cmp	ip, r1
 800980c:	bf38      	it	cc
 800980e:	2204      	movcc	r2, #4
 8009810:	9201      	str	r2, [sp, #4]
 8009812:	9a02      	ldr	r2, [sp, #8]
 8009814:	9303      	str	r3, [sp, #12]
 8009816:	429a      	cmp	r2, r3
 8009818:	d808      	bhi.n	800982c <__multiply+0x98>
 800981a:	2f00      	cmp	r7, #0
 800981c:	dc55      	bgt.n	80098ca <__multiply+0x136>
 800981e:	6107      	str	r7, [r0, #16]
 8009820:	b005      	add	sp, #20
 8009822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009826:	f843 2b04 	str.w	r2, [r3], #4
 800982a:	e7db      	b.n	80097e4 <__multiply+0x50>
 800982c:	f8b3 a000 	ldrh.w	sl, [r3]
 8009830:	f1ba 0f00 	cmp.w	sl, #0
 8009834:	d020      	beq.n	8009878 <__multiply+0xe4>
 8009836:	f105 0e14 	add.w	lr, r5, #20
 800983a:	46b1      	mov	r9, r6
 800983c:	2200      	movs	r2, #0
 800983e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009842:	f8d9 b000 	ldr.w	fp, [r9]
 8009846:	b2a1      	uxth	r1, r4
 8009848:	fa1f fb8b 	uxth.w	fp, fp
 800984c:	fb0a b101 	mla	r1, sl, r1, fp
 8009850:	4411      	add	r1, r2
 8009852:	f8d9 2000 	ldr.w	r2, [r9]
 8009856:	0c24      	lsrs	r4, r4, #16
 8009858:	0c12      	lsrs	r2, r2, #16
 800985a:	fb0a 2404 	mla	r4, sl, r4, r2
 800985e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009862:	b289      	uxth	r1, r1
 8009864:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009868:	45f4      	cmp	ip, lr
 800986a:	f849 1b04 	str.w	r1, [r9], #4
 800986e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009872:	d8e4      	bhi.n	800983e <__multiply+0xaa>
 8009874:	9901      	ldr	r1, [sp, #4]
 8009876:	5072      	str	r2, [r6, r1]
 8009878:	9a03      	ldr	r2, [sp, #12]
 800987a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800987e:	3304      	adds	r3, #4
 8009880:	f1b9 0f00 	cmp.w	r9, #0
 8009884:	d01f      	beq.n	80098c6 <__multiply+0x132>
 8009886:	6834      	ldr	r4, [r6, #0]
 8009888:	f105 0114 	add.w	r1, r5, #20
 800988c:	46b6      	mov	lr, r6
 800988e:	f04f 0a00 	mov.w	sl, #0
 8009892:	880a      	ldrh	r2, [r1, #0]
 8009894:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009898:	fb09 b202 	mla	r2, r9, r2, fp
 800989c:	4492      	add	sl, r2
 800989e:	b2a4      	uxth	r4, r4
 80098a0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80098a4:	f84e 4b04 	str.w	r4, [lr], #4
 80098a8:	f851 4b04 	ldr.w	r4, [r1], #4
 80098ac:	f8be 2000 	ldrh.w	r2, [lr]
 80098b0:	0c24      	lsrs	r4, r4, #16
 80098b2:	fb09 2404 	mla	r4, r9, r4, r2
 80098b6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80098ba:	458c      	cmp	ip, r1
 80098bc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80098c0:	d8e7      	bhi.n	8009892 <__multiply+0xfe>
 80098c2:	9a01      	ldr	r2, [sp, #4]
 80098c4:	50b4      	str	r4, [r6, r2]
 80098c6:	3604      	adds	r6, #4
 80098c8:	e7a3      	b.n	8009812 <__multiply+0x7e>
 80098ca:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d1a5      	bne.n	800981e <__multiply+0x8a>
 80098d2:	3f01      	subs	r7, #1
 80098d4:	e7a1      	b.n	800981a <__multiply+0x86>
 80098d6:	bf00      	nop
 80098d8:	0800ac43 	.word	0x0800ac43
 80098dc:	0800acb4 	.word	0x0800acb4

080098e0 <__pow5mult>:
 80098e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098e4:	4615      	mov	r5, r2
 80098e6:	f012 0203 	ands.w	r2, r2, #3
 80098ea:	4606      	mov	r6, r0
 80098ec:	460f      	mov	r7, r1
 80098ee:	d007      	beq.n	8009900 <__pow5mult+0x20>
 80098f0:	4c25      	ldr	r4, [pc, #148]	; (8009988 <__pow5mult+0xa8>)
 80098f2:	3a01      	subs	r2, #1
 80098f4:	2300      	movs	r3, #0
 80098f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80098fa:	f7ff fe9b 	bl	8009634 <__multadd>
 80098fe:	4607      	mov	r7, r0
 8009900:	10ad      	asrs	r5, r5, #2
 8009902:	d03d      	beq.n	8009980 <__pow5mult+0xa0>
 8009904:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009906:	b97c      	cbnz	r4, 8009928 <__pow5mult+0x48>
 8009908:	2010      	movs	r0, #16
 800990a:	f7ff fe1b 	bl	8009544 <malloc>
 800990e:	4602      	mov	r2, r0
 8009910:	6270      	str	r0, [r6, #36]	; 0x24
 8009912:	b928      	cbnz	r0, 8009920 <__pow5mult+0x40>
 8009914:	4b1d      	ldr	r3, [pc, #116]	; (800998c <__pow5mult+0xac>)
 8009916:	481e      	ldr	r0, [pc, #120]	; (8009990 <__pow5mult+0xb0>)
 8009918:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800991c:	f000 fce0 	bl	800a2e0 <__assert_func>
 8009920:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009924:	6004      	str	r4, [r0, #0]
 8009926:	60c4      	str	r4, [r0, #12]
 8009928:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800992c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009930:	b94c      	cbnz	r4, 8009946 <__pow5mult+0x66>
 8009932:	f240 2171 	movw	r1, #625	; 0x271
 8009936:	4630      	mov	r0, r6
 8009938:	f7ff ff16 	bl	8009768 <__i2b>
 800993c:	2300      	movs	r3, #0
 800993e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009942:	4604      	mov	r4, r0
 8009944:	6003      	str	r3, [r0, #0]
 8009946:	f04f 0900 	mov.w	r9, #0
 800994a:	07eb      	lsls	r3, r5, #31
 800994c:	d50a      	bpl.n	8009964 <__pow5mult+0x84>
 800994e:	4639      	mov	r1, r7
 8009950:	4622      	mov	r2, r4
 8009952:	4630      	mov	r0, r6
 8009954:	f7ff ff1e 	bl	8009794 <__multiply>
 8009958:	4639      	mov	r1, r7
 800995a:	4680      	mov	r8, r0
 800995c:	4630      	mov	r0, r6
 800995e:	f7ff fe47 	bl	80095f0 <_Bfree>
 8009962:	4647      	mov	r7, r8
 8009964:	106d      	asrs	r5, r5, #1
 8009966:	d00b      	beq.n	8009980 <__pow5mult+0xa0>
 8009968:	6820      	ldr	r0, [r4, #0]
 800996a:	b938      	cbnz	r0, 800997c <__pow5mult+0x9c>
 800996c:	4622      	mov	r2, r4
 800996e:	4621      	mov	r1, r4
 8009970:	4630      	mov	r0, r6
 8009972:	f7ff ff0f 	bl	8009794 <__multiply>
 8009976:	6020      	str	r0, [r4, #0]
 8009978:	f8c0 9000 	str.w	r9, [r0]
 800997c:	4604      	mov	r4, r0
 800997e:	e7e4      	b.n	800994a <__pow5mult+0x6a>
 8009980:	4638      	mov	r0, r7
 8009982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009986:	bf00      	nop
 8009988:	0800ae08 	.word	0x0800ae08
 800998c:	0800abcd 	.word	0x0800abcd
 8009990:	0800acb4 	.word	0x0800acb4

08009994 <__lshift>:
 8009994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009998:	460c      	mov	r4, r1
 800999a:	6849      	ldr	r1, [r1, #4]
 800999c:	6923      	ldr	r3, [r4, #16]
 800999e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80099a2:	68a3      	ldr	r3, [r4, #8]
 80099a4:	4607      	mov	r7, r0
 80099a6:	4691      	mov	r9, r2
 80099a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80099ac:	f108 0601 	add.w	r6, r8, #1
 80099b0:	42b3      	cmp	r3, r6
 80099b2:	db0b      	blt.n	80099cc <__lshift+0x38>
 80099b4:	4638      	mov	r0, r7
 80099b6:	f7ff fddb 	bl	8009570 <_Balloc>
 80099ba:	4605      	mov	r5, r0
 80099bc:	b948      	cbnz	r0, 80099d2 <__lshift+0x3e>
 80099be:	4602      	mov	r2, r0
 80099c0:	4b28      	ldr	r3, [pc, #160]	; (8009a64 <__lshift+0xd0>)
 80099c2:	4829      	ldr	r0, [pc, #164]	; (8009a68 <__lshift+0xd4>)
 80099c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80099c8:	f000 fc8a 	bl	800a2e0 <__assert_func>
 80099cc:	3101      	adds	r1, #1
 80099ce:	005b      	lsls	r3, r3, #1
 80099d0:	e7ee      	b.n	80099b0 <__lshift+0x1c>
 80099d2:	2300      	movs	r3, #0
 80099d4:	f100 0114 	add.w	r1, r0, #20
 80099d8:	f100 0210 	add.w	r2, r0, #16
 80099dc:	4618      	mov	r0, r3
 80099de:	4553      	cmp	r3, sl
 80099e0:	db33      	blt.n	8009a4a <__lshift+0xb6>
 80099e2:	6920      	ldr	r0, [r4, #16]
 80099e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80099e8:	f104 0314 	add.w	r3, r4, #20
 80099ec:	f019 091f 	ands.w	r9, r9, #31
 80099f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80099f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80099f8:	d02b      	beq.n	8009a52 <__lshift+0xbe>
 80099fa:	f1c9 0e20 	rsb	lr, r9, #32
 80099fe:	468a      	mov	sl, r1
 8009a00:	2200      	movs	r2, #0
 8009a02:	6818      	ldr	r0, [r3, #0]
 8009a04:	fa00 f009 	lsl.w	r0, r0, r9
 8009a08:	4302      	orrs	r2, r0
 8009a0a:	f84a 2b04 	str.w	r2, [sl], #4
 8009a0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a12:	459c      	cmp	ip, r3
 8009a14:	fa22 f20e 	lsr.w	r2, r2, lr
 8009a18:	d8f3      	bhi.n	8009a02 <__lshift+0x6e>
 8009a1a:	ebac 0304 	sub.w	r3, ip, r4
 8009a1e:	3b15      	subs	r3, #21
 8009a20:	f023 0303 	bic.w	r3, r3, #3
 8009a24:	3304      	adds	r3, #4
 8009a26:	f104 0015 	add.w	r0, r4, #21
 8009a2a:	4584      	cmp	ip, r0
 8009a2c:	bf38      	it	cc
 8009a2e:	2304      	movcc	r3, #4
 8009a30:	50ca      	str	r2, [r1, r3]
 8009a32:	b10a      	cbz	r2, 8009a38 <__lshift+0xa4>
 8009a34:	f108 0602 	add.w	r6, r8, #2
 8009a38:	3e01      	subs	r6, #1
 8009a3a:	4638      	mov	r0, r7
 8009a3c:	612e      	str	r6, [r5, #16]
 8009a3e:	4621      	mov	r1, r4
 8009a40:	f7ff fdd6 	bl	80095f0 <_Bfree>
 8009a44:	4628      	mov	r0, r5
 8009a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009a4e:	3301      	adds	r3, #1
 8009a50:	e7c5      	b.n	80099de <__lshift+0x4a>
 8009a52:	3904      	subs	r1, #4
 8009a54:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a58:	f841 2f04 	str.w	r2, [r1, #4]!
 8009a5c:	459c      	cmp	ip, r3
 8009a5e:	d8f9      	bhi.n	8009a54 <__lshift+0xc0>
 8009a60:	e7ea      	b.n	8009a38 <__lshift+0xa4>
 8009a62:	bf00      	nop
 8009a64:	0800ac43 	.word	0x0800ac43
 8009a68:	0800acb4 	.word	0x0800acb4

08009a6c <__mcmp>:
 8009a6c:	b530      	push	{r4, r5, lr}
 8009a6e:	6902      	ldr	r2, [r0, #16]
 8009a70:	690c      	ldr	r4, [r1, #16]
 8009a72:	1b12      	subs	r2, r2, r4
 8009a74:	d10e      	bne.n	8009a94 <__mcmp+0x28>
 8009a76:	f100 0314 	add.w	r3, r0, #20
 8009a7a:	3114      	adds	r1, #20
 8009a7c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009a80:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009a84:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009a88:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009a8c:	42a5      	cmp	r5, r4
 8009a8e:	d003      	beq.n	8009a98 <__mcmp+0x2c>
 8009a90:	d305      	bcc.n	8009a9e <__mcmp+0x32>
 8009a92:	2201      	movs	r2, #1
 8009a94:	4610      	mov	r0, r2
 8009a96:	bd30      	pop	{r4, r5, pc}
 8009a98:	4283      	cmp	r3, r0
 8009a9a:	d3f3      	bcc.n	8009a84 <__mcmp+0x18>
 8009a9c:	e7fa      	b.n	8009a94 <__mcmp+0x28>
 8009a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8009aa2:	e7f7      	b.n	8009a94 <__mcmp+0x28>

08009aa4 <__mdiff>:
 8009aa4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aa8:	460c      	mov	r4, r1
 8009aaa:	4606      	mov	r6, r0
 8009aac:	4611      	mov	r1, r2
 8009aae:	4620      	mov	r0, r4
 8009ab0:	4617      	mov	r7, r2
 8009ab2:	f7ff ffdb 	bl	8009a6c <__mcmp>
 8009ab6:	1e05      	subs	r5, r0, #0
 8009ab8:	d110      	bne.n	8009adc <__mdiff+0x38>
 8009aba:	4629      	mov	r1, r5
 8009abc:	4630      	mov	r0, r6
 8009abe:	f7ff fd57 	bl	8009570 <_Balloc>
 8009ac2:	b930      	cbnz	r0, 8009ad2 <__mdiff+0x2e>
 8009ac4:	4b39      	ldr	r3, [pc, #228]	; (8009bac <__mdiff+0x108>)
 8009ac6:	4602      	mov	r2, r0
 8009ac8:	f240 2132 	movw	r1, #562	; 0x232
 8009acc:	4838      	ldr	r0, [pc, #224]	; (8009bb0 <__mdiff+0x10c>)
 8009ace:	f000 fc07 	bl	800a2e0 <__assert_func>
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009ad8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009adc:	bfa4      	itt	ge
 8009ade:	463b      	movge	r3, r7
 8009ae0:	4627      	movge	r7, r4
 8009ae2:	4630      	mov	r0, r6
 8009ae4:	6879      	ldr	r1, [r7, #4]
 8009ae6:	bfa6      	itte	ge
 8009ae8:	461c      	movge	r4, r3
 8009aea:	2500      	movge	r5, #0
 8009aec:	2501      	movlt	r5, #1
 8009aee:	f7ff fd3f 	bl	8009570 <_Balloc>
 8009af2:	b920      	cbnz	r0, 8009afe <__mdiff+0x5a>
 8009af4:	4b2d      	ldr	r3, [pc, #180]	; (8009bac <__mdiff+0x108>)
 8009af6:	4602      	mov	r2, r0
 8009af8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009afc:	e7e6      	b.n	8009acc <__mdiff+0x28>
 8009afe:	693e      	ldr	r6, [r7, #16]
 8009b00:	60c5      	str	r5, [r0, #12]
 8009b02:	6925      	ldr	r5, [r4, #16]
 8009b04:	f107 0114 	add.w	r1, r7, #20
 8009b08:	f104 0914 	add.w	r9, r4, #20
 8009b0c:	f100 0e14 	add.w	lr, r0, #20
 8009b10:	f107 0210 	add.w	r2, r7, #16
 8009b14:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009b18:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009b1c:	46f2      	mov	sl, lr
 8009b1e:	2700      	movs	r7, #0
 8009b20:	f859 3b04 	ldr.w	r3, [r9], #4
 8009b24:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009b28:	fa1f f883 	uxth.w	r8, r3
 8009b2c:	fa17 f78b 	uxtah	r7, r7, fp
 8009b30:	0c1b      	lsrs	r3, r3, #16
 8009b32:	eba7 0808 	sub.w	r8, r7, r8
 8009b36:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009b3a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009b3e:	fa1f f888 	uxth.w	r8, r8
 8009b42:	141f      	asrs	r7, r3, #16
 8009b44:	454d      	cmp	r5, r9
 8009b46:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009b4a:	f84a 3b04 	str.w	r3, [sl], #4
 8009b4e:	d8e7      	bhi.n	8009b20 <__mdiff+0x7c>
 8009b50:	1b2b      	subs	r3, r5, r4
 8009b52:	3b15      	subs	r3, #21
 8009b54:	f023 0303 	bic.w	r3, r3, #3
 8009b58:	3304      	adds	r3, #4
 8009b5a:	3415      	adds	r4, #21
 8009b5c:	42a5      	cmp	r5, r4
 8009b5e:	bf38      	it	cc
 8009b60:	2304      	movcc	r3, #4
 8009b62:	4419      	add	r1, r3
 8009b64:	4473      	add	r3, lr
 8009b66:	469e      	mov	lr, r3
 8009b68:	460d      	mov	r5, r1
 8009b6a:	4565      	cmp	r5, ip
 8009b6c:	d30e      	bcc.n	8009b8c <__mdiff+0xe8>
 8009b6e:	f10c 0203 	add.w	r2, ip, #3
 8009b72:	1a52      	subs	r2, r2, r1
 8009b74:	f022 0203 	bic.w	r2, r2, #3
 8009b78:	3903      	subs	r1, #3
 8009b7a:	458c      	cmp	ip, r1
 8009b7c:	bf38      	it	cc
 8009b7e:	2200      	movcc	r2, #0
 8009b80:	441a      	add	r2, r3
 8009b82:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009b86:	b17b      	cbz	r3, 8009ba8 <__mdiff+0x104>
 8009b88:	6106      	str	r6, [r0, #16]
 8009b8a:	e7a5      	b.n	8009ad8 <__mdiff+0x34>
 8009b8c:	f855 8b04 	ldr.w	r8, [r5], #4
 8009b90:	fa17 f488 	uxtah	r4, r7, r8
 8009b94:	1422      	asrs	r2, r4, #16
 8009b96:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009b9a:	b2a4      	uxth	r4, r4
 8009b9c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009ba0:	f84e 4b04 	str.w	r4, [lr], #4
 8009ba4:	1417      	asrs	r7, r2, #16
 8009ba6:	e7e0      	b.n	8009b6a <__mdiff+0xc6>
 8009ba8:	3e01      	subs	r6, #1
 8009baa:	e7ea      	b.n	8009b82 <__mdiff+0xde>
 8009bac:	0800ac43 	.word	0x0800ac43
 8009bb0:	0800acb4 	.word	0x0800acb4

08009bb4 <__d2b>:
 8009bb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009bb8:	4689      	mov	r9, r1
 8009bba:	2101      	movs	r1, #1
 8009bbc:	ec57 6b10 	vmov	r6, r7, d0
 8009bc0:	4690      	mov	r8, r2
 8009bc2:	f7ff fcd5 	bl	8009570 <_Balloc>
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	b930      	cbnz	r0, 8009bd8 <__d2b+0x24>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	4b25      	ldr	r3, [pc, #148]	; (8009c64 <__d2b+0xb0>)
 8009bce:	4826      	ldr	r0, [pc, #152]	; (8009c68 <__d2b+0xb4>)
 8009bd0:	f240 310a 	movw	r1, #778	; 0x30a
 8009bd4:	f000 fb84 	bl	800a2e0 <__assert_func>
 8009bd8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009bdc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009be0:	bb35      	cbnz	r5, 8009c30 <__d2b+0x7c>
 8009be2:	2e00      	cmp	r6, #0
 8009be4:	9301      	str	r3, [sp, #4]
 8009be6:	d028      	beq.n	8009c3a <__d2b+0x86>
 8009be8:	4668      	mov	r0, sp
 8009bea:	9600      	str	r6, [sp, #0]
 8009bec:	f7ff fd8c 	bl	8009708 <__lo0bits>
 8009bf0:	9900      	ldr	r1, [sp, #0]
 8009bf2:	b300      	cbz	r0, 8009c36 <__d2b+0x82>
 8009bf4:	9a01      	ldr	r2, [sp, #4]
 8009bf6:	f1c0 0320 	rsb	r3, r0, #32
 8009bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8009bfe:	430b      	orrs	r3, r1
 8009c00:	40c2      	lsrs	r2, r0
 8009c02:	6163      	str	r3, [r4, #20]
 8009c04:	9201      	str	r2, [sp, #4]
 8009c06:	9b01      	ldr	r3, [sp, #4]
 8009c08:	61a3      	str	r3, [r4, #24]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	bf14      	ite	ne
 8009c0e:	2202      	movne	r2, #2
 8009c10:	2201      	moveq	r2, #1
 8009c12:	6122      	str	r2, [r4, #16]
 8009c14:	b1d5      	cbz	r5, 8009c4c <__d2b+0x98>
 8009c16:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009c1a:	4405      	add	r5, r0
 8009c1c:	f8c9 5000 	str.w	r5, [r9]
 8009c20:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009c24:	f8c8 0000 	str.w	r0, [r8]
 8009c28:	4620      	mov	r0, r4
 8009c2a:	b003      	add	sp, #12
 8009c2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c34:	e7d5      	b.n	8009be2 <__d2b+0x2e>
 8009c36:	6161      	str	r1, [r4, #20]
 8009c38:	e7e5      	b.n	8009c06 <__d2b+0x52>
 8009c3a:	a801      	add	r0, sp, #4
 8009c3c:	f7ff fd64 	bl	8009708 <__lo0bits>
 8009c40:	9b01      	ldr	r3, [sp, #4]
 8009c42:	6163      	str	r3, [r4, #20]
 8009c44:	2201      	movs	r2, #1
 8009c46:	6122      	str	r2, [r4, #16]
 8009c48:	3020      	adds	r0, #32
 8009c4a:	e7e3      	b.n	8009c14 <__d2b+0x60>
 8009c4c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009c50:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009c54:	f8c9 0000 	str.w	r0, [r9]
 8009c58:	6918      	ldr	r0, [r3, #16]
 8009c5a:	f7ff fd35 	bl	80096c8 <__hi0bits>
 8009c5e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009c62:	e7df      	b.n	8009c24 <__d2b+0x70>
 8009c64:	0800ac43 	.word	0x0800ac43
 8009c68:	0800acb4 	.word	0x0800acb4

08009c6c <_calloc_r>:
 8009c6c:	b513      	push	{r0, r1, r4, lr}
 8009c6e:	434a      	muls	r2, r1
 8009c70:	4611      	mov	r1, r2
 8009c72:	9201      	str	r2, [sp, #4]
 8009c74:	f000 f85a 	bl	8009d2c <_malloc_r>
 8009c78:	4604      	mov	r4, r0
 8009c7a:	b118      	cbz	r0, 8009c84 <_calloc_r+0x18>
 8009c7c:	9a01      	ldr	r2, [sp, #4]
 8009c7e:	2100      	movs	r1, #0
 8009c80:	f7fe f85e 	bl	8007d40 <memset>
 8009c84:	4620      	mov	r0, r4
 8009c86:	b002      	add	sp, #8
 8009c88:	bd10      	pop	{r4, pc}
	...

08009c8c <_free_r>:
 8009c8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c8e:	2900      	cmp	r1, #0
 8009c90:	d048      	beq.n	8009d24 <_free_r+0x98>
 8009c92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c96:	9001      	str	r0, [sp, #4]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	f1a1 0404 	sub.w	r4, r1, #4
 8009c9e:	bfb8      	it	lt
 8009ca0:	18e4      	addlt	r4, r4, r3
 8009ca2:	f000 fca7 	bl	800a5f4 <__malloc_lock>
 8009ca6:	4a20      	ldr	r2, [pc, #128]	; (8009d28 <_free_r+0x9c>)
 8009ca8:	9801      	ldr	r0, [sp, #4]
 8009caa:	6813      	ldr	r3, [r2, #0]
 8009cac:	4615      	mov	r5, r2
 8009cae:	b933      	cbnz	r3, 8009cbe <_free_r+0x32>
 8009cb0:	6063      	str	r3, [r4, #4]
 8009cb2:	6014      	str	r4, [r2, #0]
 8009cb4:	b003      	add	sp, #12
 8009cb6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009cba:	f000 bca1 	b.w	800a600 <__malloc_unlock>
 8009cbe:	42a3      	cmp	r3, r4
 8009cc0:	d90b      	bls.n	8009cda <_free_r+0x4e>
 8009cc2:	6821      	ldr	r1, [r4, #0]
 8009cc4:	1862      	adds	r2, r4, r1
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	bf04      	itt	eq
 8009cca:	681a      	ldreq	r2, [r3, #0]
 8009ccc:	685b      	ldreq	r3, [r3, #4]
 8009cce:	6063      	str	r3, [r4, #4]
 8009cd0:	bf04      	itt	eq
 8009cd2:	1852      	addeq	r2, r2, r1
 8009cd4:	6022      	streq	r2, [r4, #0]
 8009cd6:	602c      	str	r4, [r5, #0]
 8009cd8:	e7ec      	b.n	8009cb4 <_free_r+0x28>
 8009cda:	461a      	mov	r2, r3
 8009cdc:	685b      	ldr	r3, [r3, #4]
 8009cde:	b10b      	cbz	r3, 8009ce4 <_free_r+0x58>
 8009ce0:	42a3      	cmp	r3, r4
 8009ce2:	d9fa      	bls.n	8009cda <_free_r+0x4e>
 8009ce4:	6811      	ldr	r1, [r2, #0]
 8009ce6:	1855      	adds	r5, r2, r1
 8009ce8:	42a5      	cmp	r5, r4
 8009cea:	d10b      	bne.n	8009d04 <_free_r+0x78>
 8009cec:	6824      	ldr	r4, [r4, #0]
 8009cee:	4421      	add	r1, r4
 8009cf0:	1854      	adds	r4, r2, r1
 8009cf2:	42a3      	cmp	r3, r4
 8009cf4:	6011      	str	r1, [r2, #0]
 8009cf6:	d1dd      	bne.n	8009cb4 <_free_r+0x28>
 8009cf8:	681c      	ldr	r4, [r3, #0]
 8009cfa:	685b      	ldr	r3, [r3, #4]
 8009cfc:	6053      	str	r3, [r2, #4]
 8009cfe:	4421      	add	r1, r4
 8009d00:	6011      	str	r1, [r2, #0]
 8009d02:	e7d7      	b.n	8009cb4 <_free_r+0x28>
 8009d04:	d902      	bls.n	8009d0c <_free_r+0x80>
 8009d06:	230c      	movs	r3, #12
 8009d08:	6003      	str	r3, [r0, #0]
 8009d0a:	e7d3      	b.n	8009cb4 <_free_r+0x28>
 8009d0c:	6825      	ldr	r5, [r4, #0]
 8009d0e:	1961      	adds	r1, r4, r5
 8009d10:	428b      	cmp	r3, r1
 8009d12:	bf04      	itt	eq
 8009d14:	6819      	ldreq	r1, [r3, #0]
 8009d16:	685b      	ldreq	r3, [r3, #4]
 8009d18:	6063      	str	r3, [r4, #4]
 8009d1a:	bf04      	itt	eq
 8009d1c:	1949      	addeq	r1, r1, r5
 8009d1e:	6021      	streq	r1, [r4, #0]
 8009d20:	6054      	str	r4, [r2, #4]
 8009d22:	e7c7      	b.n	8009cb4 <_free_r+0x28>
 8009d24:	b003      	add	sp, #12
 8009d26:	bd30      	pop	{r4, r5, pc}
 8009d28:	20000408 	.word	0x20000408

08009d2c <_malloc_r>:
 8009d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d2e:	1ccd      	adds	r5, r1, #3
 8009d30:	f025 0503 	bic.w	r5, r5, #3
 8009d34:	3508      	adds	r5, #8
 8009d36:	2d0c      	cmp	r5, #12
 8009d38:	bf38      	it	cc
 8009d3a:	250c      	movcc	r5, #12
 8009d3c:	2d00      	cmp	r5, #0
 8009d3e:	4606      	mov	r6, r0
 8009d40:	db01      	blt.n	8009d46 <_malloc_r+0x1a>
 8009d42:	42a9      	cmp	r1, r5
 8009d44:	d903      	bls.n	8009d4e <_malloc_r+0x22>
 8009d46:	230c      	movs	r3, #12
 8009d48:	6033      	str	r3, [r6, #0]
 8009d4a:	2000      	movs	r0, #0
 8009d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d4e:	f000 fc51 	bl	800a5f4 <__malloc_lock>
 8009d52:	4921      	ldr	r1, [pc, #132]	; (8009dd8 <_malloc_r+0xac>)
 8009d54:	680a      	ldr	r2, [r1, #0]
 8009d56:	4614      	mov	r4, r2
 8009d58:	b99c      	cbnz	r4, 8009d82 <_malloc_r+0x56>
 8009d5a:	4f20      	ldr	r7, [pc, #128]	; (8009ddc <_malloc_r+0xb0>)
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	b923      	cbnz	r3, 8009d6a <_malloc_r+0x3e>
 8009d60:	4621      	mov	r1, r4
 8009d62:	4630      	mov	r0, r6
 8009d64:	f000 f996 	bl	800a094 <_sbrk_r>
 8009d68:	6038      	str	r0, [r7, #0]
 8009d6a:	4629      	mov	r1, r5
 8009d6c:	4630      	mov	r0, r6
 8009d6e:	f000 f991 	bl	800a094 <_sbrk_r>
 8009d72:	1c43      	adds	r3, r0, #1
 8009d74:	d123      	bne.n	8009dbe <_malloc_r+0x92>
 8009d76:	230c      	movs	r3, #12
 8009d78:	6033      	str	r3, [r6, #0]
 8009d7a:	4630      	mov	r0, r6
 8009d7c:	f000 fc40 	bl	800a600 <__malloc_unlock>
 8009d80:	e7e3      	b.n	8009d4a <_malloc_r+0x1e>
 8009d82:	6823      	ldr	r3, [r4, #0]
 8009d84:	1b5b      	subs	r3, r3, r5
 8009d86:	d417      	bmi.n	8009db8 <_malloc_r+0x8c>
 8009d88:	2b0b      	cmp	r3, #11
 8009d8a:	d903      	bls.n	8009d94 <_malloc_r+0x68>
 8009d8c:	6023      	str	r3, [r4, #0]
 8009d8e:	441c      	add	r4, r3
 8009d90:	6025      	str	r5, [r4, #0]
 8009d92:	e004      	b.n	8009d9e <_malloc_r+0x72>
 8009d94:	6863      	ldr	r3, [r4, #4]
 8009d96:	42a2      	cmp	r2, r4
 8009d98:	bf0c      	ite	eq
 8009d9a:	600b      	streq	r3, [r1, #0]
 8009d9c:	6053      	strne	r3, [r2, #4]
 8009d9e:	4630      	mov	r0, r6
 8009da0:	f000 fc2e 	bl	800a600 <__malloc_unlock>
 8009da4:	f104 000b 	add.w	r0, r4, #11
 8009da8:	1d23      	adds	r3, r4, #4
 8009daa:	f020 0007 	bic.w	r0, r0, #7
 8009dae:	1ac2      	subs	r2, r0, r3
 8009db0:	d0cc      	beq.n	8009d4c <_malloc_r+0x20>
 8009db2:	1a1b      	subs	r3, r3, r0
 8009db4:	50a3      	str	r3, [r4, r2]
 8009db6:	e7c9      	b.n	8009d4c <_malloc_r+0x20>
 8009db8:	4622      	mov	r2, r4
 8009dba:	6864      	ldr	r4, [r4, #4]
 8009dbc:	e7cc      	b.n	8009d58 <_malloc_r+0x2c>
 8009dbe:	1cc4      	adds	r4, r0, #3
 8009dc0:	f024 0403 	bic.w	r4, r4, #3
 8009dc4:	42a0      	cmp	r0, r4
 8009dc6:	d0e3      	beq.n	8009d90 <_malloc_r+0x64>
 8009dc8:	1a21      	subs	r1, r4, r0
 8009dca:	4630      	mov	r0, r6
 8009dcc:	f000 f962 	bl	800a094 <_sbrk_r>
 8009dd0:	3001      	adds	r0, #1
 8009dd2:	d1dd      	bne.n	8009d90 <_malloc_r+0x64>
 8009dd4:	e7cf      	b.n	8009d76 <_malloc_r+0x4a>
 8009dd6:	bf00      	nop
 8009dd8:	20000408 	.word	0x20000408
 8009ddc:	2000040c 	.word	0x2000040c

08009de0 <__sfputc_r>:
 8009de0:	6893      	ldr	r3, [r2, #8]
 8009de2:	3b01      	subs	r3, #1
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	b410      	push	{r4}
 8009de8:	6093      	str	r3, [r2, #8]
 8009dea:	da08      	bge.n	8009dfe <__sfputc_r+0x1e>
 8009dec:	6994      	ldr	r4, [r2, #24]
 8009dee:	42a3      	cmp	r3, r4
 8009df0:	db01      	blt.n	8009df6 <__sfputc_r+0x16>
 8009df2:	290a      	cmp	r1, #10
 8009df4:	d103      	bne.n	8009dfe <__sfputc_r+0x1e>
 8009df6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009dfa:	f000 b99f 	b.w	800a13c <__swbuf_r>
 8009dfe:	6813      	ldr	r3, [r2, #0]
 8009e00:	1c58      	adds	r0, r3, #1
 8009e02:	6010      	str	r0, [r2, #0]
 8009e04:	7019      	strb	r1, [r3, #0]
 8009e06:	4608      	mov	r0, r1
 8009e08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e0c:	4770      	bx	lr

08009e0e <__sfputs_r>:
 8009e0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e10:	4606      	mov	r6, r0
 8009e12:	460f      	mov	r7, r1
 8009e14:	4614      	mov	r4, r2
 8009e16:	18d5      	adds	r5, r2, r3
 8009e18:	42ac      	cmp	r4, r5
 8009e1a:	d101      	bne.n	8009e20 <__sfputs_r+0x12>
 8009e1c:	2000      	movs	r0, #0
 8009e1e:	e007      	b.n	8009e30 <__sfputs_r+0x22>
 8009e20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e24:	463a      	mov	r2, r7
 8009e26:	4630      	mov	r0, r6
 8009e28:	f7ff ffda 	bl	8009de0 <__sfputc_r>
 8009e2c:	1c43      	adds	r3, r0, #1
 8009e2e:	d1f3      	bne.n	8009e18 <__sfputs_r+0xa>
 8009e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009e34 <_vfiprintf_r>:
 8009e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e38:	460d      	mov	r5, r1
 8009e3a:	b09d      	sub	sp, #116	; 0x74
 8009e3c:	4614      	mov	r4, r2
 8009e3e:	4698      	mov	r8, r3
 8009e40:	4606      	mov	r6, r0
 8009e42:	b118      	cbz	r0, 8009e4c <_vfiprintf_r+0x18>
 8009e44:	6983      	ldr	r3, [r0, #24]
 8009e46:	b90b      	cbnz	r3, 8009e4c <_vfiprintf_r+0x18>
 8009e48:	f7ff fad6 	bl	80093f8 <__sinit>
 8009e4c:	4b89      	ldr	r3, [pc, #548]	; (800a074 <_vfiprintf_r+0x240>)
 8009e4e:	429d      	cmp	r5, r3
 8009e50:	d11b      	bne.n	8009e8a <_vfiprintf_r+0x56>
 8009e52:	6875      	ldr	r5, [r6, #4]
 8009e54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e56:	07d9      	lsls	r1, r3, #31
 8009e58:	d405      	bmi.n	8009e66 <_vfiprintf_r+0x32>
 8009e5a:	89ab      	ldrh	r3, [r5, #12]
 8009e5c:	059a      	lsls	r2, r3, #22
 8009e5e:	d402      	bmi.n	8009e66 <_vfiprintf_r+0x32>
 8009e60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e62:	f7ff fb6c 	bl	800953e <__retarget_lock_acquire_recursive>
 8009e66:	89ab      	ldrh	r3, [r5, #12]
 8009e68:	071b      	lsls	r3, r3, #28
 8009e6a:	d501      	bpl.n	8009e70 <_vfiprintf_r+0x3c>
 8009e6c:	692b      	ldr	r3, [r5, #16]
 8009e6e:	b9eb      	cbnz	r3, 8009eac <_vfiprintf_r+0x78>
 8009e70:	4629      	mov	r1, r5
 8009e72:	4630      	mov	r0, r6
 8009e74:	f000 f9c6 	bl	800a204 <__swsetup_r>
 8009e78:	b1c0      	cbz	r0, 8009eac <_vfiprintf_r+0x78>
 8009e7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e7c:	07dc      	lsls	r4, r3, #31
 8009e7e:	d50e      	bpl.n	8009e9e <_vfiprintf_r+0x6a>
 8009e80:	f04f 30ff 	mov.w	r0, #4294967295
 8009e84:	b01d      	add	sp, #116	; 0x74
 8009e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e8a:	4b7b      	ldr	r3, [pc, #492]	; (800a078 <_vfiprintf_r+0x244>)
 8009e8c:	429d      	cmp	r5, r3
 8009e8e:	d101      	bne.n	8009e94 <_vfiprintf_r+0x60>
 8009e90:	68b5      	ldr	r5, [r6, #8]
 8009e92:	e7df      	b.n	8009e54 <_vfiprintf_r+0x20>
 8009e94:	4b79      	ldr	r3, [pc, #484]	; (800a07c <_vfiprintf_r+0x248>)
 8009e96:	429d      	cmp	r5, r3
 8009e98:	bf08      	it	eq
 8009e9a:	68f5      	ldreq	r5, [r6, #12]
 8009e9c:	e7da      	b.n	8009e54 <_vfiprintf_r+0x20>
 8009e9e:	89ab      	ldrh	r3, [r5, #12]
 8009ea0:	0598      	lsls	r0, r3, #22
 8009ea2:	d4ed      	bmi.n	8009e80 <_vfiprintf_r+0x4c>
 8009ea4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ea6:	f7ff fb4b 	bl	8009540 <__retarget_lock_release_recursive>
 8009eaa:	e7e9      	b.n	8009e80 <_vfiprintf_r+0x4c>
 8009eac:	2300      	movs	r3, #0
 8009eae:	9309      	str	r3, [sp, #36]	; 0x24
 8009eb0:	2320      	movs	r3, #32
 8009eb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009eb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009eba:	2330      	movs	r3, #48	; 0x30
 8009ebc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a080 <_vfiprintf_r+0x24c>
 8009ec0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009ec4:	f04f 0901 	mov.w	r9, #1
 8009ec8:	4623      	mov	r3, r4
 8009eca:	469a      	mov	sl, r3
 8009ecc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ed0:	b10a      	cbz	r2, 8009ed6 <_vfiprintf_r+0xa2>
 8009ed2:	2a25      	cmp	r2, #37	; 0x25
 8009ed4:	d1f9      	bne.n	8009eca <_vfiprintf_r+0x96>
 8009ed6:	ebba 0b04 	subs.w	fp, sl, r4
 8009eda:	d00b      	beq.n	8009ef4 <_vfiprintf_r+0xc0>
 8009edc:	465b      	mov	r3, fp
 8009ede:	4622      	mov	r2, r4
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	4630      	mov	r0, r6
 8009ee4:	f7ff ff93 	bl	8009e0e <__sfputs_r>
 8009ee8:	3001      	adds	r0, #1
 8009eea:	f000 80aa 	beq.w	800a042 <_vfiprintf_r+0x20e>
 8009eee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ef0:	445a      	add	r2, fp
 8009ef2:	9209      	str	r2, [sp, #36]	; 0x24
 8009ef4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	f000 80a2 	beq.w	800a042 <_vfiprintf_r+0x20e>
 8009efe:	2300      	movs	r3, #0
 8009f00:	f04f 32ff 	mov.w	r2, #4294967295
 8009f04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f08:	f10a 0a01 	add.w	sl, sl, #1
 8009f0c:	9304      	str	r3, [sp, #16]
 8009f0e:	9307      	str	r3, [sp, #28]
 8009f10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f14:	931a      	str	r3, [sp, #104]	; 0x68
 8009f16:	4654      	mov	r4, sl
 8009f18:	2205      	movs	r2, #5
 8009f1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f1e:	4858      	ldr	r0, [pc, #352]	; (800a080 <_vfiprintf_r+0x24c>)
 8009f20:	f7f6 f95e 	bl	80001e0 <memchr>
 8009f24:	9a04      	ldr	r2, [sp, #16]
 8009f26:	b9d8      	cbnz	r0, 8009f60 <_vfiprintf_r+0x12c>
 8009f28:	06d1      	lsls	r1, r2, #27
 8009f2a:	bf44      	itt	mi
 8009f2c:	2320      	movmi	r3, #32
 8009f2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f32:	0713      	lsls	r3, r2, #28
 8009f34:	bf44      	itt	mi
 8009f36:	232b      	movmi	r3, #43	; 0x2b
 8009f38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f3c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f40:	2b2a      	cmp	r3, #42	; 0x2a
 8009f42:	d015      	beq.n	8009f70 <_vfiprintf_r+0x13c>
 8009f44:	9a07      	ldr	r2, [sp, #28]
 8009f46:	4654      	mov	r4, sl
 8009f48:	2000      	movs	r0, #0
 8009f4a:	f04f 0c0a 	mov.w	ip, #10
 8009f4e:	4621      	mov	r1, r4
 8009f50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f54:	3b30      	subs	r3, #48	; 0x30
 8009f56:	2b09      	cmp	r3, #9
 8009f58:	d94e      	bls.n	8009ff8 <_vfiprintf_r+0x1c4>
 8009f5a:	b1b0      	cbz	r0, 8009f8a <_vfiprintf_r+0x156>
 8009f5c:	9207      	str	r2, [sp, #28]
 8009f5e:	e014      	b.n	8009f8a <_vfiprintf_r+0x156>
 8009f60:	eba0 0308 	sub.w	r3, r0, r8
 8009f64:	fa09 f303 	lsl.w	r3, r9, r3
 8009f68:	4313      	orrs	r3, r2
 8009f6a:	9304      	str	r3, [sp, #16]
 8009f6c:	46a2      	mov	sl, r4
 8009f6e:	e7d2      	b.n	8009f16 <_vfiprintf_r+0xe2>
 8009f70:	9b03      	ldr	r3, [sp, #12]
 8009f72:	1d19      	adds	r1, r3, #4
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	9103      	str	r1, [sp, #12]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	bfbb      	ittet	lt
 8009f7c:	425b      	neglt	r3, r3
 8009f7e:	f042 0202 	orrlt.w	r2, r2, #2
 8009f82:	9307      	strge	r3, [sp, #28]
 8009f84:	9307      	strlt	r3, [sp, #28]
 8009f86:	bfb8      	it	lt
 8009f88:	9204      	strlt	r2, [sp, #16]
 8009f8a:	7823      	ldrb	r3, [r4, #0]
 8009f8c:	2b2e      	cmp	r3, #46	; 0x2e
 8009f8e:	d10c      	bne.n	8009faa <_vfiprintf_r+0x176>
 8009f90:	7863      	ldrb	r3, [r4, #1]
 8009f92:	2b2a      	cmp	r3, #42	; 0x2a
 8009f94:	d135      	bne.n	800a002 <_vfiprintf_r+0x1ce>
 8009f96:	9b03      	ldr	r3, [sp, #12]
 8009f98:	1d1a      	adds	r2, r3, #4
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	9203      	str	r2, [sp, #12]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	bfb8      	it	lt
 8009fa2:	f04f 33ff 	movlt.w	r3, #4294967295
 8009fa6:	3402      	adds	r4, #2
 8009fa8:	9305      	str	r3, [sp, #20]
 8009faa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a090 <_vfiprintf_r+0x25c>
 8009fae:	7821      	ldrb	r1, [r4, #0]
 8009fb0:	2203      	movs	r2, #3
 8009fb2:	4650      	mov	r0, sl
 8009fb4:	f7f6 f914 	bl	80001e0 <memchr>
 8009fb8:	b140      	cbz	r0, 8009fcc <_vfiprintf_r+0x198>
 8009fba:	2340      	movs	r3, #64	; 0x40
 8009fbc:	eba0 000a 	sub.w	r0, r0, sl
 8009fc0:	fa03 f000 	lsl.w	r0, r3, r0
 8009fc4:	9b04      	ldr	r3, [sp, #16]
 8009fc6:	4303      	orrs	r3, r0
 8009fc8:	3401      	adds	r4, #1
 8009fca:	9304      	str	r3, [sp, #16]
 8009fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fd0:	482c      	ldr	r0, [pc, #176]	; (800a084 <_vfiprintf_r+0x250>)
 8009fd2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009fd6:	2206      	movs	r2, #6
 8009fd8:	f7f6 f902 	bl	80001e0 <memchr>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d03f      	beq.n	800a060 <_vfiprintf_r+0x22c>
 8009fe0:	4b29      	ldr	r3, [pc, #164]	; (800a088 <_vfiprintf_r+0x254>)
 8009fe2:	bb1b      	cbnz	r3, 800a02c <_vfiprintf_r+0x1f8>
 8009fe4:	9b03      	ldr	r3, [sp, #12]
 8009fe6:	3307      	adds	r3, #7
 8009fe8:	f023 0307 	bic.w	r3, r3, #7
 8009fec:	3308      	adds	r3, #8
 8009fee:	9303      	str	r3, [sp, #12]
 8009ff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ff2:	443b      	add	r3, r7
 8009ff4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ff6:	e767      	b.n	8009ec8 <_vfiprintf_r+0x94>
 8009ff8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ffc:	460c      	mov	r4, r1
 8009ffe:	2001      	movs	r0, #1
 800a000:	e7a5      	b.n	8009f4e <_vfiprintf_r+0x11a>
 800a002:	2300      	movs	r3, #0
 800a004:	3401      	adds	r4, #1
 800a006:	9305      	str	r3, [sp, #20]
 800a008:	4619      	mov	r1, r3
 800a00a:	f04f 0c0a 	mov.w	ip, #10
 800a00e:	4620      	mov	r0, r4
 800a010:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a014:	3a30      	subs	r2, #48	; 0x30
 800a016:	2a09      	cmp	r2, #9
 800a018:	d903      	bls.n	800a022 <_vfiprintf_r+0x1ee>
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d0c5      	beq.n	8009faa <_vfiprintf_r+0x176>
 800a01e:	9105      	str	r1, [sp, #20]
 800a020:	e7c3      	b.n	8009faa <_vfiprintf_r+0x176>
 800a022:	fb0c 2101 	mla	r1, ip, r1, r2
 800a026:	4604      	mov	r4, r0
 800a028:	2301      	movs	r3, #1
 800a02a:	e7f0      	b.n	800a00e <_vfiprintf_r+0x1da>
 800a02c:	ab03      	add	r3, sp, #12
 800a02e:	9300      	str	r3, [sp, #0]
 800a030:	462a      	mov	r2, r5
 800a032:	4b16      	ldr	r3, [pc, #88]	; (800a08c <_vfiprintf_r+0x258>)
 800a034:	a904      	add	r1, sp, #16
 800a036:	4630      	mov	r0, r6
 800a038:	f7fd ff2a 	bl	8007e90 <_printf_float>
 800a03c:	4607      	mov	r7, r0
 800a03e:	1c78      	adds	r0, r7, #1
 800a040:	d1d6      	bne.n	8009ff0 <_vfiprintf_r+0x1bc>
 800a042:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a044:	07d9      	lsls	r1, r3, #31
 800a046:	d405      	bmi.n	800a054 <_vfiprintf_r+0x220>
 800a048:	89ab      	ldrh	r3, [r5, #12]
 800a04a:	059a      	lsls	r2, r3, #22
 800a04c:	d402      	bmi.n	800a054 <_vfiprintf_r+0x220>
 800a04e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a050:	f7ff fa76 	bl	8009540 <__retarget_lock_release_recursive>
 800a054:	89ab      	ldrh	r3, [r5, #12]
 800a056:	065b      	lsls	r3, r3, #25
 800a058:	f53f af12 	bmi.w	8009e80 <_vfiprintf_r+0x4c>
 800a05c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a05e:	e711      	b.n	8009e84 <_vfiprintf_r+0x50>
 800a060:	ab03      	add	r3, sp, #12
 800a062:	9300      	str	r3, [sp, #0]
 800a064:	462a      	mov	r2, r5
 800a066:	4b09      	ldr	r3, [pc, #36]	; (800a08c <_vfiprintf_r+0x258>)
 800a068:	a904      	add	r1, sp, #16
 800a06a:	4630      	mov	r0, r6
 800a06c:	f7fe f9b4 	bl	80083d8 <_printf_i>
 800a070:	e7e4      	b.n	800a03c <_vfiprintf_r+0x208>
 800a072:	bf00      	nop
 800a074:	0800ac74 	.word	0x0800ac74
 800a078:	0800ac94 	.word	0x0800ac94
 800a07c:	0800ac54 	.word	0x0800ac54
 800a080:	0800ae14 	.word	0x0800ae14
 800a084:	0800ae1e 	.word	0x0800ae1e
 800a088:	08007e91 	.word	0x08007e91
 800a08c:	08009e0f 	.word	0x08009e0f
 800a090:	0800ae1a 	.word	0x0800ae1a

0800a094 <_sbrk_r>:
 800a094:	b538      	push	{r3, r4, r5, lr}
 800a096:	4d06      	ldr	r5, [pc, #24]	; (800a0b0 <_sbrk_r+0x1c>)
 800a098:	2300      	movs	r3, #0
 800a09a:	4604      	mov	r4, r0
 800a09c:	4608      	mov	r0, r1
 800a09e:	602b      	str	r3, [r5, #0]
 800a0a0:	f7f8 ff12 	bl	8002ec8 <_sbrk>
 800a0a4:	1c43      	adds	r3, r0, #1
 800a0a6:	d102      	bne.n	800a0ae <_sbrk_r+0x1a>
 800a0a8:	682b      	ldr	r3, [r5, #0]
 800a0aa:	b103      	cbz	r3, 800a0ae <_sbrk_r+0x1a>
 800a0ac:	6023      	str	r3, [r4, #0]
 800a0ae:	bd38      	pop	{r3, r4, r5, pc}
 800a0b0:	200005f8 	.word	0x200005f8

0800a0b4 <__sread>:
 800a0b4:	b510      	push	{r4, lr}
 800a0b6:	460c      	mov	r4, r1
 800a0b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0bc:	f000 faa6 	bl	800a60c <_read_r>
 800a0c0:	2800      	cmp	r0, #0
 800a0c2:	bfab      	itete	ge
 800a0c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a0c6:	89a3      	ldrhlt	r3, [r4, #12]
 800a0c8:	181b      	addge	r3, r3, r0
 800a0ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a0ce:	bfac      	ite	ge
 800a0d0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a0d2:	81a3      	strhlt	r3, [r4, #12]
 800a0d4:	bd10      	pop	{r4, pc}

0800a0d6 <__swrite>:
 800a0d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0da:	461f      	mov	r7, r3
 800a0dc:	898b      	ldrh	r3, [r1, #12]
 800a0de:	05db      	lsls	r3, r3, #23
 800a0e0:	4605      	mov	r5, r0
 800a0e2:	460c      	mov	r4, r1
 800a0e4:	4616      	mov	r6, r2
 800a0e6:	d505      	bpl.n	800a0f4 <__swrite+0x1e>
 800a0e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0ec:	2302      	movs	r3, #2
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f000 f9f8 	bl	800a4e4 <_lseek_r>
 800a0f4:	89a3      	ldrh	r3, [r4, #12]
 800a0f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a0fe:	81a3      	strh	r3, [r4, #12]
 800a100:	4632      	mov	r2, r6
 800a102:	463b      	mov	r3, r7
 800a104:	4628      	mov	r0, r5
 800a106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a10a:	f000 b869 	b.w	800a1e0 <_write_r>

0800a10e <__sseek>:
 800a10e:	b510      	push	{r4, lr}
 800a110:	460c      	mov	r4, r1
 800a112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a116:	f000 f9e5 	bl	800a4e4 <_lseek_r>
 800a11a:	1c43      	adds	r3, r0, #1
 800a11c:	89a3      	ldrh	r3, [r4, #12]
 800a11e:	bf15      	itete	ne
 800a120:	6560      	strne	r0, [r4, #84]	; 0x54
 800a122:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a126:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a12a:	81a3      	strheq	r3, [r4, #12]
 800a12c:	bf18      	it	ne
 800a12e:	81a3      	strhne	r3, [r4, #12]
 800a130:	bd10      	pop	{r4, pc}

0800a132 <__sclose>:
 800a132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a136:	f000 b8f1 	b.w	800a31c <_close_r>
	...

0800a13c <__swbuf_r>:
 800a13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a13e:	460e      	mov	r6, r1
 800a140:	4614      	mov	r4, r2
 800a142:	4605      	mov	r5, r0
 800a144:	b118      	cbz	r0, 800a14e <__swbuf_r+0x12>
 800a146:	6983      	ldr	r3, [r0, #24]
 800a148:	b90b      	cbnz	r3, 800a14e <__swbuf_r+0x12>
 800a14a:	f7ff f955 	bl	80093f8 <__sinit>
 800a14e:	4b21      	ldr	r3, [pc, #132]	; (800a1d4 <__swbuf_r+0x98>)
 800a150:	429c      	cmp	r4, r3
 800a152:	d12b      	bne.n	800a1ac <__swbuf_r+0x70>
 800a154:	686c      	ldr	r4, [r5, #4]
 800a156:	69a3      	ldr	r3, [r4, #24]
 800a158:	60a3      	str	r3, [r4, #8]
 800a15a:	89a3      	ldrh	r3, [r4, #12]
 800a15c:	071a      	lsls	r2, r3, #28
 800a15e:	d52f      	bpl.n	800a1c0 <__swbuf_r+0x84>
 800a160:	6923      	ldr	r3, [r4, #16]
 800a162:	b36b      	cbz	r3, 800a1c0 <__swbuf_r+0x84>
 800a164:	6923      	ldr	r3, [r4, #16]
 800a166:	6820      	ldr	r0, [r4, #0]
 800a168:	1ac0      	subs	r0, r0, r3
 800a16a:	6963      	ldr	r3, [r4, #20]
 800a16c:	b2f6      	uxtb	r6, r6
 800a16e:	4283      	cmp	r3, r0
 800a170:	4637      	mov	r7, r6
 800a172:	dc04      	bgt.n	800a17e <__swbuf_r+0x42>
 800a174:	4621      	mov	r1, r4
 800a176:	4628      	mov	r0, r5
 800a178:	f000 f966 	bl	800a448 <_fflush_r>
 800a17c:	bb30      	cbnz	r0, 800a1cc <__swbuf_r+0x90>
 800a17e:	68a3      	ldr	r3, [r4, #8]
 800a180:	3b01      	subs	r3, #1
 800a182:	60a3      	str	r3, [r4, #8]
 800a184:	6823      	ldr	r3, [r4, #0]
 800a186:	1c5a      	adds	r2, r3, #1
 800a188:	6022      	str	r2, [r4, #0]
 800a18a:	701e      	strb	r6, [r3, #0]
 800a18c:	6963      	ldr	r3, [r4, #20]
 800a18e:	3001      	adds	r0, #1
 800a190:	4283      	cmp	r3, r0
 800a192:	d004      	beq.n	800a19e <__swbuf_r+0x62>
 800a194:	89a3      	ldrh	r3, [r4, #12]
 800a196:	07db      	lsls	r3, r3, #31
 800a198:	d506      	bpl.n	800a1a8 <__swbuf_r+0x6c>
 800a19a:	2e0a      	cmp	r6, #10
 800a19c:	d104      	bne.n	800a1a8 <__swbuf_r+0x6c>
 800a19e:	4621      	mov	r1, r4
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	f000 f951 	bl	800a448 <_fflush_r>
 800a1a6:	b988      	cbnz	r0, 800a1cc <__swbuf_r+0x90>
 800a1a8:	4638      	mov	r0, r7
 800a1aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1ac:	4b0a      	ldr	r3, [pc, #40]	; (800a1d8 <__swbuf_r+0x9c>)
 800a1ae:	429c      	cmp	r4, r3
 800a1b0:	d101      	bne.n	800a1b6 <__swbuf_r+0x7a>
 800a1b2:	68ac      	ldr	r4, [r5, #8]
 800a1b4:	e7cf      	b.n	800a156 <__swbuf_r+0x1a>
 800a1b6:	4b09      	ldr	r3, [pc, #36]	; (800a1dc <__swbuf_r+0xa0>)
 800a1b8:	429c      	cmp	r4, r3
 800a1ba:	bf08      	it	eq
 800a1bc:	68ec      	ldreq	r4, [r5, #12]
 800a1be:	e7ca      	b.n	800a156 <__swbuf_r+0x1a>
 800a1c0:	4621      	mov	r1, r4
 800a1c2:	4628      	mov	r0, r5
 800a1c4:	f000 f81e 	bl	800a204 <__swsetup_r>
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	d0cb      	beq.n	800a164 <__swbuf_r+0x28>
 800a1cc:	f04f 37ff 	mov.w	r7, #4294967295
 800a1d0:	e7ea      	b.n	800a1a8 <__swbuf_r+0x6c>
 800a1d2:	bf00      	nop
 800a1d4:	0800ac74 	.word	0x0800ac74
 800a1d8:	0800ac94 	.word	0x0800ac94
 800a1dc:	0800ac54 	.word	0x0800ac54

0800a1e0 <_write_r>:
 800a1e0:	b538      	push	{r3, r4, r5, lr}
 800a1e2:	4d07      	ldr	r5, [pc, #28]	; (800a200 <_write_r+0x20>)
 800a1e4:	4604      	mov	r4, r0
 800a1e6:	4608      	mov	r0, r1
 800a1e8:	4611      	mov	r1, r2
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	602a      	str	r2, [r5, #0]
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	f7f8 fe1a 	bl	8002e28 <_write>
 800a1f4:	1c43      	adds	r3, r0, #1
 800a1f6:	d102      	bne.n	800a1fe <_write_r+0x1e>
 800a1f8:	682b      	ldr	r3, [r5, #0]
 800a1fa:	b103      	cbz	r3, 800a1fe <_write_r+0x1e>
 800a1fc:	6023      	str	r3, [r4, #0]
 800a1fe:	bd38      	pop	{r3, r4, r5, pc}
 800a200:	200005f8 	.word	0x200005f8

0800a204 <__swsetup_r>:
 800a204:	4b32      	ldr	r3, [pc, #200]	; (800a2d0 <__swsetup_r+0xcc>)
 800a206:	b570      	push	{r4, r5, r6, lr}
 800a208:	681d      	ldr	r5, [r3, #0]
 800a20a:	4606      	mov	r6, r0
 800a20c:	460c      	mov	r4, r1
 800a20e:	b125      	cbz	r5, 800a21a <__swsetup_r+0x16>
 800a210:	69ab      	ldr	r3, [r5, #24]
 800a212:	b913      	cbnz	r3, 800a21a <__swsetup_r+0x16>
 800a214:	4628      	mov	r0, r5
 800a216:	f7ff f8ef 	bl	80093f8 <__sinit>
 800a21a:	4b2e      	ldr	r3, [pc, #184]	; (800a2d4 <__swsetup_r+0xd0>)
 800a21c:	429c      	cmp	r4, r3
 800a21e:	d10f      	bne.n	800a240 <__swsetup_r+0x3c>
 800a220:	686c      	ldr	r4, [r5, #4]
 800a222:	89a3      	ldrh	r3, [r4, #12]
 800a224:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a228:	0719      	lsls	r1, r3, #28
 800a22a:	d42c      	bmi.n	800a286 <__swsetup_r+0x82>
 800a22c:	06dd      	lsls	r5, r3, #27
 800a22e:	d411      	bmi.n	800a254 <__swsetup_r+0x50>
 800a230:	2309      	movs	r3, #9
 800a232:	6033      	str	r3, [r6, #0]
 800a234:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a238:	81a3      	strh	r3, [r4, #12]
 800a23a:	f04f 30ff 	mov.w	r0, #4294967295
 800a23e:	e03e      	b.n	800a2be <__swsetup_r+0xba>
 800a240:	4b25      	ldr	r3, [pc, #148]	; (800a2d8 <__swsetup_r+0xd4>)
 800a242:	429c      	cmp	r4, r3
 800a244:	d101      	bne.n	800a24a <__swsetup_r+0x46>
 800a246:	68ac      	ldr	r4, [r5, #8]
 800a248:	e7eb      	b.n	800a222 <__swsetup_r+0x1e>
 800a24a:	4b24      	ldr	r3, [pc, #144]	; (800a2dc <__swsetup_r+0xd8>)
 800a24c:	429c      	cmp	r4, r3
 800a24e:	bf08      	it	eq
 800a250:	68ec      	ldreq	r4, [r5, #12]
 800a252:	e7e6      	b.n	800a222 <__swsetup_r+0x1e>
 800a254:	0758      	lsls	r0, r3, #29
 800a256:	d512      	bpl.n	800a27e <__swsetup_r+0x7a>
 800a258:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a25a:	b141      	cbz	r1, 800a26e <__swsetup_r+0x6a>
 800a25c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a260:	4299      	cmp	r1, r3
 800a262:	d002      	beq.n	800a26a <__swsetup_r+0x66>
 800a264:	4630      	mov	r0, r6
 800a266:	f7ff fd11 	bl	8009c8c <_free_r>
 800a26a:	2300      	movs	r3, #0
 800a26c:	6363      	str	r3, [r4, #52]	; 0x34
 800a26e:	89a3      	ldrh	r3, [r4, #12]
 800a270:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a274:	81a3      	strh	r3, [r4, #12]
 800a276:	2300      	movs	r3, #0
 800a278:	6063      	str	r3, [r4, #4]
 800a27a:	6923      	ldr	r3, [r4, #16]
 800a27c:	6023      	str	r3, [r4, #0]
 800a27e:	89a3      	ldrh	r3, [r4, #12]
 800a280:	f043 0308 	orr.w	r3, r3, #8
 800a284:	81a3      	strh	r3, [r4, #12]
 800a286:	6923      	ldr	r3, [r4, #16]
 800a288:	b94b      	cbnz	r3, 800a29e <__swsetup_r+0x9a>
 800a28a:	89a3      	ldrh	r3, [r4, #12]
 800a28c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a290:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a294:	d003      	beq.n	800a29e <__swsetup_r+0x9a>
 800a296:	4621      	mov	r1, r4
 800a298:	4630      	mov	r0, r6
 800a29a:	f000 f959 	bl	800a550 <__smakebuf_r>
 800a29e:	89a0      	ldrh	r0, [r4, #12]
 800a2a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a2a4:	f010 0301 	ands.w	r3, r0, #1
 800a2a8:	d00a      	beq.n	800a2c0 <__swsetup_r+0xbc>
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	60a3      	str	r3, [r4, #8]
 800a2ae:	6963      	ldr	r3, [r4, #20]
 800a2b0:	425b      	negs	r3, r3
 800a2b2:	61a3      	str	r3, [r4, #24]
 800a2b4:	6923      	ldr	r3, [r4, #16]
 800a2b6:	b943      	cbnz	r3, 800a2ca <__swsetup_r+0xc6>
 800a2b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a2bc:	d1ba      	bne.n	800a234 <__swsetup_r+0x30>
 800a2be:	bd70      	pop	{r4, r5, r6, pc}
 800a2c0:	0781      	lsls	r1, r0, #30
 800a2c2:	bf58      	it	pl
 800a2c4:	6963      	ldrpl	r3, [r4, #20]
 800a2c6:	60a3      	str	r3, [r4, #8]
 800a2c8:	e7f4      	b.n	800a2b4 <__swsetup_r+0xb0>
 800a2ca:	2000      	movs	r0, #0
 800a2cc:	e7f7      	b.n	800a2be <__swsetup_r+0xba>
 800a2ce:	bf00      	nop
 800a2d0:	20000108 	.word	0x20000108
 800a2d4:	0800ac74 	.word	0x0800ac74
 800a2d8:	0800ac94 	.word	0x0800ac94
 800a2dc:	0800ac54 	.word	0x0800ac54

0800a2e0 <__assert_func>:
 800a2e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a2e2:	4614      	mov	r4, r2
 800a2e4:	461a      	mov	r2, r3
 800a2e6:	4b09      	ldr	r3, [pc, #36]	; (800a30c <__assert_func+0x2c>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	4605      	mov	r5, r0
 800a2ec:	68d8      	ldr	r0, [r3, #12]
 800a2ee:	b14c      	cbz	r4, 800a304 <__assert_func+0x24>
 800a2f0:	4b07      	ldr	r3, [pc, #28]	; (800a310 <__assert_func+0x30>)
 800a2f2:	9100      	str	r1, [sp, #0]
 800a2f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a2f8:	4906      	ldr	r1, [pc, #24]	; (800a314 <__assert_func+0x34>)
 800a2fa:	462b      	mov	r3, r5
 800a2fc:	f000 f8e0 	bl	800a4c0 <fiprintf>
 800a300:	f000 f9a3 	bl	800a64a <abort>
 800a304:	4b04      	ldr	r3, [pc, #16]	; (800a318 <__assert_func+0x38>)
 800a306:	461c      	mov	r4, r3
 800a308:	e7f3      	b.n	800a2f2 <__assert_func+0x12>
 800a30a:	bf00      	nop
 800a30c:	20000108 	.word	0x20000108
 800a310:	0800ae25 	.word	0x0800ae25
 800a314:	0800ae32 	.word	0x0800ae32
 800a318:	0800ae60 	.word	0x0800ae60

0800a31c <_close_r>:
 800a31c:	b538      	push	{r3, r4, r5, lr}
 800a31e:	4d06      	ldr	r5, [pc, #24]	; (800a338 <_close_r+0x1c>)
 800a320:	2300      	movs	r3, #0
 800a322:	4604      	mov	r4, r0
 800a324:	4608      	mov	r0, r1
 800a326:	602b      	str	r3, [r5, #0]
 800a328:	f7f8 fd9a 	bl	8002e60 <_close>
 800a32c:	1c43      	adds	r3, r0, #1
 800a32e:	d102      	bne.n	800a336 <_close_r+0x1a>
 800a330:	682b      	ldr	r3, [r5, #0]
 800a332:	b103      	cbz	r3, 800a336 <_close_r+0x1a>
 800a334:	6023      	str	r3, [r4, #0]
 800a336:	bd38      	pop	{r3, r4, r5, pc}
 800a338:	200005f8 	.word	0x200005f8

0800a33c <__sflush_r>:
 800a33c:	898a      	ldrh	r2, [r1, #12]
 800a33e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a342:	4605      	mov	r5, r0
 800a344:	0710      	lsls	r0, r2, #28
 800a346:	460c      	mov	r4, r1
 800a348:	d458      	bmi.n	800a3fc <__sflush_r+0xc0>
 800a34a:	684b      	ldr	r3, [r1, #4]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	dc05      	bgt.n	800a35c <__sflush_r+0x20>
 800a350:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a352:	2b00      	cmp	r3, #0
 800a354:	dc02      	bgt.n	800a35c <__sflush_r+0x20>
 800a356:	2000      	movs	r0, #0
 800a358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a35c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a35e:	2e00      	cmp	r6, #0
 800a360:	d0f9      	beq.n	800a356 <__sflush_r+0x1a>
 800a362:	2300      	movs	r3, #0
 800a364:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a368:	682f      	ldr	r7, [r5, #0]
 800a36a:	602b      	str	r3, [r5, #0]
 800a36c:	d032      	beq.n	800a3d4 <__sflush_r+0x98>
 800a36e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a370:	89a3      	ldrh	r3, [r4, #12]
 800a372:	075a      	lsls	r2, r3, #29
 800a374:	d505      	bpl.n	800a382 <__sflush_r+0x46>
 800a376:	6863      	ldr	r3, [r4, #4]
 800a378:	1ac0      	subs	r0, r0, r3
 800a37a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a37c:	b10b      	cbz	r3, 800a382 <__sflush_r+0x46>
 800a37e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a380:	1ac0      	subs	r0, r0, r3
 800a382:	2300      	movs	r3, #0
 800a384:	4602      	mov	r2, r0
 800a386:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a388:	6a21      	ldr	r1, [r4, #32]
 800a38a:	4628      	mov	r0, r5
 800a38c:	47b0      	blx	r6
 800a38e:	1c43      	adds	r3, r0, #1
 800a390:	89a3      	ldrh	r3, [r4, #12]
 800a392:	d106      	bne.n	800a3a2 <__sflush_r+0x66>
 800a394:	6829      	ldr	r1, [r5, #0]
 800a396:	291d      	cmp	r1, #29
 800a398:	d82c      	bhi.n	800a3f4 <__sflush_r+0xb8>
 800a39a:	4a2a      	ldr	r2, [pc, #168]	; (800a444 <__sflush_r+0x108>)
 800a39c:	40ca      	lsrs	r2, r1
 800a39e:	07d6      	lsls	r6, r2, #31
 800a3a0:	d528      	bpl.n	800a3f4 <__sflush_r+0xb8>
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	6062      	str	r2, [r4, #4]
 800a3a6:	04d9      	lsls	r1, r3, #19
 800a3a8:	6922      	ldr	r2, [r4, #16]
 800a3aa:	6022      	str	r2, [r4, #0]
 800a3ac:	d504      	bpl.n	800a3b8 <__sflush_r+0x7c>
 800a3ae:	1c42      	adds	r2, r0, #1
 800a3b0:	d101      	bne.n	800a3b6 <__sflush_r+0x7a>
 800a3b2:	682b      	ldr	r3, [r5, #0]
 800a3b4:	b903      	cbnz	r3, 800a3b8 <__sflush_r+0x7c>
 800a3b6:	6560      	str	r0, [r4, #84]	; 0x54
 800a3b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a3ba:	602f      	str	r7, [r5, #0]
 800a3bc:	2900      	cmp	r1, #0
 800a3be:	d0ca      	beq.n	800a356 <__sflush_r+0x1a>
 800a3c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a3c4:	4299      	cmp	r1, r3
 800a3c6:	d002      	beq.n	800a3ce <__sflush_r+0x92>
 800a3c8:	4628      	mov	r0, r5
 800a3ca:	f7ff fc5f 	bl	8009c8c <_free_r>
 800a3ce:	2000      	movs	r0, #0
 800a3d0:	6360      	str	r0, [r4, #52]	; 0x34
 800a3d2:	e7c1      	b.n	800a358 <__sflush_r+0x1c>
 800a3d4:	6a21      	ldr	r1, [r4, #32]
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	4628      	mov	r0, r5
 800a3da:	47b0      	blx	r6
 800a3dc:	1c41      	adds	r1, r0, #1
 800a3de:	d1c7      	bne.n	800a370 <__sflush_r+0x34>
 800a3e0:	682b      	ldr	r3, [r5, #0]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d0c4      	beq.n	800a370 <__sflush_r+0x34>
 800a3e6:	2b1d      	cmp	r3, #29
 800a3e8:	d001      	beq.n	800a3ee <__sflush_r+0xb2>
 800a3ea:	2b16      	cmp	r3, #22
 800a3ec:	d101      	bne.n	800a3f2 <__sflush_r+0xb6>
 800a3ee:	602f      	str	r7, [r5, #0]
 800a3f0:	e7b1      	b.n	800a356 <__sflush_r+0x1a>
 800a3f2:	89a3      	ldrh	r3, [r4, #12]
 800a3f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3f8:	81a3      	strh	r3, [r4, #12]
 800a3fa:	e7ad      	b.n	800a358 <__sflush_r+0x1c>
 800a3fc:	690f      	ldr	r7, [r1, #16]
 800a3fe:	2f00      	cmp	r7, #0
 800a400:	d0a9      	beq.n	800a356 <__sflush_r+0x1a>
 800a402:	0793      	lsls	r3, r2, #30
 800a404:	680e      	ldr	r6, [r1, #0]
 800a406:	bf08      	it	eq
 800a408:	694b      	ldreq	r3, [r1, #20]
 800a40a:	600f      	str	r7, [r1, #0]
 800a40c:	bf18      	it	ne
 800a40e:	2300      	movne	r3, #0
 800a410:	eba6 0807 	sub.w	r8, r6, r7
 800a414:	608b      	str	r3, [r1, #8]
 800a416:	f1b8 0f00 	cmp.w	r8, #0
 800a41a:	dd9c      	ble.n	800a356 <__sflush_r+0x1a>
 800a41c:	6a21      	ldr	r1, [r4, #32]
 800a41e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a420:	4643      	mov	r3, r8
 800a422:	463a      	mov	r2, r7
 800a424:	4628      	mov	r0, r5
 800a426:	47b0      	blx	r6
 800a428:	2800      	cmp	r0, #0
 800a42a:	dc06      	bgt.n	800a43a <__sflush_r+0xfe>
 800a42c:	89a3      	ldrh	r3, [r4, #12]
 800a42e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a432:	81a3      	strh	r3, [r4, #12]
 800a434:	f04f 30ff 	mov.w	r0, #4294967295
 800a438:	e78e      	b.n	800a358 <__sflush_r+0x1c>
 800a43a:	4407      	add	r7, r0
 800a43c:	eba8 0800 	sub.w	r8, r8, r0
 800a440:	e7e9      	b.n	800a416 <__sflush_r+0xda>
 800a442:	bf00      	nop
 800a444:	20400001 	.word	0x20400001

0800a448 <_fflush_r>:
 800a448:	b538      	push	{r3, r4, r5, lr}
 800a44a:	690b      	ldr	r3, [r1, #16]
 800a44c:	4605      	mov	r5, r0
 800a44e:	460c      	mov	r4, r1
 800a450:	b913      	cbnz	r3, 800a458 <_fflush_r+0x10>
 800a452:	2500      	movs	r5, #0
 800a454:	4628      	mov	r0, r5
 800a456:	bd38      	pop	{r3, r4, r5, pc}
 800a458:	b118      	cbz	r0, 800a462 <_fflush_r+0x1a>
 800a45a:	6983      	ldr	r3, [r0, #24]
 800a45c:	b90b      	cbnz	r3, 800a462 <_fflush_r+0x1a>
 800a45e:	f7fe ffcb 	bl	80093f8 <__sinit>
 800a462:	4b14      	ldr	r3, [pc, #80]	; (800a4b4 <_fflush_r+0x6c>)
 800a464:	429c      	cmp	r4, r3
 800a466:	d11b      	bne.n	800a4a0 <_fflush_r+0x58>
 800a468:	686c      	ldr	r4, [r5, #4]
 800a46a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d0ef      	beq.n	800a452 <_fflush_r+0xa>
 800a472:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a474:	07d0      	lsls	r0, r2, #31
 800a476:	d404      	bmi.n	800a482 <_fflush_r+0x3a>
 800a478:	0599      	lsls	r1, r3, #22
 800a47a:	d402      	bmi.n	800a482 <_fflush_r+0x3a>
 800a47c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a47e:	f7ff f85e 	bl	800953e <__retarget_lock_acquire_recursive>
 800a482:	4628      	mov	r0, r5
 800a484:	4621      	mov	r1, r4
 800a486:	f7ff ff59 	bl	800a33c <__sflush_r>
 800a48a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a48c:	07da      	lsls	r2, r3, #31
 800a48e:	4605      	mov	r5, r0
 800a490:	d4e0      	bmi.n	800a454 <_fflush_r+0xc>
 800a492:	89a3      	ldrh	r3, [r4, #12]
 800a494:	059b      	lsls	r3, r3, #22
 800a496:	d4dd      	bmi.n	800a454 <_fflush_r+0xc>
 800a498:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a49a:	f7ff f851 	bl	8009540 <__retarget_lock_release_recursive>
 800a49e:	e7d9      	b.n	800a454 <_fflush_r+0xc>
 800a4a0:	4b05      	ldr	r3, [pc, #20]	; (800a4b8 <_fflush_r+0x70>)
 800a4a2:	429c      	cmp	r4, r3
 800a4a4:	d101      	bne.n	800a4aa <_fflush_r+0x62>
 800a4a6:	68ac      	ldr	r4, [r5, #8]
 800a4a8:	e7df      	b.n	800a46a <_fflush_r+0x22>
 800a4aa:	4b04      	ldr	r3, [pc, #16]	; (800a4bc <_fflush_r+0x74>)
 800a4ac:	429c      	cmp	r4, r3
 800a4ae:	bf08      	it	eq
 800a4b0:	68ec      	ldreq	r4, [r5, #12]
 800a4b2:	e7da      	b.n	800a46a <_fflush_r+0x22>
 800a4b4:	0800ac74 	.word	0x0800ac74
 800a4b8:	0800ac94 	.word	0x0800ac94
 800a4bc:	0800ac54 	.word	0x0800ac54

0800a4c0 <fiprintf>:
 800a4c0:	b40e      	push	{r1, r2, r3}
 800a4c2:	b503      	push	{r0, r1, lr}
 800a4c4:	4601      	mov	r1, r0
 800a4c6:	ab03      	add	r3, sp, #12
 800a4c8:	4805      	ldr	r0, [pc, #20]	; (800a4e0 <fiprintf+0x20>)
 800a4ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4ce:	6800      	ldr	r0, [r0, #0]
 800a4d0:	9301      	str	r3, [sp, #4]
 800a4d2:	f7ff fcaf 	bl	8009e34 <_vfiprintf_r>
 800a4d6:	b002      	add	sp, #8
 800a4d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4dc:	b003      	add	sp, #12
 800a4de:	4770      	bx	lr
 800a4e0:	20000108 	.word	0x20000108

0800a4e4 <_lseek_r>:
 800a4e4:	b538      	push	{r3, r4, r5, lr}
 800a4e6:	4d07      	ldr	r5, [pc, #28]	; (800a504 <_lseek_r+0x20>)
 800a4e8:	4604      	mov	r4, r0
 800a4ea:	4608      	mov	r0, r1
 800a4ec:	4611      	mov	r1, r2
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	602a      	str	r2, [r5, #0]
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	f7f8 fcdb 	bl	8002eae <_lseek>
 800a4f8:	1c43      	adds	r3, r0, #1
 800a4fa:	d102      	bne.n	800a502 <_lseek_r+0x1e>
 800a4fc:	682b      	ldr	r3, [r5, #0]
 800a4fe:	b103      	cbz	r3, 800a502 <_lseek_r+0x1e>
 800a500:	6023      	str	r3, [r4, #0]
 800a502:	bd38      	pop	{r3, r4, r5, pc}
 800a504:	200005f8 	.word	0x200005f8

0800a508 <__swhatbuf_r>:
 800a508:	b570      	push	{r4, r5, r6, lr}
 800a50a:	460e      	mov	r6, r1
 800a50c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a510:	2900      	cmp	r1, #0
 800a512:	b096      	sub	sp, #88	; 0x58
 800a514:	4614      	mov	r4, r2
 800a516:	461d      	mov	r5, r3
 800a518:	da07      	bge.n	800a52a <__swhatbuf_r+0x22>
 800a51a:	2300      	movs	r3, #0
 800a51c:	602b      	str	r3, [r5, #0]
 800a51e:	89b3      	ldrh	r3, [r6, #12]
 800a520:	061a      	lsls	r2, r3, #24
 800a522:	d410      	bmi.n	800a546 <__swhatbuf_r+0x3e>
 800a524:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a528:	e00e      	b.n	800a548 <__swhatbuf_r+0x40>
 800a52a:	466a      	mov	r2, sp
 800a52c:	f000 f894 	bl	800a658 <_fstat_r>
 800a530:	2800      	cmp	r0, #0
 800a532:	dbf2      	blt.n	800a51a <__swhatbuf_r+0x12>
 800a534:	9a01      	ldr	r2, [sp, #4]
 800a536:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a53a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a53e:	425a      	negs	r2, r3
 800a540:	415a      	adcs	r2, r3
 800a542:	602a      	str	r2, [r5, #0]
 800a544:	e7ee      	b.n	800a524 <__swhatbuf_r+0x1c>
 800a546:	2340      	movs	r3, #64	; 0x40
 800a548:	2000      	movs	r0, #0
 800a54a:	6023      	str	r3, [r4, #0]
 800a54c:	b016      	add	sp, #88	; 0x58
 800a54e:	bd70      	pop	{r4, r5, r6, pc}

0800a550 <__smakebuf_r>:
 800a550:	898b      	ldrh	r3, [r1, #12]
 800a552:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a554:	079d      	lsls	r5, r3, #30
 800a556:	4606      	mov	r6, r0
 800a558:	460c      	mov	r4, r1
 800a55a:	d507      	bpl.n	800a56c <__smakebuf_r+0x1c>
 800a55c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a560:	6023      	str	r3, [r4, #0]
 800a562:	6123      	str	r3, [r4, #16]
 800a564:	2301      	movs	r3, #1
 800a566:	6163      	str	r3, [r4, #20]
 800a568:	b002      	add	sp, #8
 800a56a:	bd70      	pop	{r4, r5, r6, pc}
 800a56c:	ab01      	add	r3, sp, #4
 800a56e:	466a      	mov	r2, sp
 800a570:	f7ff ffca 	bl	800a508 <__swhatbuf_r>
 800a574:	9900      	ldr	r1, [sp, #0]
 800a576:	4605      	mov	r5, r0
 800a578:	4630      	mov	r0, r6
 800a57a:	f7ff fbd7 	bl	8009d2c <_malloc_r>
 800a57e:	b948      	cbnz	r0, 800a594 <__smakebuf_r+0x44>
 800a580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a584:	059a      	lsls	r2, r3, #22
 800a586:	d4ef      	bmi.n	800a568 <__smakebuf_r+0x18>
 800a588:	f023 0303 	bic.w	r3, r3, #3
 800a58c:	f043 0302 	orr.w	r3, r3, #2
 800a590:	81a3      	strh	r3, [r4, #12]
 800a592:	e7e3      	b.n	800a55c <__smakebuf_r+0xc>
 800a594:	4b0d      	ldr	r3, [pc, #52]	; (800a5cc <__smakebuf_r+0x7c>)
 800a596:	62b3      	str	r3, [r6, #40]	; 0x28
 800a598:	89a3      	ldrh	r3, [r4, #12]
 800a59a:	6020      	str	r0, [r4, #0]
 800a59c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5a0:	81a3      	strh	r3, [r4, #12]
 800a5a2:	9b00      	ldr	r3, [sp, #0]
 800a5a4:	6163      	str	r3, [r4, #20]
 800a5a6:	9b01      	ldr	r3, [sp, #4]
 800a5a8:	6120      	str	r0, [r4, #16]
 800a5aa:	b15b      	cbz	r3, 800a5c4 <__smakebuf_r+0x74>
 800a5ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5b0:	4630      	mov	r0, r6
 800a5b2:	f000 f863 	bl	800a67c <_isatty_r>
 800a5b6:	b128      	cbz	r0, 800a5c4 <__smakebuf_r+0x74>
 800a5b8:	89a3      	ldrh	r3, [r4, #12]
 800a5ba:	f023 0303 	bic.w	r3, r3, #3
 800a5be:	f043 0301 	orr.w	r3, r3, #1
 800a5c2:	81a3      	strh	r3, [r4, #12]
 800a5c4:	89a0      	ldrh	r0, [r4, #12]
 800a5c6:	4305      	orrs	r5, r0
 800a5c8:	81a5      	strh	r5, [r4, #12]
 800a5ca:	e7cd      	b.n	800a568 <__smakebuf_r+0x18>
 800a5cc:	08009391 	.word	0x08009391

0800a5d0 <__ascii_mbtowc>:
 800a5d0:	b082      	sub	sp, #8
 800a5d2:	b901      	cbnz	r1, 800a5d6 <__ascii_mbtowc+0x6>
 800a5d4:	a901      	add	r1, sp, #4
 800a5d6:	b142      	cbz	r2, 800a5ea <__ascii_mbtowc+0x1a>
 800a5d8:	b14b      	cbz	r3, 800a5ee <__ascii_mbtowc+0x1e>
 800a5da:	7813      	ldrb	r3, [r2, #0]
 800a5dc:	600b      	str	r3, [r1, #0]
 800a5de:	7812      	ldrb	r2, [r2, #0]
 800a5e0:	1e10      	subs	r0, r2, #0
 800a5e2:	bf18      	it	ne
 800a5e4:	2001      	movne	r0, #1
 800a5e6:	b002      	add	sp, #8
 800a5e8:	4770      	bx	lr
 800a5ea:	4610      	mov	r0, r2
 800a5ec:	e7fb      	b.n	800a5e6 <__ascii_mbtowc+0x16>
 800a5ee:	f06f 0001 	mvn.w	r0, #1
 800a5f2:	e7f8      	b.n	800a5e6 <__ascii_mbtowc+0x16>

0800a5f4 <__malloc_lock>:
 800a5f4:	4801      	ldr	r0, [pc, #4]	; (800a5fc <__malloc_lock+0x8>)
 800a5f6:	f7fe bfa2 	b.w	800953e <__retarget_lock_acquire_recursive>
 800a5fa:	bf00      	nop
 800a5fc:	200005f0 	.word	0x200005f0

0800a600 <__malloc_unlock>:
 800a600:	4801      	ldr	r0, [pc, #4]	; (800a608 <__malloc_unlock+0x8>)
 800a602:	f7fe bf9d 	b.w	8009540 <__retarget_lock_release_recursive>
 800a606:	bf00      	nop
 800a608:	200005f0 	.word	0x200005f0

0800a60c <_read_r>:
 800a60c:	b538      	push	{r3, r4, r5, lr}
 800a60e:	4d07      	ldr	r5, [pc, #28]	; (800a62c <_read_r+0x20>)
 800a610:	4604      	mov	r4, r0
 800a612:	4608      	mov	r0, r1
 800a614:	4611      	mov	r1, r2
 800a616:	2200      	movs	r2, #0
 800a618:	602a      	str	r2, [r5, #0]
 800a61a:	461a      	mov	r2, r3
 800a61c:	f7f8 fbe7 	bl	8002dee <_read>
 800a620:	1c43      	adds	r3, r0, #1
 800a622:	d102      	bne.n	800a62a <_read_r+0x1e>
 800a624:	682b      	ldr	r3, [r5, #0]
 800a626:	b103      	cbz	r3, 800a62a <_read_r+0x1e>
 800a628:	6023      	str	r3, [r4, #0]
 800a62a:	bd38      	pop	{r3, r4, r5, pc}
 800a62c:	200005f8 	.word	0x200005f8

0800a630 <__ascii_wctomb>:
 800a630:	b149      	cbz	r1, 800a646 <__ascii_wctomb+0x16>
 800a632:	2aff      	cmp	r2, #255	; 0xff
 800a634:	bf85      	ittet	hi
 800a636:	238a      	movhi	r3, #138	; 0x8a
 800a638:	6003      	strhi	r3, [r0, #0]
 800a63a:	700a      	strbls	r2, [r1, #0]
 800a63c:	f04f 30ff 	movhi.w	r0, #4294967295
 800a640:	bf98      	it	ls
 800a642:	2001      	movls	r0, #1
 800a644:	4770      	bx	lr
 800a646:	4608      	mov	r0, r1
 800a648:	4770      	bx	lr

0800a64a <abort>:
 800a64a:	b508      	push	{r3, lr}
 800a64c:	2006      	movs	r0, #6
 800a64e:	f000 f84d 	bl	800a6ec <raise>
 800a652:	2001      	movs	r0, #1
 800a654:	f7f8 fbc1 	bl	8002dda <_exit>

0800a658 <_fstat_r>:
 800a658:	b538      	push	{r3, r4, r5, lr}
 800a65a:	4d07      	ldr	r5, [pc, #28]	; (800a678 <_fstat_r+0x20>)
 800a65c:	2300      	movs	r3, #0
 800a65e:	4604      	mov	r4, r0
 800a660:	4608      	mov	r0, r1
 800a662:	4611      	mov	r1, r2
 800a664:	602b      	str	r3, [r5, #0]
 800a666:	f7f8 fc07 	bl	8002e78 <_fstat>
 800a66a:	1c43      	adds	r3, r0, #1
 800a66c:	d102      	bne.n	800a674 <_fstat_r+0x1c>
 800a66e:	682b      	ldr	r3, [r5, #0]
 800a670:	b103      	cbz	r3, 800a674 <_fstat_r+0x1c>
 800a672:	6023      	str	r3, [r4, #0]
 800a674:	bd38      	pop	{r3, r4, r5, pc}
 800a676:	bf00      	nop
 800a678:	200005f8 	.word	0x200005f8

0800a67c <_isatty_r>:
 800a67c:	b538      	push	{r3, r4, r5, lr}
 800a67e:	4d06      	ldr	r5, [pc, #24]	; (800a698 <_isatty_r+0x1c>)
 800a680:	2300      	movs	r3, #0
 800a682:	4604      	mov	r4, r0
 800a684:	4608      	mov	r0, r1
 800a686:	602b      	str	r3, [r5, #0]
 800a688:	f7f8 fc06 	bl	8002e98 <_isatty>
 800a68c:	1c43      	adds	r3, r0, #1
 800a68e:	d102      	bne.n	800a696 <_isatty_r+0x1a>
 800a690:	682b      	ldr	r3, [r5, #0]
 800a692:	b103      	cbz	r3, 800a696 <_isatty_r+0x1a>
 800a694:	6023      	str	r3, [r4, #0]
 800a696:	bd38      	pop	{r3, r4, r5, pc}
 800a698:	200005f8 	.word	0x200005f8

0800a69c <_raise_r>:
 800a69c:	291f      	cmp	r1, #31
 800a69e:	b538      	push	{r3, r4, r5, lr}
 800a6a0:	4604      	mov	r4, r0
 800a6a2:	460d      	mov	r5, r1
 800a6a4:	d904      	bls.n	800a6b0 <_raise_r+0x14>
 800a6a6:	2316      	movs	r3, #22
 800a6a8:	6003      	str	r3, [r0, #0]
 800a6aa:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ae:	bd38      	pop	{r3, r4, r5, pc}
 800a6b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a6b2:	b112      	cbz	r2, 800a6ba <_raise_r+0x1e>
 800a6b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a6b8:	b94b      	cbnz	r3, 800a6ce <_raise_r+0x32>
 800a6ba:	4620      	mov	r0, r4
 800a6bc:	f000 f830 	bl	800a720 <_getpid_r>
 800a6c0:	462a      	mov	r2, r5
 800a6c2:	4601      	mov	r1, r0
 800a6c4:	4620      	mov	r0, r4
 800a6c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6ca:	f000 b817 	b.w	800a6fc <_kill_r>
 800a6ce:	2b01      	cmp	r3, #1
 800a6d0:	d00a      	beq.n	800a6e8 <_raise_r+0x4c>
 800a6d2:	1c59      	adds	r1, r3, #1
 800a6d4:	d103      	bne.n	800a6de <_raise_r+0x42>
 800a6d6:	2316      	movs	r3, #22
 800a6d8:	6003      	str	r3, [r0, #0]
 800a6da:	2001      	movs	r0, #1
 800a6dc:	e7e7      	b.n	800a6ae <_raise_r+0x12>
 800a6de:	2400      	movs	r4, #0
 800a6e0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a6e4:	4628      	mov	r0, r5
 800a6e6:	4798      	blx	r3
 800a6e8:	2000      	movs	r0, #0
 800a6ea:	e7e0      	b.n	800a6ae <_raise_r+0x12>

0800a6ec <raise>:
 800a6ec:	4b02      	ldr	r3, [pc, #8]	; (800a6f8 <raise+0xc>)
 800a6ee:	4601      	mov	r1, r0
 800a6f0:	6818      	ldr	r0, [r3, #0]
 800a6f2:	f7ff bfd3 	b.w	800a69c <_raise_r>
 800a6f6:	bf00      	nop
 800a6f8:	20000108 	.word	0x20000108

0800a6fc <_kill_r>:
 800a6fc:	b538      	push	{r3, r4, r5, lr}
 800a6fe:	4d07      	ldr	r5, [pc, #28]	; (800a71c <_kill_r+0x20>)
 800a700:	2300      	movs	r3, #0
 800a702:	4604      	mov	r4, r0
 800a704:	4608      	mov	r0, r1
 800a706:	4611      	mov	r1, r2
 800a708:	602b      	str	r3, [r5, #0]
 800a70a:	f7f8 fb56 	bl	8002dba <_kill>
 800a70e:	1c43      	adds	r3, r0, #1
 800a710:	d102      	bne.n	800a718 <_kill_r+0x1c>
 800a712:	682b      	ldr	r3, [r5, #0]
 800a714:	b103      	cbz	r3, 800a718 <_kill_r+0x1c>
 800a716:	6023      	str	r3, [r4, #0]
 800a718:	bd38      	pop	{r3, r4, r5, pc}
 800a71a:	bf00      	nop
 800a71c:	200005f8 	.word	0x200005f8

0800a720 <_getpid_r>:
 800a720:	f7f8 bb43 	b.w	8002daa <_getpid>

0800a724 <_init>:
 800a724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a726:	bf00      	nop
 800a728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a72a:	bc08      	pop	{r3}
 800a72c:	469e      	mov	lr, r3
 800a72e:	4770      	bx	lr

0800a730 <_fini>:
 800a730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a732:	bf00      	nop
 800a734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a736:	bc08      	pop	{r3}
 800a738:	469e      	mov	lr, r3
 800a73a:	4770      	bx	lr
