Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 12:49:15 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/mat_inv/mat_inv_ED97_6_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 ModCount141_instance/count_reg[1]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No23_instance/Y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.454ns (13.999%)  route 2.789ns (86.001%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.917ns = ( 6.917 - 4.000 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.147ns, distribution 1.246ns)
  Clock Net Delay (Destination): 2.178ns (routing 1.043ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=18612, routed)       2.393     3.424    ModCount141_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X149Y173       FDCE                                         r  ModCount141_instance/count_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y173       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.500 r  ModCount141_instance/count_reg[1]_rep__9/Q
                         net (fo=104, routed)         1.023     4.523    MUX_Product910_impl_1_LUT_instance/instLUT/count_reg[1]_rep__9
    SLICE_X158Y227       LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     4.681 r  MUX_Product910_impl_1_LUT_instance/instLUT/Y[33]_i_6/O
                         net (fo=84, routed)          1.465     6.146    ModCount141_instance/MUX_Product910_impl_1_LUT_out[1]
    SLICE_X145Y176       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.244 r  ModCount141_instance/Y[9]_i_2/O
                         net (fo=1, routed)           0.229     6.473    ModCount141_instance/Y[9]_i_2_n_0
    SLICE_X145Y186       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.595 r  ModCount141_instance/Y[9]_i_1__2/O
                         net (fo=1, routed)           0.072     6.667    Delay1No23_instance/D[9]
    SLICE_X145Y186       FDCE                                         r  Delay1No23_instance/Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=18612, routed)       2.178     6.917    Delay1No23_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X145Y186       FDCE                                         r  Delay1No23_instance/Y_reg[9]/C
                         clock pessimism              0.419     7.336    
                         clock uncertainty           -0.035     7.301    
    SLICE_X145Y186       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.326    Delay1No23_instance/Y_reg[9]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  0.659    




