<dec f='llvm/llvm/include/llvm/MC/MCDisassembler/MCDisassembler.h' l='53' type='1'/>
<use f='llvm/llvm/lib/MC/MCDisassembler/Disassembler.cpp' l='265' c='LLVMDisasmInstruction'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='228' c='_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='243' u='r' c='_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='243' u='r' c='_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='243' u='r' c='_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='243' u='r' c='_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='76' u='r' c='_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='398' u='r' c='_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='130' c='_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='687' u='r' c='_ZNK12_GLOBAL__N_117ThumbDisassembler17AddThumbPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='728' u='r' c='_ZNK12_GLOBAL__N_117ThumbDisassembler23UpdateThumbVFPPredicateERN4llvm14MCDisassembler12DecodeStatusERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='979' u='r' c='_ZL26DecodeGPRnopcRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1013' u='r' c='_ZL28DecodeGPRwithZRRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1039' u='r' c='_ZL26DecodeGPRPairRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1084' u='r' c='_ZL23DecoderGPRRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1232' u='r' c='_ZL22DecodePredicateOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1361' u='r' c='_ZL20DecodeRegListOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1380' u='r' c='_ZL23DecodeSPRRegListOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1405' u='r' c='_ZL23DecodeDPRRegListOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1430' u='r' c='_ZL25DecodeBitfieldMaskOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1689' u='r' c='_ZL29DecodeAddrMode2IdxInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1811' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1813' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1815' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1817' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1825' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1827' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1838' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1840' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1842' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1844' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1855' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1857' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1859' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1873' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1875' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1877' u='r' c='_ZL26DecodeAddrMode3InstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='2125' u='r' c='_ZL21DecodeHINTInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='2162' u='r' c='_ZL20DecodeCPSInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='2166' u='r' c='_ZL20DecodeCPSInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='2171' u='r' c='_ZL20DecodeCPSInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='2202' u='r' c='_ZL22DecodeT2CPSInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='2206' u='r' c='_ZL22DecodeT2CPSInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='2339' u='r' c='_ZL23DecodeSETPANInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4183' u='r' c='_ZL22DecodeThumbTableBranchRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4365' u='r' c='_ZL13DecodeMSRMaskRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4375' u='r' c='_ZL13DecodeMSRMaskRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4386' u='r' c='_ZL13DecodeMSRMaskRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4422' u='r' c='_ZL19DecodeDoubleRegLoadRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4448' u='r' c='_ZL20DecodeDoubleRegStoreRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4471' u='r' c='_ZL15DecodeLDRPreImmRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4497' u='r' c='_ZL15DecodeLDRPreRegRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4498' u='r' c='_ZL15DecodeLDRPreRegRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4523' u='r' c='_ZL15DecodeSTRPreImmRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='4548' u='r' c='_ZL15DecodeSTRPreRegRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5120' u='r' c='_ZL13DecodeVMOVSRRRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5146' u='r' c='_ZL13DecodeVMOVRRSRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5170' u='r' c='_ZL8DecodeITRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5208' u='r' c='_ZL26DecodeT2LDRDPreInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5210' u='r' c='_ZL26DecodeT2LDRDPreInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5245' u='r' c='_ZL26DecodeT2STRDPreInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5302' u='r' c='_ZL10DecodeSwapRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5478' u='r' c='_ZL9DecodeLDRRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5508' u='r' c='_ZL23DecoderForMRRC2AndMCRR2RN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5562' u='r' c='_ZL20DecodeForVMRSandVMSRRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='5596' u='r' c='_ZL20DecodeBFLabelOperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/Sparc/Disassembler/SparcDisassembler.cpp' l='253' u='r' c='_ZL26DecodeIntPairRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/tools/llvm-mc/Disassembler.cpp' l='64' c='_ZL10PrintInstsRKN4llvm14MCDisassemblerERKSt4pairISt6vectorIhSaIhEES4_IPKcSaIS8_EEERNS_9SourceMgrERNS_11raw_ostreamERNS_10MCStreamerEbRKNS_15MCSubtargetInfoE'/>
