
*** Running vivado
    with args -log Vedic_4x4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Vedic_4x4.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Vedic_4x4.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 475.352 ; gain = 177.645
Command: synth_design -top Vedic_4x4 -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18744
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 925.152 ; gain = 444.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Vedic_4x4' [E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:50]
INFO: [Synth 8-6157] synthesizing module 'Vedic_2x2' [E:/Xilinx/Project/Vedic 2x2/Vedic 2x2.srcs/sources_1/new/vedic 2x2.v:30]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [E:/Xilinx/Project/Vedic 2x2/Vedic 2x2.srcs/sources_1/new/vedic 2x2.v:41]
WARNING: [Synth 8-6104] Input port 'b' has an internal driver [E:/Xilinx/Project/Vedic 2x2/Vedic 2x2.srcs/sources_1/new/vedic 2x2.v:41]
INFO: [Synth 8-6157] synthesizing module 'halfAdder' [E:/Xilinx/Project/Vedic 2x2/Vedic 2x2.srcs/sources_1/new/vedic 2x2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'halfAdder' (0#1) [E:/Xilinx/Project/Vedic 2x2/Vedic 2x2.srcs/sources_1/new/vedic 2x2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Vedic_2x2' (0#1) [E:/Xilinx/Project/Vedic 2x2/Vedic 2x2.srcs/sources_1/new/vedic 2x2.v:30]
INFO: [Synth 8-6157] synthesizing module 'FA4' [E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:28]
INFO: [Synth 8-6157] synthesizing module 'FA' [E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FA' (0#1) [E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FA4' (0#1) [E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:28]
WARNING: [Synth 8-689] width (4) of port connection 's' does not match port width (5) of module 'FA4' [E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:67]
INFO: [Synth 8-6157] synthesizing module 'FA6' [E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:38]
INFO: [Synth 8-6155] done synthesizing module 'FA6' (0#1) [E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:38]
WARNING: [Synth 8-689] width (6) of port connection 's' does not match port width (7) of module 'FA6' [E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:68]
WARNING: [Synth 8-689] width (6) of port connection 's' does not match port width (7) of module 'FA6' [E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Vedic_4x4' (0#1) [E:/Xilinx/Project/Vedic 4x4 using Full Adder/Vedic 4x4 using Full Adder.srcs/sources_1/new/Vedic 4x4 FA.v:50]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.789 ; gain = 552.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1032.789 ; gain = 552.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1032.789 ; gain = 552.461
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1032.789 ; gain = 552.461
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Vedic_4x4 has port result[0] driven by constant 0
WARNING: [Synth 8-3917] design Vedic_4x4 has port a[3] driven by constant 0
WARNING: [Synth 8-3917] design Vedic_4x4 has port a[2] driven by constant 1
WARNING: [Synth 8-3917] design Vedic_4x4 has port a[1] driven by constant 0
WARNING: [Synth 8-3917] design Vedic_4x4 has port a[0] driven by constant 1
WARNING: [Synth 8-3917] design Vedic_4x4 has port b[3] driven by constant 0
WARNING: [Synth 8-3917] design Vedic_4x4 has port b[2] driven by constant 0
WARNING: [Synth 8-3917] design Vedic_4x4 has port b[1] driven by constant 0
WARNING: [Synth 8-3917] design Vedic_4x4 has port b[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1209.012 ; gain = 728.684
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1209.012 ; gain = 728.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1209.012 ; gain = 728.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-11584] pin a[3] is connected to multiple driven net where the other driver is constant
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1209.012 ; gain = 728.684
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 15 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 17:20:21 2024...
