INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe_3.1/exe_3.1.srcs/sim_1/new/automa_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_automa'
