INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/28_sobel/sobel/sobel.srcs/sources_1/ip/fifo_vgaline/sim/fifo_vgaline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_vgaline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/28_sobel/sobel/sobel.srcs/sources_1/new/martix3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module martix_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/28_sobel/sobel/sobel.srcs/sources_1/new/sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/28_sobel/sobel/sobel.srcs/sim_1/new/tb_sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sobel
