// Seed: 2129726117
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_19 = id_17;
  wire id_24;
  tri0 id_25 = {1{1 == id_17 - 1}};
  assign id_9 = 1'b0 - id_8;
  wire id_26;
  assign id_14 = 1;
  always @(posedge 1'b0) id_19 = 1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  supply0 id_5 = 1'b0;
  wire id_6;
  module_0(
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_2,
      id_5,
      id_5,
      id_2,
      id_6,
      id_6,
      id_2,
      id_2,
      id_4,
      id_5,
      id_5,
      id_1,
      id_5,
      id_6,
      id_4,
      id_4,
      id_5,
      id_1
  );
  wire id_7;
  wire id_8 = id_2, id_9;
endmodule
