$date
	Thu Sep  8 11:10:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab2_2_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$scope module ex2 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ! f $end
$var wire 1 ' g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1'
1&
#40
0'
0&
1%
#60
0!
1'
1&
#80
0'
0&
0%
1$
#100
1'
1&
#120
0'
0&
1%
#140
1!
1'
1&
#160
0!
0'
0&
0%
0$
1#
#180
1!
1'
1&
#200
0'
0&
1%
#220
0!
1'
1&
#240
0'
0&
0%
1$
#260
1'
1&
#280
0'
0&
1%
#300
1!
1'
1&
#320
0!
0'
0&
0%
0$
0#
1"
#340
1&
#360
1!
0&
1%
#380
1&
#400
0!
0&
0%
1$
#420
1&
#440
0&
1%
#460
1&
#480
0&
0%
0$
1#
#500
1!
1'
1&
#520
0'
0&
1%
#540
0!
1'
1&
#560
0'
0&
0%
1$
#580
1'
1&
#600
0'
0&
1%
#620
1!
1'
1&
#640
