
---------- Begin Simulation Statistics ----------
final_tick                                41425759375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    337                       # Simulator instruction rate (inst/s)
host_mem_usage                               10698384                       # Number of bytes of host memory used
host_op_rate                                      345                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47975.20                       # Real time elapsed on the host
host_tick_rate                                 711563                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16147665                       # Number of instructions simulated
sim_ops                                      16533326                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034137                       # Number of seconds simulated
sim_ticks                                 34137359375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.296372                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  784056                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               805843                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1015                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4906                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            794823                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6016                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8239                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2223                       # Number of indirect misses.
system.cpu.branchPred.lookups                  836956                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14265                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1184                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4968216                       # Number of instructions committed
system.cpu.committedOps                       5040054                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.373367                       # CPI: cycles per instruction
system.cpu.discardedOps                         13841                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2511263                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            148152                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1549499                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5043937                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296440                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1015                       # number of quiesce instructions executed
system.cpu.numCycles                         16759617                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1015                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3294047     65.36%     65.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2142      0.04%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                 163659      3.25%     68.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1580206     31.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5040054                       # Class of committed instruction
system.cpu.quiesceCycles                     37860158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11715680                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1469304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              470310                       # Transaction distribution
system.membus.trans_dist::ReadResp             471256                       # Transaction distribution
system.membus.trans_dist::WriteReq             273305                       # Transaction distribution
system.membus.trans_dist::WriteResp            273305                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          602                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict              491                       # Transaction distribution
system.membus.trans_dist::ReadExReq               319                       # Transaction distribution
system.membus.trans_dist::ReadExResp              320                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           694                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       733469                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        733469                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1469923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1490273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1466938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1466938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2957798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       134840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46941676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46941676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47092644                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2212217                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003294                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2212193    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2212217                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3718727695                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20557000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              561562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4210250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16966020                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2864714565                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1265250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987081                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987081                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2998272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3111826                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47972352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49553116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5197707000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4172690189                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2694345000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      1919774                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1439830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      1919774                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      5279377                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      1919774                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1439830                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3359604                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      1919774                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3359604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3359604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total      8638981                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1439830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3359604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        4799434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1439830                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       495059                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       1934889                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1439830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      4799434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       495059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       6734323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       469277                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       469277                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       264192                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       264192                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1466938                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46792704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46941676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       905471                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       905471    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       905471                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2096990125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2610564000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    941973269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      1919774                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     17277962                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    961171004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19197736                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19227029                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     38424765                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    961171004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     21146803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     17277962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    999595769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     17277962                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    929170404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    491462032                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1437910398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    526017956                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    896534253                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1422552209                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     17277962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1455188360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1387996285                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2860462607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          276                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       472444                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44995                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         517439                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       472444                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       472444                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       472444                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44995                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        517439                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30015488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30096748                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16947200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       468992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              470267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264800                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        29293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    879256291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       495059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1856031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             881636675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1139866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      1919774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    491462032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      1919774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            496441445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1139866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      1949067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1370718323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      1919774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       495059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1856031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1378078119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    731030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448879500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          412                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          412                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              852846                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             281990                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      470266                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     264800                       # Number of write requests accepted
system.mem_ctrls.readBursts                    470266                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   264800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    106                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16549                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15172737050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2350800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27514437050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32271.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58521.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       391                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   438533                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  246471                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                470265                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               264800                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  415471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    782                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.457369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.522765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.652955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1234      2.47%      2.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1201      2.40%      4.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          823      1.65%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          652      1.30%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          783      1.57%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          758      1.52%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          863      1.73%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          773      1.55%     14.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42877     85.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49964                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1141.174757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1025.298693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           152     36.89%     36.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.24%     37.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.24%     37.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           71     17.23%     54.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.24%     54.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     43.93%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.24%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           412                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     642.720874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    264.665065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.124023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            130     31.55%     31.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      3.16%     34.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      1.94%     36.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.24%     36.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.24%     37.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.49%     37.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.73%     38.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.24%     38.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.24%     38.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.24%     39.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           28      6.80%     45.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          223     54.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           412                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30090240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16947264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30096684                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16947200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       881.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       496.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    881.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    496.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34137046875                       # Total gap between requests
system.mem_ctrls.avgGap                      46440.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30008704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29293.419828258171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 879057564.773930311203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 495058.795097563067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1854156.301449429244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1173611.571999335429                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 1919773.561864727410                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 491430160.596597075462                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 1919773.561864727410                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       468992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1018805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27453167795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16805130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43445320                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  60106996405                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    982621875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 650810631760                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1311891375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50940.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58536.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     63415.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43928.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98860191.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    959591.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2482645.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1281143.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23631703665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1846740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8660573710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2030                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1015                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23313287.561576                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    144052315.990944                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1015    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       774250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1015                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17762772500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  23662986875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2676798                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2676798                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2676798                       # number of overall hits
system.cpu.icache.overall_hits::total         2676798                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10944375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10944375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10944375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10944375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2677050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2677050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2677050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2677050                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43430.059524                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43430.059524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43430.059524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43430.059524                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10547625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10547625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10547625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10547625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41855.654762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41855.654762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41855.654762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41855.654762                       # average overall mshr miss latency
system.cpu.icache.replacements                     83                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2676798                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2676798                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10944375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10944375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2677050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2677050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43430.059524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43430.059524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10547625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10547625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41855.654762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41855.654762                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.341945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1378625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                83                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16609.939759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.341945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.795590                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.795590                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5354352                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5354352                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       267670                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           267670                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       267670                       # number of overall hits
system.cpu.dcache.overall_hits::total          267670                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1299                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1299                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1299                       # number of overall misses
system.cpu.dcache.overall_misses::total          1299                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97146500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97146500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97146500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97146500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       268969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       268969                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       268969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       268969                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004830                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004830                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004830                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74785.604311                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74785.604311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74785.604311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74785.604311                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          602                       # number of writebacks
system.cpu.dcache.writebacks::total               602                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77053250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77053250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77053250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77053250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22446250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22446250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003766                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003766                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003766                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003766                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76064.412636                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76064.412636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76064.412636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76064.412636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.325054                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.325054                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1010                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       164521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          164521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     58645000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     58645000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       165270                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       165270                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78297.730307                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78297.730307                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55396375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55396375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22446250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22446250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79821.865994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79821.865994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.186834                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.186834                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38501500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38501500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       103699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       103699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70002.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70002.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21656875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21656875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67889.890282                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67889.890282                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       733469                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       733469                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7667355000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7667355000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10453.550184                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10453.550184                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       111144                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       111144                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       622325                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       622325                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7380050570                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7380050570                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11858.836733                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11858.836733                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.579605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20382                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.061024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.579605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6944642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6944642                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  41425759375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                41425911875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    337                       # Simulator instruction rate (inst/s)
host_mem_usage                               10698384                       # Number of bytes of host memory used
host_op_rate                                      345                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47975.30                       # Real time elapsed on the host
host_tick_rate                                 711564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16147674                       # Number of instructions simulated
sim_ops                                      16533341                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034138                       # Number of seconds simulated
sim_ticks                                 34137511875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.296137                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  784058                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               805847                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1016                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4908                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            794823                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6016                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8239                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2223                       # Number of indirect misses.
system.cpu.branchPred.lookups                  836962                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14267                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1184                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4968225                       # Number of instructions committed
system.cpu.committedOps                       5040069                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.373410                       # CPI: cycles per instruction
system.cpu.discardedOps                         13848                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2511280                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            148152                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1549502                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5044132                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296436                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1015                       # number of quiesce instructions executed
system.cpu.numCycles                         16759861                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1015                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3294055     65.36%     65.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2142      0.04%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                 163665      3.25%     68.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1580206     31.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5040069                       # Class of committed instruction
system.cpu.quiesceCycles                     37860158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11715729                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1469308                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              470310                       # Transaction distribution
system.membus.trans_dist::ReadResp             471258                       # Transaction distribution
system.membus.trans_dist::WriteReq             273305                       # Transaction distribution
system.membus.trans_dist::WriteResp            273305                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          604                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict              491                       # Transaction distribution
system.membus.trans_dist::ReadExReq               319                       # Transaction distribution
system.membus.trans_dist::ReadExResp              320                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           696                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       733469                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        733469                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1469929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1490279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1466938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1466938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2957804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       135096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46941676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46941676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47092900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2212219                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003294                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2212195    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2212219                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3718742070                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20557000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              561562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4210250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16977520                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2864714565                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1265250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987081                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987081                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2998272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3111826                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47972352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49553116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5197707000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4172690189                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2694345000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      1919765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1439824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      1919765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      5279354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      1919765                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1439824                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3359589                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      1919765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3359589                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3359589                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total      8638942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1439824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3359589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        4799412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1439824                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       495057                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       1934880                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1439824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      4799412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       495057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       6734293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       469277                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       469277                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       264192                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       264192                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1466938                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46792704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46941676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       905471                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       905471    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       905471                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2096990125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2610564000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    941969061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      1919765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     17277885                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    961166711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19197650                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19226943                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     38424593                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    961166711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     21146708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     17277885                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    999591304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     17277885                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    929166253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    491459836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1437903974                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    526015606                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    896530248                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1422545854                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     17277885                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1455181859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1387990085                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2860449829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          276                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       472442                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44994                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         517437                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       472442                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       472442                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       472442                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44994                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        517437                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30015488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30096876                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16947328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       468992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              470269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          610                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264802                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        29293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    879252363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       495057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1859772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             881636486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1143610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      1919765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    491459836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      1919765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            496442976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1143610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      1949058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1370712200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      1919765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       495057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1859772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1378079462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    731030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448879500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          412                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          412                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              852852                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             281990                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      470268                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     264802                       # Number of write requests accepted
system.mem_ctrls.readBursts                    470268                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   264802                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    106                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16549                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15172737050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2350810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27514489550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32271.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58521.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       391                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   438535                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  246471                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                470267                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               264802                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  415471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    782                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.457369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.522765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.652955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1234      2.47%      2.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1201      2.40%      4.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          823      1.65%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          652      1.30%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          783      1.57%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          758      1.52%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          863      1.73%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          773      1.55%     14.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42877     85.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49964                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1141.174757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1025.298693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           152     36.89%     36.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.24%     37.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.24%     37.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           71     17.23%     54.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.24%     54.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     43.93%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.24%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           412                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     642.720874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    264.665065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.124023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            130     31.55%     31.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      3.16%     34.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      1.94%     36.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.24%     36.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.24%     37.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.49%     37.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.73%     38.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.24%     38.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.24%     38.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.24%     39.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           28      6.80%     45.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          223     54.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           412                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30090368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16947264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30096812                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16947328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       881.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       496.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    881.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    496.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34137540625                       # Total gap between requests
system.mem_ctrls.avgGap                      46441.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30008704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29293.288967914861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 879053637.824622511864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 495056.583557761158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1857897.559501032112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1173606.329210540978                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 1919764.985801268369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 491427965.266727566719                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 1919764.985801268369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       468992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          610                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1018805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27453167795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16805130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43497820                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  60106996405                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    982621875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 650810631760                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1311891375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50940.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58536.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     63415.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43892.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98536059.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    959591.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2482645.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1281143.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23631703665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1846740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8660726210                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2030                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1015                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23313287.561576                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    144052315.990944                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1015    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       774250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1015                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17762925000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  23662986875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2676810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2676810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2676810                       # number of overall hits
system.cpu.icache.overall_hits::total         2676810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10944375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10944375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10944375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10944375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2677062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2677062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2677062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2677062                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43430.059524                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43430.059524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43430.059524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43430.059524                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10547625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10547625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10547625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10547625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41855.654762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41855.654762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41855.654762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41855.654762                       # average overall mshr miss latency
system.cpu.icache.replacements                     83                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2676810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2676810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10944375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10944375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2677062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2677062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43430.059524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43430.059524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10547625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10547625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41855.654762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41855.654762                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.341975                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5867366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               497                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11805.565392                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.341975                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.795590                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.795590                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5354376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5354376                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       267674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           267674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       267674                       # number of overall hits
system.cpu.dcache.overall_hits::total          267674                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1301                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1301                       # number of overall misses
system.cpu.dcache.overall_misses::total          1301                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97267125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97267125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97267125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97267125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       268975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       268975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       268975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       268975                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004837                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004837                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004837                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004837                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74763.355111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74763.355111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74763.355111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74763.355111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          604                       # number of writebacks
system.cpu.dcache.writebacks::total               604                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1015                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1015                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1015                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1015                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77171000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77171000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22446250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22446250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003774                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003774                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003774                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003774                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76030.541872                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76030.541872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76030.541872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76030.541872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.325054                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.325054                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1012                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       164525                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          164525                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     58765625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     58765625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       165276                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       165276                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78249.833555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78249.833555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55514125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55514125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22446250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22446250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79761.673851                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79761.673851                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.186834                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.186834                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38501500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38501500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       103699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       103699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70002.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70002.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21656875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21656875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67889.890282                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67889.890282                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       733469                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       733469                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7667355000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7667355000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10453.550184                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10453.550184                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       111144                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       111144                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       622325                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       622325                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7380050570                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7380050570                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11858.836733                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11858.836733                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.579602                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              271921                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1528                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            177.958770                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.579602                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6944668                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6944668                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  41425911875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
