Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 11 16:56:42 2019
| Host         : DESKTOP-57OA683 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/PWM_Decoder_0/inst/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.966        0.000                      0                   37        0.223        0.000                      0                   37        3.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.966        0.000                      0                   37        0.223        0.000                      0                   37        3.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 2.285ns (58.232%)  route 1.639ns (41.768%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/Q
                         net (fo=2, routed)           0.443     7.090    design_1_i/PWM_Decoder_0/inst/cnt_div[2]
    SLICE_X110Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.764 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.992    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.106    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2_n_0
    SLICE_X110Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.220    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__3_n_0
    SLICE_X110Y114       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.554 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__4/O[1]
                         net (fo=1, routed)           0.816     9.371    design_1_i/PWM_Decoder_0/inst/data0[22]
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.303     9.674 r  design_1_i/PWM_Decoder_0/inst/cnt_div[22]_i_1/O
                         net (fo=1, routed)           0.379    10.053    design_1_i/PWM_Decoder_0/inst/cnt_div_0[22]
    SLICE_X111Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[22]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y113       FDCE (Setup_fdce_C_D)       -0.047    14.018    design_1_i/PWM_Decoder_0/inst/cnt_div_reg[22]
  -------------------------------------------------------------------
                         required time                         14.018    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_div_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 2.303ns (64.654%)  route 1.259ns (35.346%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/Q
                         net (fo=2, routed)           0.443     7.090    design_1_i/PWM_Decoder_0/inst/cnt_div[2]
    SLICE_X110Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.764 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.992    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.106    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2_n_0
    SLICE_X110Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.220    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__3_n_0
    SLICE_X110Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.334    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__4_n_0
    SLICE_X110Y115       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.573 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__5/O[2]
                         net (fo=1, routed)           0.816     9.389    design_1_i/PWM_Decoder_0/inst/data0[27]
    SLICE_X111Y114       LUT5 (Prop_lut5_I4_O)        0.302     9.691 r  design_1_i/PWM_Decoder_0/inst/cnt_div[27]_i_1/O
                         net (fo=1, routed)           0.000     9.691    design_1_i/PWM_Decoder_0/inst/cnt_div_0[27]
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[27]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y114       FDCE (Setup_fdce_C_D)        0.032    14.097    design_1_i/PWM_Decoder_0/inst/cnt_div_reg[27]
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_div_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 2.399ns (68.701%)  route 1.093ns (31.299%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/Q
                         net (fo=2, routed)           0.443     7.090    design_1_i/PWM_Decoder_0/inst/cnt_div[2]
    SLICE_X110Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.764 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.992    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.106    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2_n_0
    SLICE_X110Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.220    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__3_n_0
    SLICE_X110Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.334    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__4_n_0
    SLICE_X110Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.668 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__5/O[1]
                         net (fo=1, routed)           0.649     9.318    design_1_i/PWM_Decoder_0/inst/data0[26]
    SLICE_X111Y114       LUT5 (Prop_lut5_I4_O)        0.303     9.621 r  design_1_i/PWM_Decoder_0/inst/cnt_div[26]_i_1/O
                         net (fo=1, routed)           0.000     9.621    design_1_i/PWM_Decoder_0/inst/cnt_div_0[26]
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[26]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y114       FDCE (Setup_fdce_C_D)        0.031    14.096    design_1_i/PWM_Decoder_0/inst/cnt_div_reg[26]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_div_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 2.153ns (63.252%)  route 1.251ns (36.748%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/Q
                         net (fo=2, routed)           0.443     7.090    design_1_i/PWM_Decoder_0/inst/cnt_div[2]
    SLICE_X110Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.764 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.992    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.106    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2_n_0
    SLICE_X110Y113       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.419 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__3/O[3]
                         net (fo=1, routed)           0.807     9.227    design_1_i/PWM_Decoder_0/inst/data0[20]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.306     9.533 r  design_1_i/PWM_Decoder_0/inst/cnt_div[20]_i_1/O
                         net (fo=1, routed)           0.000     9.533    design_1_i/PWM_Decoder_0/inst/cnt_div_0[20]
    SLICE_X112Y112       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.856    13.621    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y112       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[20]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X112Y112       FDCE (Setup_fdce_C_D)        0.081    14.147    design_1_i/PWM_Decoder_0/inst/cnt_div_reg[20]
  -------------------------------------------------------------------
                         required time                         14.147    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_div_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.828ns (24.815%)  route 2.509ns (75.185%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[4]/Q
                         net (fo=2, routed)           0.873     7.457    design_1_i/PWM_Decoder_0/inst/cnt_div[4]
    SLICE_X111Y110       LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  design_1_i/PWM_Decoder_0/inst/cnt_div[27]_i_6/O
                         net (fo=2, routed)           0.454     8.035    design_1_i/PWM_Decoder_0/inst/cnt_div[27]_i_6_n_0
    SLICE_X112Y111       LUT5 (Prop_lut5_I4_O)        0.124     8.159 r  design_1_i/PWM_Decoder_0/inst/cnt_div[27]_i_3/O
                         net (fo=27, routed)          1.182     9.341    design_1_i/PWM_Decoder_0/inst/cnt_div[27]_i_3_n_0
    SLICE_X111Y114       LUT5 (Prop_lut5_I2_O)        0.124     9.465 r  design_1_i/PWM_Decoder_0/inst/cnt_div[25]_i_1/O
                         net (fo=1, routed)           0.000     9.465    design_1_i/PWM_Decoder_0/inst/cnt_div_0[25]
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[25]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y114       FDCE (Setup_fdce_C_D)        0.031    14.096    design_1_i/PWM_Decoder_0/inst/cnt_div_reg[25]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_div_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 2.267ns (67.278%)  route 1.103ns (32.722%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/Q
                         net (fo=2, routed)           0.443     7.090    design_1_i/PWM_Decoder_0/inst/cnt_div[2]
    SLICE_X110Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.764 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.992    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.106    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2_n_0
    SLICE_X110Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.220    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__3_n_0
    SLICE_X110Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.533 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__4/O[3]
                         net (fo=1, routed)           0.659     9.192    design_1_i/PWM_Decoder_0/inst/data0[24]
    SLICE_X112Y114       LUT5 (Prop_lut5_I4_O)        0.306     9.498 r  design_1_i/PWM_Decoder_0/inst/cnt_div[24]_i_1/O
                         net (fo=1, routed)           0.000     9.498    design_1_i/PWM_Decoder_0/inst/cnt_div_0[24]
    SLICE_X112Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[24]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X112Y114       FDCE (Setup_fdce_C_D)        0.081    14.146    design_1_i/PWM_Decoder_0/inst/cnt_div_reg[24]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.828ns (25.037%)  route 2.479ns (74.963%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.456     6.585 r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[4]/Q
                         net (fo=2, routed)           0.873     7.457    design_1_i/PWM_Decoder_0/inst/cnt_div[4]
    SLICE_X111Y110       LUT6 (Prop_lut6_I0_O)        0.124     7.581 f  design_1_i/PWM_Decoder_0/inst/cnt_div[27]_i_6/O
                         net (fo=2, routed)           0.651     8.232    design_1_i/PWM_Decoder_0/inst/cnt_div[27]_i_6_n_0
    SLICE_X111Y111       LUT6 (Prop_lut6_I1_O)        0.124     8.356 r  design_1_i/PWM_Decoder_0/inst/clk_div_i_2/O
                         net (fo=1, routed)           0.956     9.312    design_1_i/PWM_Decoder_0/inst/clk_div_i_2_n_0
    SLICE_X111Y113       LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  design_1_i/PWM_Decoder_0/inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     9.436    design_1_i/PWM_Decoder_0/inst/p_0_in
    SLICE_X111Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/clk_div_reg/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X111Y113       FDCE (Setup_fdce_C_D)        0.029    14.094    design_1_i/PWM_Decoder_0/inst/clk_div_reg
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.828ns (24.774%)  route 2.514ns (75.226%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[4]/Q
                         net (fo=2, routed)           0.873     7.457    design_1_i/PWM_Decoder_0/inst/cnt_div[4]
    SLICE_X111Y110       LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  design_1_i/PWM_Decoder_0/inst/cnt_div[27]_i_6/O
                         net (fo=2, routed)           0.454     8.035    design_1_i/PWM_Decoder_0/inst/cnt_div[27]_i_6_n_0
    SLICE_X112Y111       LUT5 (Prop_lut5_I4_O)        0.124     8.159 r  design_1_i/PWM_Decoder_0/inst/cnt_div[27]_i_3/O
                         net (fo=27, routed)          1.188     9.347    design_1_i/PWM_Decoder_0/inst/cnt_div[27]_i_3_n_0
    SLICE_X112Y114       LUT5 (Prop_lut5_I2_O)        0.124     9.471 r  design_1_i/PWM_Decoder_0/inst/cnt_div[23]_i_1/O
                         net (fo=1, routed)           0.000     9.471    design_1_i/PWM_Decoder_0/inst/cnt_div_0[23]
    SLICE_X112Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y114       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[23]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X112Y114       FDCE (Setup_fdce_C_D)        0.077    14.142    design_1_i/PWM_Decoder_0/inst/cnt_div_reg[23]
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  4.671    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_div_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 2.075ns (62.218%)  route 1.260ns (37.782%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/Q
                         net (fo=2, routed)           0.443     7.090    design_1_i/PWM_Decoder_0/inst/cnt_div[2]
    SLICE_X110Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.764 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.992    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.106    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2_n_0
    SLICE_X110Y113       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.345 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__3/O[2]
                         net (fo=1, routed)           0.817     9.162    design_1_i/PWM_Decoder_0/inst/data0[19]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.302     9.464 r  design_1_i/PWM_Decoder_0/inst/cnt_div[19]_i_1/O
                         net (fo=1, routed)           0.000     9.464    design_1_i/PWM_Decoder_0/inst/cnt_div_0[19]
    SLICE_X112Y112       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.856    13.621    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y112       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[19]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X112Y112       FDCE (Setup_fdce_C_D)        0.077    14.143    design_1_i/PWM_Decoder_0/inst/cnt_div_reg[19]
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_div_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 2.055ns (62.325%)  route 1.242ns (37.675%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.055     6.129    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y110       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[2]/Q
                         net (fo=2, routed)           0.443     7.090    design_1_i/PWM_Decoder_0/inst/cnt_div[2]
    SLICE_X110Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.764 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__0_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.992    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__1_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.106    design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__2_n_0
    SLICE_X110Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.328 r  design_1_i/PWM_Decoder_0/inst/cnt_div0_carry__3/O[0]
                         net (fo=1, routed)           0.799     9.127    design_1_i/PWM_Decoder_0/inst/data0[17]
    SLICE_X112Y113       LUT5 (Prop_lut5_I4_O)        0.299     9.426 r  design_1_i/PWM_Decoder_0/inst/cnt_div[17]_i_1/O
                         net (fo=1, routed)           0.000     9.426    design_1_i/PWM_Decoder_0/inst/cnt_div_0[17]
    SLICE_X112Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.855    13.620    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[17]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X112Y113       FDCE (Setup_fdce_C_D)        0.077    14.142    design_1_i/PWM_Decoder_0/inst/cnt_div_reg[17]
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  4.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.185%)  route 0.128ns (40.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.717     1.804    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.141     1.945 f  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[0]/Q
                         net (fo=3, routed)           0.128     2.073    design_1_i/PWM_Decoder_0/inst/cnt_div[0]
    SLICE_X111Y109       LUT1 (Prop_lut1_I0_O)        0.045     2.118 r  design_1_i/PWM_Decoder_0/inst/cnt_div[0]_i_1/O
                         net (fo=1, routed)           0.000     2.118    design_1_i/PWM_Decoder_0/inst/cnt_div_0[0]
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.993     2.335    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[0]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X111Y109       FDCE (Hold_fdce_C_D)         0.091     1.895    design_1_i/PWM_Decoder_0/inst/cnt_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.714     1.801    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y112       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDCE (Prop_fdce_C_Q)         0.141     1.942 r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/Q
                         net (fo=12, routed)          0.168     2.110    design_1_i/RGB_LED_0/inst/counter_256[3]
    SLICE_X107Y112       LUT5 (Prop_lut5_I3_O)        0.042     2.152 r  design_1_i/RGB_LED_0/inst/counter_256[4]_i_1/O
                         net (fo=1, routed)           0.000     2.152    design_1_i/RGB_LED_0/inst/next_counter_256[4]
    SLICE_X107Y112       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.987     2.329    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y112       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
                         clock pessimism             -0.529     1.801    
    SLICE_X107Y112       FDCE (Hold_fdce_C_D)         0.107     1.908    design_1_i/RGB_LED_0/inst/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.714     1.801    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y112       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDCE (Prop_fdce_C_Q)         0.141     1.942 r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/Q
                         net (fo=12, routed)          0.168     2.110    design_1_i/RGB_LED_0/inst/counter_256[3]
    SLICE_X107Y112       LUT4 (Prop_lut4_I0_O)        0.045     2.155 r  design_1_i/RGB_LED_0/inst/counter_256[3]_i_1/O
                         net (fo=1, routed)           0.000     2.155    design_1_i/RGB_LED_0/inst/next_counter_256[3]
    SLICE_X107Y112       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.987     2.329    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y112       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                         clock pessimism             -0.529     1.801    
    SLICE_X107Y112       FDCE (Hold_fdce_C_D)         0.091     1.892    design_1_i/RGB_LED_0/inst/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.281%)  route 0.191ns (50.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/Q
                         net (fo=8, routed)           0.191     2.132    design_1_i/RGB_LED_0/inst/counter_256[6]
    SLICE_X107Y112       LUT4 (Prop_lut4_I3_O)        0.045     2.177 r  design_1_i/RGB_LED_0/inst/counter_256[7]_i_1/O
                         net (fo=1, routed)           0.000     2.177    design_1_i/RGB_LED_0/inst/next_counter_256[7]
    SLICE_X107Y112       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.987     2.329    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y112       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
                         clock pessimism             -0.514     1.816    
    SLICE_X107Y112       FDCE (Hold_fdce_C_D)         0.092     1.908    design_1_i/RGB_LED_0/inst/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=15, routed)          0.182     2.122    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X109Y113       LUT6 (Prop_lut6_I2_O)        0.045     2.167 r  design_1_i/RGB_LED_0/inst/counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     2.167    design_1_i/RGB_LED_0/inst/next_counter_256[5]
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
                         clock pessimism             -0.529     1.800    
    SLICE_X109Y113       FDCE (Hold_fdce_C_D)         0.092     1.892    design_1_i/RGB_LED_0/inst/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=15, routed)          0.203     2.143    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X109Y113       LUT2 (Prop_lut2_I1_O)        0.042     2.185 r  design_1_i/RGB_LED_0/inst/counter_256[1]_i_1/O
                         net (fo=1, routed)           0.000     2.185    design_1_i/RGB_LED_0/inst/next_counter_256[1]
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                         clock pessimism             -0.529     1.800    
    SLICE_X109Y113       FDCE (Hold_fdce_C_D)         0.107     1.907    design_1_i/RGB_LED_0/inst/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/Q
                         net (fo=8, routed)           0.193     2.134    design_1_i/RGB_LED_0/inst/counter_256[6]
    SLICE_X109Y113       LUT6 (Prop_lut6_I0_O)        0.045     2.179 r  design_1_i/RGB_LED_0/inst/counter_256[6]_i_1/O
                         net (fo=1, routed)           0.000     2.179    design_1_i/RGB_LED_0/inst/next_counter_256[6]
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                         clock pessimism             -0.529     1.800    
    SLICE_X109Y113       FDCE (Hold_fdce_C_D)         0.092     1.892    design_1_i/RGB_LED_0/inst/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/cnt_div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.899%)  route 0.202ns (49.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.716     1.803    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y111       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDCE (Prop_fdce_C_Q)         0.164     1.967 f  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[9]/Q
                         net (fo=29, routed)          0.202     2.168    design_1_i/PWM_Decoder_0/inst/cnt_div[9]
    SLICE_X112Y111       LUT5 (Prop_lut5_I1_O)        0.045     2.213 r  design_1_i/PWM_Decoder_0/inst/cnt_div[7]_i_1/O
                         net (fo=1, routed)           0.000     2.213    design_1_i/PWM_Decoder_0/inst/cnt_div_0[7]
    SLICE_X112Y111       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.992     2.334    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y111       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[7]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X112Y111       FDCE (Hold_fdce_C_D)         0.121     1.924    design_1_i/PWM_Decoder_0/inst/cnt_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDCE (Prop_fdce_C_Q)         0.141     1.941 f  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=15, routed)          0.203     2.143    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X109Y113       LUT1 (Prop_lut1_I0_O)        0.045     2.188 r  design_1_i/RGB_LED_0/inst/counter_256[0]_i_1/O
                         net (fo=1, routed)           0.000     2.188    design_1_i/RGB_LED_0/inst/next_counter_256[0]
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y113       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                         clock pessimism             -0.529     1.800    
    SLICE_X109Y113       FDCE (Hold_fdce_C_D)         0.091     1.891    design_1_i/RGB_LED_0/inst/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/PWM_Decoder_0/inst/cnt_div_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_Decoder_0/inst/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.254ns (60.374%)  route 0.167ns (39.626%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.714     1.801    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X112Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDCE (Prop_fdce_C_Q)         0.164     1.965 r  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[17]/Q
                         net (fo=3, routed)           0.115     2.080    design_1_i/PWM_Decoder_0/inst/cnt_div[17]
    SLICE_X111Y113       LUT6 (Prop_lut6_I4_O)        0.045     2.125 r  design_1_i/PWM_Decoder_0/inst/clk_div_i_5/O
                         net (fo=1, routed)           0.051     2.176    design_1_i/PWM_Decoder_0/inst/clk_div_i_5_n_0
    SLICE_X111Y113       LUT6 (Prop_lut6_I4_O)        0.045     2.221 r  design_1_i/PWM_Decoder_0/inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.221    design_1_i/PWM_Decoder_0/inst/p_0_in
    SLICE_X111Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.989     2.331    design_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y113       FDCE                                         r  design_1_i/PWM_Decoder_0/inst/clk_div_reg/C
                         clock pessimism             -0.516     1.816    
    SLICE_X111Y113       FDCE (Hold_fdce_C_D)         0.091     1.907    design_1_i/PWM_Decoder_0/inst/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y109  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y111  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y111  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y111  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y113  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y112  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y112  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y112  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y113  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y112  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y114  design_1_i/PWM_Decoder_0/inst/cnt_div_reg[21]/C



