Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 18 17:06:56 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_timing_summary_routed.rpt -pb TOP_UART_timing_summary_routed.pb -rpx TOP_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.030        0.000                      0                   55        0.151        0.000                      0                   55        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.030        0.000                      0                   55        0.151        0.000                      0                   55        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.082ns (30.942%)  route 2.415ns (69.058%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.807     5.328    U_Uart/U_Rx/CLK
    SLICE_X5Y107         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.856     6.640    U_Uart/U_Rx/tick_count[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.150     6.790 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_4/O
                         net (fo=6, routed)           0.477     7.267    U_Uart/U_Rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.326     7.593 r  U_Uart/U_Rx/data[7]_i_2/O
                         net (fo=2, routed)           0.608     8.201    U_Uart/U_Rx/data[7]_i_2_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I1_O)        0.150     8.351 r  U_Uart/U_Rx/data[7]_i_1/O
                         net (fo=1, routed)           0.474     8.825    U_Uart/U_Rx/data_next[7]
    SLICE_X7Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.681    15.022    U_Uart/U_Rx/CLK
    SLICE_X7Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[7]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X7Y107         FDCE (Setup_fdce_C_CE)      -0.413    14.855    U_Uart/U_Rx/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 U_Uart/U_btn_Debounce/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.794ns (22.454%)  route 2.742ns (77.546%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.622     5.143    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.518     5.661 r  U_Uart/U_btn_Debounce/tick_reg_reg/Q
                         net (fo=17, routed)          1.409     7.070    U_Uart/U_Tx/tick
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.194 r  U_Uart/U_Tx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=4, routed)           0.688     7.882    U_Uart/U_Tx/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X1Y107         LUT3 (Prop_lut3_I1_O)        0.152     8.034 r  U_Uart/U_Tx/tx_i_1/O
                         net (fo=1, routed)           0.645     8.679    U_Uart/U_Tx/tx_next
    SLICE_X1Y108         FDPE                                         r  U_Uart/U_Tx/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.682    15.023    U_Uart/U_Tx/CLK
    SLICE_X1Y108         FDPE                                         r  U_Uart/U_Tx/tx_reg/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X1Y108         FDPE (Setup_fdpe_C_CE)      -0.407    14.768    U_Uart/U_Tx/tx_reg
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 U_Uart/U_btn_Debounce/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.890ns (22.443%)  route 3.076ns (77.557%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.622     5.143    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.518     5.661 r  U_Uart/U_btn_Debounce/tick_reg_reg/Q
                         net (fo=17, routed)          1.746     7.407    U_Uart/U_Rx/tick
    SLICE_X4Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.531 r  U_Uart/U_Rx/r_rx_done_i_2/O
                         net (fo=2, routed)           0.843     8.374    U_Uart/U_Rx/r_rx_done_i_2_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.124     8.498 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.487     8.984    U_Uart/U_Rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I1_O)        0.124     9.108 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.108    U_Uart/U_Rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    15.024    U_Uart/U_Rx/CLK
    SLICE_X2Y106         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.081    15.257    U_Uart/U_Rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 U_Uart/U_btn_Debounce/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.890ns (22.506%)  route 3.065ns (77.494%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.622     5.143    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.518     5.661 f  U_Uart/U_btn_Debounce/tick_reg_reg/Q
                         net (fo=17, routed)          1.746     7.407    U_Uart/U_Rx/tick
    SLICE_X4Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.531 f  U_Uart/U_Rx/r_rx_done_i_2/O
                         net (fo=2, routed)           0.843     8.374    U_Uart/U_Rx/r_rx_done_i_2_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.124     8.498 f  U_Uart/U_Rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.476     8.973    U_Uart/U_Rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I1_O)        0.124     9.097 r  U_Uart/U_Rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.097    U_Uart/U_Rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    15.024    U_Uart/U_Rx/CLK
    SLICE_X2Y106         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.077    15.253    U_Uart/U_Rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.056ns (29.941%)  route 2.471ns (70.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.807     5.328    U_Uart/U_Rx/CLK
    SLICE_X5Y107         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.856     6.640    U_Uart/U_Rx/tick_count[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.150     6.790 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_4/O
                         net (fo=6, routed)           0.528     7.318    U_Uart/U_Rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326     7.644 r  U_Uart/U_Rx/data[2]_i_2/O
                         net (fo=2, routed)           0.437     8.080    U_Uart/U_Rx/data[2]_i_2_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I1_O)        0.124     8.204 r  U_Uart/U_Rx/data[2]_i_1/O
                         net (fo=1, routed)           0.651     8.855    U_Uart/U_Rx/data_next[2]
    SLICE_X6Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.681    15.022    U_Uart/U_Rx/CLK
    SLICE_X6Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[2]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X6Y107         FDCE (Setup_fdce_C_CE)      -0.169    15.099    U_Uart/U_Rx/data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 1.051ns (33.140%)  route 2.120ns (66.860%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.807     5.328    U_Uart/U_Rx/CLK
    SLICE_X5Y107         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.856     6.640    U_Uart/U_Rx/tick_count[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.150     6.790 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_4/O
                         net (fo=6, routed)           0.341     7.131    U_Uart/U_Rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326     7.457 r  U_Uart/U_Rx/data[6]_i_2/O
                         net (fo=2, routed)           0.541     7.998    U_Uart/U_Rx/data[6]_i_2_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.119     8.117 r  U_Uart/U_Rx/data[6]_i_1/O
                         net (fo=1, routed)           0.383     8.500    U_Uart/U_Rx/data_next[6]
    SLICE_X1Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.682    15.023    U_Uart/U_Rx/CLK
    SLICE_X1Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[6]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y107         FDCE (Setup_fdce_C_CE)      -0.413    14.842    U_Uart/U_Rx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 1.056ns (32.366%)  route 2.207ns (67.634%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.807     5.328    U_Uart/U_Rx/CLK
    SLICE_X5Y107         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.856     6.640    U_Uart/U_Rx/tick_count[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.150     6.790 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_4/O
                         net (fo=6, routed)           0.528     7.318    U_Uart/U_Rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326     7.644 r  U_Uart/U_Rx/data[2]_i_2/O
                         net (fo=2, routed)           0.445     8.089    U_Uart/U_Rx/data[2]_i_2_n_0
    SLICE_X3Y107         LUT4 (Prop_lut4_I1_O)        0.124     8.213 r  U_Uart/U_Rx/data[0]_i_1/O
                         net (fo=1, routed)           0.378     8.591    U_Uart/U_Rx/data_next[0]
    SLICE_X3Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.682    15.023    U_Uart/U_Rx/CLK
    SLICE_X3Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[0]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y107         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_Uart/U_Rx/data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.082ns (35.539%)  route 1.963ns (64.461%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.807     5.328    U_Uart/U_Rx/CLK
    SLICE_X5Y107         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.856     6.640    U_Uart/U_Rx/tick_count[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.150     6.790 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_4/O
                         net (fo=6, routed)           0.336     7.126    U_Uart/U_Rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326     7.452 r  U_Uart/U_Rx/data[3]_i_2/O
                         net (fo=2, routed)           0.577     8.030    U_Uart/U_Rx/data[3]_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.150     8.180 r  U_Uart/U_Rx/data[1]_i_1/O
                         net (fo=1, routed)           0.193     8.373    U_Uart/U_Rx/data_next[1]
    SLICE_X0Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.682    15.023    U_Uart/U_Rx/CLK
    SLICE_X0Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[1]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y107         FDCE (Setup_fdce_C_CE)      -0.407    14.848    U_Uart/U_Rx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.056ns (32.427%)  route 2.201ns (67.573%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.807     5.328    U_Uart/U_Rx/CLK
    SLICE_X5Y107         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.856     6.640    U_Uart/U_Rx/tick_count[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.150     6.790 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_4/O
                         net (fo=6, routed)           0.341     7.131    U_Uart/U_Rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326     7.457 r  U_Uart/U_Rx/data[6]_i_2/O
                         net (fo=2, routed)           0.541     7.998    U_Uart/U_Rx/data[6]_i_2_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.124     8.122 r  U_Uart/U_Rx/data[4]_i_1/O
                         net (fo=1, routed)           0.463     8.585    U_Uart/U_Rx/data_next[4]
    SLICE_X2Y108         FDCE                                         r  U_Uart/U_Rx/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.682    15.023    U_Uart/U_Rx/CLK
    SLICE_X2Y108         FDCE                                         r  U_Uart/U_Rx/data_reg[4]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y108         FDCE (Setup_fdce_C_CE)      -0.169    15.086    U_Uart/U_Rx/data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 1.056ns (33.454%)  route 2.101ns (66.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.807     5.328    U_Uart/U_Rx/CLK
    SLICE_X5Y107         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.856     6.640    U_Uart/U_Rx/tick_count[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.150     6.790 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_4/O
                         net (fo=6, routed)           0.336     7.126    U_Uart/U_Rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326     7.452 r  U_Uart/U_Rx/data[3]_i_2/O
                         net (fo=2, routed)           0.577     8.030    U_Uart/U_Rx/data[3]_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.124     8.154 r  U_Uart/U_Rx/data[3]_i_1/O
                         net (fo=1, routed)           0.331     8.485    U_Uart/U_Rx/data_next[3]
    SLICE_X0Y106         FDCE                                         r  U_Uart/U_Rx/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    15.024    U_Uart/U_Rx/CLK
    SLICE_X0Y106         FDCE                                         r  U_Uart/U_Rx/data_reg[3]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y106         FDCE (Setup_fdce_C_CE)      -0.205    15.051    U_Uart/U_Rx/data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X7Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_Uart/U_btn_Debounce/count_reg_reg[7]/Q
                         net (fo=6, routed)           0.099     1.713    U_Uart/U_btn_Debounce/count_reg[7]
    SLICE_X6Y92          LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  U_Uart/U_btn_Debounce/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.758    U_Uart/U_btn_Debounce/count_next[9]
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.988    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[9]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X6Y92          FDCE (Hold_fdce_C_D)         0.121     1.607    U_Uart/U_btn_Debounce/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X7Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_Uart/U_btn_Debounce/count_reg_reg[7]/Q
                         net (fo=6, routed)           0.101     1.715    U_Uart/U_btn_Debounce/count_reg[7]
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  U_Uart/U_btn_Debounce/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    U_Uart/U_btn_Debounce/count_next[0]
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.988    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[0]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X6Y92          FDCE (Hold_fdce_C_D)         0.120     1.606    U_Uart/U_btn_Debounce/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.209ns (32.907%)  route 0.426ns (67.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_Uart/U_btn_Debounce/tick_reg_reg/Q
                         net (fo=17, routed)          0.426     2.063    U_Uart/U_Rx/tick
    SLICE_X2Y106         LUT5 (Prop_lut5_I0_O)        0.045     2.108 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.108    U_Uart/U_Rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.950     2.078    U_Uart/U_Rx/CLK
    SLICE_X2Y106         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.249     1.829    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121     1.950    U_Uart/U_Rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.804%)  route 0.428ns (67.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_Uart/U_btn_Debounce/tick_reg_reg/Q
                         net (fo=17, routed)          0.428     2.065    U_Uart/U_Rx/tick
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.045     2.110 r  U_Uart/U_Rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.110    U_Uart/U_Rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.950     2.078    U_Uart/U_Rx/CLK
    SLICE_X2Y106         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.249     1.829    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.120     1.949    U_Uart/U_Rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (31.992%)  route 0.444ns (68.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_Uart/U_btn_Debounce/tick_reg_reg/Q
                         net (fo=17, routed)          0.444     2.082    U_Uart/U_Tx/tick
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  U_Uart/U_Tx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.127    U_Uart/U_Tx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y107         FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.949     2.077    U_Uart/U_Tx/CLK
    SLICE_X2Y107         FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.121     1.949    U_Uart/U_Tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.895%)  route 0.446ns (68.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_Uart/U_btn_Debounce/tick_reg_reg/Q
                         net (fo=17, routed)          0.446     2.084    U_Uart/U_Rx/tick
    SLICE_X2Y107         LUT6 (Prop_lut6_I3_O)        0.045     2.129 r  U_Uart/U_Rx/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.129    U_Uart/U_Rx/data_count[1]_i_1_n_0
    SLICE_X2Y107         FDCE                                         r  U_Uart/U_Rx/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.949     2.077    U_Uart/U_Rx/CLK
    SLICE_X2Y107         FDCE                                         r  U_Uart/U_Rx/data_count_reg[1]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.120     1.948    U_Uart/U_Rx/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_Uart/U_Rx/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.401%)  route 0.097ns (31.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.675     1.559    U_Uart/U_Rx/CLK
    SLICE_X2Y106         FDCE                                         r  U_Uart/U_Rx/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  U_Uart/U_Rx/data_count_reg[0]/Q
                         net (fo=8, routed)           0.097     1.819    U_Uart/U_Rx/data_count[0]
    SLICE_X3Y106         LUT4 (Prop_lut4_I0_O)        0.045     1.864 r  U_Uart/U_Rx/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U_Uart/U_Rx/data_count[2]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  U_Uart/U_Rx/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.950     2.078    U_Uart/U_Rx/CLK
    SLICE_X3Y106         FDCE                                         r  U_Uart/U_Rx/data_count_reg[2]/C
                         clock pessimism             -0.506     1.572    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.091     1.663    U_Uart/U_Rx/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_Uart/U_btn_Debounce/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.128     1.765    U_Uart/U_btn_Debounce/count_reg[0]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.048     1.813 r  U_Uart/U_btn_Debounce/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    U_Uart/U_btn_Debounce/count_next[3]
    SLICE_X7Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.988    U_Uart/U_btn_Debounce/CLK
    SLICE_X7Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.107     1.593    U_Uart/U_btn_Debounce/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_Uart/U_btn_Debounce/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.128     1.765    U_Uart/U_btn_Debounce/count_reg[0]
    SLICE_X7Y92          LUT4 (Prop_lut4_I2_O)        0.045     1.810 r  U_Uart/U_btn_Debounce/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U_Uart/U_btn_Debounce/count_next[2]
    SLICE_X7Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.988    U_Uart/U_btn_Debounce/CLK
    SLICE_X7Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[2]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.091     1.577    U_Uart/U_btn_Debounce/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X6Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_Uart/U_btn_Debounce/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.129     1.766    U_Uart/U_btn_Debounce/count_reg[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  U_Uart/U_btn_Debounce/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.811    U_Uart/U_btn_Debounce/count_next[4]
    SLICE_X7Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.988    U_Uart/U_btn_Debounce/CLK
    SLICE_X7Y92          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[4]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.092     1.578    U_Uart/U_btn_Debounce/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106   U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106   U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106   U_Uart/U_Rx/data_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y107   U_Uart/U_Rx/data_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106   U_Uart/U_Rx/data_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107   U_Uart/U_Rx/data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107   U_Uart/U_Rx/data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y107   U_Uart/U_Rx/data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106   U_Uart/U_Rx/data_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92    U_Uart/U_btn_Debounce/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y91    U_Uart/U_btn_Debounce/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92    U_Uart/U_btn_Debounce/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92    U_Uart/U_btn_Debounce/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92    U_Uart/U_btn_Debounce/count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    U_Uart/U_btn_Debounce/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    U_Uart/U_btn_Debounce/count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92    U_Uart/U_btn_Debounce/count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92    U_Uart/U_btn_Debounce/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92    U_Uart/U_btn_Debounce/count_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106   U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106   U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106   U_Uart/U_Rx/data_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107   U_Uart/U_Rx/data_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106   U_Uart/U_Rx/data_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_Uart/U_Rx/data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   U_Uart/U_Rx/data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y107   U_Uart/U_Rx/data_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y107   U_Uart/U_Rx/data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106   U_Uart/U_Rx/data_reg[3]/C



