
Tx_M4_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2cc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800b56c  0800b56c  0000c56c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b644  0800b644  0000d170  2**0
                  CONTENTS
  4 .ARM          00000008  0800b644  0800b644  0000c644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b64c  0800b64c  0000d170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b64c  0800b64c  0000c64c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b650  0800b650  0000c650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  24000000  0800b654  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001dfc  24000170  0800b7c4  0000d170  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24001f6c  0800b7c4  0000df6c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000d170  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001abd9  00000000  00000000  0000d19e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c23  00000000  00000000  00027d77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e8  00000000  00000000  0002b9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e4f  00000000  00000000  0002cc88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003cdc6  00000000  00000000  0002dad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b934  00000000  00000000  0006a89d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017f4e8  00000000  00000000  000861d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002056b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005294  00000000  00000000  002056fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  0020a990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000170 	.word	0x24000170
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b554 	.word	0x0800b554

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000174 	.word	0x24000174
 80002dc:	0800b554 	.word	0x0800b554

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000674:	4b3d      	ldr	r3, [pc, #244]	@ (800076c <SystemInit+0xfc>)
 8000676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800067a:	4a3c      	ldr	r2, [pc, #240]	@ (800076c <SystemInit+0xfc>)
 800067c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000684:	4b39      	ldr	r3, [pc, #228]	@ (800076c <SystemInit+0xfc>)
 8000686:	691b      	ldr	r3, [r3, #16]
 8000688:	4a38      	ldr	r2, [pc, #224]	@ (800076c <SystemInit+0xfc>)
 800068a:	f043 0310 	orr.w	r3, r3, #16
 800068e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000690:	4b37      	ldr	r3, [pc, #220]	@ (8000770 <SystemInit+0x100>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f003 030f 	and.w	r3, r3, #15
 8000698:	2b06      	cmp	r3, #6
 800069a:	d807      	bhi.n	80006ac <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800069c:	4b34      	ldr	r3, [pc, #208]	@ (8000770 <SystemInit+0x100>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f023 030f 	bic.w	r3, r3, #15
 80006a4:	4a32      	ldr	r2, [pc, #200]	@ (8000770 <SystemInit+0x100>)
 80006a6:	f043 0307 	orr.w	r3, r3, #7
 80006aa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006ac:	4b31      	ldr	r3, [pc, #196]	@ (8000774 <SystemInit+0x104>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a30      	ldr	r2, [pc, #192]	@ (8000774 <SystemInit+0x104>)
 80006b2:	f043 0301 	orr.w	r3, r3, #1
 80006b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006b8:	4b2e      	ldr	r3, [pc, #184]	@ (8000774 <SystemInit+0x104>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006be:	4b2d      	ldr	r3, [pc, #180]	@ (8000774 <SystemInit+0x104>)
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	492c      	ldr	r1, [pc, #176]	@ (8000774 <SystemInit+0x104>)
 80006c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000778 <SystemInit+0x108>)
 80006c6:	4013      	ands	r3, r2
 80006c8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ca:	4b29      	ldr	r3, [pc, #164]	@ (8000770 <SystemInit+0x100>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	f003 0308 	and.w	r3, r3, #8
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d007      	beq.n	80006e6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d6:	4b26      	ldr	r3, [pc, #152]	@ (8000770 <SystemInit+0x100>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f023 030f 	bic.w	r3, r3, #15
 80006de:	4a24      	ldr	r2, [pc, #144]	@ (8000770 <SystemInit+0x100>)
 80006e0:	f043 0307 	orr.w	r3, r3, #7
 80006e4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006e6:	4b23      	ldr	r3, [pc, #140]	@ (8000774 <SystemInit+0x104>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006ec:	4b21      	ldr	r3, [pc, #132]	@ (8000774 <SystemInit+0x104>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006f2:	4b20      	ldr	r3, [pc, #128]	@ (8000774 <SystemInit+0x104>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000774 <SystemInit+0x104>)
 80006fa:	4a20      	ldr	r2, [pc, #128]	@ (800077c <SystemInit+0x10c>)
 80006fc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000774 <SystemInit+0x104>)
 8000700:	4a1f      	ldr	r2, [pc, #124]	@ (8000780 <SystemInit+0x110>)
 8000702:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000704:	4b1b      	ldr	r3, [pc, #108]	@ (8000774 <SystemInit+0x104>)
 8000706:	4a1f      	ldr	r2, [pc, #124]	@ (8000784 <SystemInit+0x114>)
 8000708:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800070a:	4b1a      	ldr	r3, [pc, #104]	@ (8000774 <SystemInit+0x104>)
 800070c:	2200      	movs	r2, #0
 800070e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000710:	4b18      	ldr	r3, [pc, #96]	@ (8000774 <SystemInit+0x104>)
 8000712:	4a1c      	ldr	r2, [pc, #112]	@ (8000784 <SystemInit+0x114>)
 8000714:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000716:	4b17      	ldr	r3, [pc, #92]	@ (8000774 <SystemInit+0x104>)
 8000718:	2200      	movs	r2, #0
 800071a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800071c:	4b15      	ldr	r3, [pc, #84]	@ (8000774 <SystemInit+0x104>)
 800071e:	4a19      	ldr	r2, [pc, #100]	@ (8000784 <SystemInit+0x114>)
 8000720:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000722:	4b14      	ldr	r3, [pc, #80]	@ (8000774 <SystemInit+0x104>)
 8000724:	2200      	movs	r2, #0
 8000726:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000728:	4b12      	ldr	r3, [pc, #72]	@ (8000774 <SystemInit+0x104>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a11      	ldr	r2, [pc, #68]	@ (8000774 <SystemInit+0x104>)
 800072e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000732:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000734:	4b0f      	ldr	r3, [pc, #60]	@ (8000774 <SystemInit+0x104>)
 8000736:	2200      	movs	r2, #0
 8000738:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800073a:	4b13      	ldr	r3, [pc, #76]	@ (8000788 <SystemInit+0x118>)
 800073c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800073e:	4a12      	ldr	r2, [pc, #72]	@ (8000788 <SystemInit+0x118>)
 8000740:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000744:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000746:	4b11      	ldr	r3, [pc, #68]	@ (800078c <SystemInit+0x11c>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <SystemInit+0x120>)
 800074c:	4013      	ands	r3, r2
 800074e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000752:	d202      	bcs.n	800075a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000754:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <SystemInit+0x124>)
 8000756:	2201      	movs	r2, #1
 8000758:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800075a:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <SystemInit+0x128>)
 800075c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000760:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000762:	bf00      	nop
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	e000ed00 	.word	0xe000ed00
 8000770:	52002000 	.word	0x52002000
 8000774:	58024400 	.word	0x58024400
 8000778:	eaf6ed7f 	.word	0xeaf6ed7f
 800077c:	02020200 	.word	0x02020200
 8000780:	01ff0000 	.word	0x01ff0000
 8000784:	01010280 	.word	0x01010280
 8000788:	580000c0 	.word	0x580000c0
 800078c:	5c001000 	.word	0x5c001000
 8000790:	ffff0000 	.word	0xffff0000
 8000794:	51008108 	.word	0x51008108
 8000798:	52004000 	.word	0x52004000

0800079c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800079c:	b5b0      	push	{r4, r5, r7, lr}
 800079e:	b0b0      	sub	sp, #192	@ 0xc0
 80007a0:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80007a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007a6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80007aa:	bf00      	nop
 80007ac:	4b50      	ldr	r3, [pc, #320]	@ (80008f0 <main+0x154>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d006      	beq.n	80007c6 <main+0x2a>
 80007b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80007bc:	1e5a      	subs	r2, r3, #1
 80007be:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	dcf2      	bgt.n	80007ac <main+0x10>
  if ( timeout < 0 )
 80007c6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	da01      	bge.n	80007d2 <main+0x36>
  {
  Error_Handler();
 80007ce:	f000 f9af 	bl	8000b30 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007d2:	f000 fc35 	bl	8001040 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007d6:	f000 f893 	bl	8000900 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80007da:	4b45      	ldr	r3, [pc, #276]	@ (80008f0 <main+0x154>)
 80007dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007e0:	4a43      	ldr	r2, [pc, #268]	@ (80008f0 <main+0x154>)
 80007e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007ea:	4b41      	ldr	r3, [pc, #260]	@ (80008f0 <main+0x154>)
 80007ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007f4:	603b      	str	r3, [r7, #0]
 80007f6:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80007f8:	2000      	movs	r0, #0
 80007fa:	f001 f841 	bl	8001880 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80007fe:	2100      	movs	r1, #0
 8000800:	2000      	movs	r0, #0
 8000802:	f001 f857 	bl	80018b4 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000806:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800080a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800080e:	bf00      	nop
 8000810:	4b37      	ldr	r3, [pc, #220]	@ (80008f0 <main+0x154>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000818:	2b00      	cmp	r3, #0
 800081a:	d106      	bne.n	800082a <main+0x8e>
 800081c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000820:	1e5a      	subs	r2, r3, #1
 8000822:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000826:	2b00      	cmp	r3, #0
 8000828:	dcf2      	bgt.n	8000810 <main+0x74>
if ( timeout < 0 )
 800082a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800082e:	2b00      	cmp	r3, #0
 8000830:	da01      	bge.n	8000836 <main+0x9a>
{
Error_Handler();
 8000832:	f000 f97d 	bl	8000b30 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000836:	f000 f8e3 	bl	8000a00 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 800083a:	f009 fc9b 	bl	800a174 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800083e:	2000      	movs	r0, #0
 8000840:	f000 fa36 	bl	8000cb0 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000844:	2001      	movs	r0, #1
 8000846:	f000 fa33 	bl	8000cb0 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800084a:	2002      	movs	r0, #2
 800084c:	f000 fa30 	bl	8000cb0 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000850:	2101      	movs	r1, #1
 8000852:	2000      	movs	r0, #0
 8000854:	f000 faa2 	bl	8000d9c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000858:	4b26      	ldr	r3, [pc, #152]	@ (80008f4 <main+0x158>)
 800085a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800085e:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000860:	4b24      	ldr	r3, [pc, #144]	@ (80008f4 <main+0x158>)
 8000862:	2200      	movs	r2, #0
 8000864:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000866:	4b23      	ldr	r3, [pc, #140]	@ (80008f4 <main+0x158>)
 8000868:	2200      	movs	r2, #0
 800086a:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800086c:	4b21      	ldr	r3, [pc, #132]	@ (80008f4 <main+0x158>)
 800086e:	2200      	movs	r2, #0
 8000870:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000872:	4b20      	ldr	r3, [pc, #128]	@ (80008f4 <main+0x158>)
 8000874:	2200      	movs	r2, #0
 8000876:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000878:	491e      	ldr	r1, [pc, #120]	@ (80008f4 <main+0x158>)
 800087a:	2000      	movs	r0, #0
 800087c:	f000 fb1e 	bl	8000ebc <BSP_COM_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <main+0xee>
  {
    Error_Handler();
 8000886:	f000 f953 	bl	8000b30 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char message[100] = {'\0'};
 800088a:	2300      	movs	r3, #0
 800088c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800088e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000892:	2260      	movs	r2, #96	@ 0x60
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f00a f9dc 	bl	800ac54 <memset>
  int Retorno[9] = {20,20,20,0,0,0,0,0,0};//Correntes (3 robos), LatÃªncia (3 Robos), Perda de Pacote (3 Robos)
 800089c:	4b16      	ldr	r3, [pc, #88]	@ (80008f8 <main+0x15c>)
 800089e:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 80008a2:	461d      	mov	r5, r3
 80008a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008ac:	682b      	ldr	r3, [r5, #0]
 80008ae:	6023      	str	r3, [r4, #0]
  int Software[12] = {0,0,0,0,0,0,0,0,0,0,0,0}; //((Dir,vel)*4Rodas)*3Robos
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	2230      	movs	r2, #48	@ 0x30
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f00a f9cc 	bl	800ac54 <memset>
  while (1)
  {
	CDC_Receive_FS(Software,sizeof(Software));
 80008bc:	1d3b      	adds	r3, r7, #4
 80008be:	2130      	movs	r1, #48	@ 0x30
 80008c0:	4618      	mov	r0, r3
 80008c2:	f009 fd03 	bl	800a2cc <CDC_Receive_FS>
	Retorno[0] = Software[1];
 80008c6:	68bb      	ldr	r3, [r7, #8]
 80008c8:	637b      	str	r3, [r7, #52]	@ 0x34
	sprintf(message, "%d\n",Retorno[0]);
 80008ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80008cc:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80008d0:	490a      	ldr	r1, [pc, #40]	@ (80008fc <main+0x160>)
 80008d2:	4618      	mov	r0, r3
 80008d4:	f00a f99e 	bl	800ac14 <siprintf>
	CDC_Transmit_FS(message,sizeof(message));
 80008d8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80008dc:	2164      	movs	r1, #100	@ 0x64
 80008de:	4618      	mov	r0, r3
 80008e0:	f009 fd08 	bl	800a2f4 <CDC_Transmit_FS>
	//CDC_Transmit_FS(message,sizeof(message));
	HAL_Delay(5);
 80008e4:	2005      	movs	r0, #5
 80008e6:	f000 fc3d 	bl	8001164 <HAL_Delay>
	CDC_Receive_FS(Software,sizeof(Software));
 80008ea:	bf00      	nop
 80008ec:	e7e6      	b.n	80008bc <main+0x120>
 80008ee:	bf00      	nop
 80008f0:	58024400 	.word	0x58024400
 80008f4:	2400018c 	.word	0x2400018c
 80008f8:	0800b570 	.word	0x0800b570
 80008fc:	0800b56c 	.word	0x0800b56c

08000900 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b09c      	sub	sp, #112	@ 0x70
 8000904:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000906:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800090a:	224c      	movs	r2, #76	@ 0x4c
 800090c:	2100      	movs	r1, #0
 800090e:	4618      	mov	r0, r3
 8000910:	f00a f9a0 	bl	800ac54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	2220      	movs	r2, #32
 8000918:	2100      	movs	r1, #0
 800091a:	4618      	mov	r0, r3
 800091c:	f00a f99a 	bl	800ac54 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000920:	2004      	movs	r0, #4
 8000922:	f002 fa79 	bl	8002e18 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000926:	2300      	movs	r3, #0
 8000928:	603b      	str	r3, [r7, #0]
 800092a:	4b33      	ldr	r3, [pc, #204]	@ (80009f8 <SystemClock_Config+0xf8>)
 800092c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800092e:	4a32      	ldr	r2, [pc, #200]	@ (80009f8 <SystemClock_Config+0xf8>)
 8000930:	f023 0301 	bic.w	r3, r3, #1
 8000934:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000936:	4b30      	ldr	r3, [pc, #192]	@ (80009f8 <SystemClock_Config+0xf8>)
 8000938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	603b      	str	r3, [r7, #0]
 8000940:	4b2e      	ldr	r3, [pc, #184]	@ (80009fc <SystemClock_Config+0xfc>)
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000948:	4a2c      	ldr	r2, [pc, #176]	@ (80009fc <SystemClock_Config+0xfc>)
 800094a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800094e:	6193      	str	r3, [r2, #24]
 8000950:	4b2a      	ldr	r3, [pc, #168]	@ (80009fc <SystemClock_Config+0xfc>)
 8000952:	699b      	ldr	r3, [r3, #24]
 8000954:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000958:	603b      	str	r3, [r7, #0]
 800095a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800095c:	bf00      	nop
 800095e:	4b27      	ldr	r3, [pc, #156]	@ (80009fc <SystemClock_Config+0xfc>)
 8000960:	699b      	ldr	r3, [r3, #24]
 8000962:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000966:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800096a:	d1f8      	bne.n	800095e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 800096c:	2322      	movs	r3, #34	@ 0x22
 800096e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000970:	2301      	movs	r3, #1
 8000972:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000974:	2340      	movs	r3, #64	@ 0x40
 8000976:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000978:	2301      	movs	r3, #1
 800097a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800097c:	2302      	movs	r3, #2
 800097e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000980:	2300      	movs	r3, #0
 8000982:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000984:	2304      	movs	r3, #4
 8000986:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 25;
 8000988:	2319      	movs	r3, #25
 800098a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800098c:	2302      	movs	r3, #2
 800098e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000990:	2305      	movs	r3, #5
 8000992:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000994:	2302      	movs	r3, #2
 8000996:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000998:	230c      	movs	r3, #12
 800099a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800099c:	2300      	movs	r3, #0
 800099e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009a0:	2300      	movs	r3, #0
 80009a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009a8:	4618      	mov	r0, r3
 80009aa:	f002 fa9f 	bl	8002eec <HAL_RCC_OscConfig>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80009b4:	f000 f8bc 	bl	8000b30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b8:	233f      	movs	r3, #63	@ 0x3f
 80009ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009bc:	2303      	movs	r3, #3
 80009be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009c0:	2300      	movs	r3, #0
 80009c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80009c4:	2300      	movs	r3, #0
 80009c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80009c8:	2340      	movs	r3, #64	@ 0x40
 80009ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80009cc:	2340      	movs	r3, #64	@ 0x40
 80009ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80009d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009d4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80009d6:	2340      	movs	r3, #64	@ 0x40
 80009d8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009da:	1d3b      	adds	r3, r7, #4
 80009dc:	2104      	movs	r1, #4
 80009de:	4618      	mov	r0, r3
 80009e0:	f002 fede 	bl	80037a0 <HAL_RCC_ClockConfig>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <SystemClock_Config+0xee>
  {
    Error_Handler();
 80009ea:	f000 f8a1 	bl	8000b30 <Error_Handler>
  }
}
 80009ee:	bf00      	nop
 80009f0:	3770      	adds	r7, #112	@ 0x70
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	58000400 	.word	0x58000400
 80009fc:	58024800 	.word	0x58024800

08000a00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08a      	sub	sp, #40	@ 0x28
 8000a04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a06:	f107 0314 	add.w	r3, r7, #20
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
 8000a14:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a16:	4b41      	ldr	r3, [pc, #260]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a1c:	4a3f      	ldr	r2, [pc, #252]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a1e:	f043 0304 	orr.w	r3, r3, #4
 8000a22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a26:	4b3d      	ldr	r3, [pc, #244]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a2c:	f003 0304 	and.w	r3, r3, #4
 8000a30:	613b      	str	r3, [r7, #16]
 8000a32:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a34:	4b39      	ldr	r3, [pc, #228]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a3a:	4a38      	ldr	r2, [pc, #224]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a44:	4b35      	ldr	r3, [pc, #212]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a52:	4b32      	ldr	r3, [pc, #200]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a58:	4a30      	ldr	r2, [pc, #192]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a5a:	f043 0302 	orr.w	r3, r3, #2
 8000a5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a62:	4b2e      	ldr	r3, [pc, #184]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a68:	f003 0302 	and.w	r3, r3, #2
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a70:	4b2a      	ldr	r3, [pc, #168]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a76:	4a29      	ldr	r2, [pc, #164]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a80:	4b26      	ldr	r3, [pc, #152]	@ (8000b1c <MX_GPIO_Init+0x11c>)
 8000a82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000a8e:	2332      	movs	r3, #50	@ 0x32
 8000a90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a92:	2302      	movs	r3, #2
 8000a94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a9e:	230b      	movs	r3, #11
 8000aa0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aa2:	f107 0314 	add.w	r3, r7, #20
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	481d      	ldr	r0, [pc, #116]	@ (8000b20 <MX_GPIO_Init+0x120>)
 8000aaa:	f000 fd1f 	bl	80014ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000aae:	2386      	movs	r3, #134	@ 0x86
 8000ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aba:	2300      	movs	r3, #0
 8000abc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000abe:	230b      	movs	r3, #11
 8000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac2:	f107 0314 	add.w	r3, r7, #20
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4816      	ldr	r0, [pc, #88]	@ (8000b24 <MX_GPIO_Init+0x124>)
 8000aca:	f000 fd0f 	bl	80014ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ace:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ad2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000adc:	2300      	movs	r3, #0
 8000ade:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ae0:	230b      	movs	r3, #11
 8000ae2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae4:	f107 0314 	add.w	r3, r7, #20
 8000ae8:	4619      	mov	r1, r3
 8000aea:	480f      	ldr	r0, [pc, #60]	@ (8000b28 <MX_GPIO_Init+0x128>)
 8000aec:	f000 fcfe 	bl	80014ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000af0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000af4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af6:	2302      	movs	r3, #2
 8000af8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afe:	2300      	movs	r3, #0
 8000b00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b02:	230b      	movs	r3, #11
 8000b04:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b06:	f107 0314 	add.w	r3, r7, #20
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4807      	ldr	r0, [pc, #28]	@ (8000b2c <MX_GPIO_Init+0x12c>)
 8000b0e:	f000 fced 	bl	80014ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b12:	bf00      	nop
 8000b14:	3728      	adds	r7, #40	@ 0x28
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	58024400 	.word	0x58024400
 8000b20:	58020800 	.word	0x58020800
 8000b24:	58020000 	.word	0x58020000
 8000b28:	58020400 	.word	0x58020400
 8000b2c:	58021800 	.word	0x58021800

08000b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b34:	b672      	cpsid	i
}
 8000b36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b38:	bf00      	nop
 8000b3a:	e7fd      	b.n	8000b38 <Error_Handler+0x8>

08000b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b42:	4b0a      	ldr	r3, [pc, #40]	@ (8000b6c <HAL_MspInit+0x30>)
 8000b44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b48:	4a08      	ldr	r2, [pc, #32]	@ (8000b6c <HAL_MspInit+0x30>)
 8000b4a:	f043 0302 	orr.w	r3, r3, #2
 8000b4e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000b52:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <HAL_MspInit+0x30>)
 8000b54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b58:	f003 0302 	and.w	r3, r3, #2
 8000b5c:	607b      	str	r3, [r7, #4]
 8000b5e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b60:	bf00      	nop
 8000b62:	370c      	adds	r7, #12
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	58024400 	.word	0x58024400

08000b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <NMI_Handler+0x4>

08000b78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <HardFault_Handler+0x4>

08000b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <MemManage_Handler+0x4>

08000b88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <BusFault_Handler+0x4>

08000b90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <UsageFault_Handler+0x4>

08000b98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000baa:	bf00      	nop
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr

08000bb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc6:	f000 faad 	bl	8001124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000bd2:	2000      	movs	r0, #0
 8000bd4:	f000 f954 	bl	8000e80 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000be0:	4802      	ldr	r0, [pc, #8]	@ (8000bec <OTG_FS_IRQHandler+0x10>)
 8000be2:	f000 ffbc 	bl	8001b5e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	24001720 	.word	0x24001720

08000bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b086      	sub	sp, #24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bf8:	4a14      	ldr	r2, [pc, #80]	@ (8000c4c <_sbrk+0x5c>)
 8000bfa:	4b15      	ldr	r3, [pc, #84]	@ (8000c50 <_sbrk+0x60>)
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c04:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <_sbrk+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d102      	bne.n	8000c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c0c:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <_sbrk+0x64>)
 8000c0e:	4a12      	ldr	r2, [pc, #72]	@ (8000c58 <_sbrk+0x68>)
 8000c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c12:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <_sbrk+0x64>)
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4413      	add	r3, r2
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d207      	bcs.n	8000c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c20:	f00a f820 	bl	800ac64 <__errno>
 8000c24:	4603      	mov	r3, r0
 8000c26:	220c      	movs	r2, #12
 8000c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c2e:	e009      	b.n	8000c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c30:	4b08      	ldr	r3, [pc, #32]	@ (8000c54 <_sbrk+0x64>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c36:	4b07      	ldr	r3, [pc, #28]	@ (8000c54 <_sbrk+0x64>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	4a05      	ldr	r2, [pc, #20]	@ (8000c54 <_sbrk+0x64>)
 8000c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c42:	68fb      	ldr	r3, [r7, #12]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3718      	adds	r7, #24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	24080000 	.word	0x24080000
 8000c50:	00000400 	.word	0x00000400
 8000c54:	2400019c 	.word	0x2400019c
 8000c58:	24001f70 	.word	0x24001f70

08000c5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000c5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c94 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c60:	f7ff fd06 	bl	8000670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c64:	480c      	ldr	r0, [pc, #48]	@ (8000c98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c66:	490d      	ldr	r1, [pc, #52]	@ (8000c9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c68:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c6c:	e002      	b.n	8000c74 <LoopCopyDataInit>

08000c6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c72:	3304      	adds	r3, #4

08000c74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c78:	d3f9      	bcc.n	8000c6e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c7c:	4c0a      	ldr	r4, [pc, #40]	@ (8000ca8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c80:	e001      	b.n	8000c86 <LoopFillZerobss>

08000c82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c84:	3204      	adds	r2, #4

08000c86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c88:	d3fb      	bcc.n	8000c82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c8a:	f009 fff1 	bl	800ac70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c8e:	f7ff fd85 	bl	800079c <main>
  bx  lr
 8000c92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c94:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000c98:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000c9c:	24000170 	.word	0x24000170
  ldr r2, =_sidata
 8000ca0:	0800b654 	.word	0x0800b654
  ldr r2, =_sbss
 8000ca4:	24000170 	.word	0x24000170
  ldr r4, =_ebss
 8000ca8:	24001f6c 	.word	0x24001f6c

08000cac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cac:	e7fe      	b.n	8000cac <ADC3_IRQHandler>
	...

08000cb0 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08c      	sub	sp, #48	@ 0x30
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d009      	beq.n	8000cd8 <BSP_LED_Init+0x28>
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d006      	beq.n	8000cd8 <BSP_LED_Init+0x28>
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	2b02      	cmp	r3, #2
 8000cce:	d003      	beq.n	8000cd8 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000cd0:	f06f 0301 	mvn.w	r3, #1
 8000cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000cd6:	e055      	b.n	8000d84 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d10f      	bne.n	8000cfe <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000cde:	4b2c      	ldr	r3, [pc, #176]	@ (8000d90 <BSP_LED_Init+0xe0>)
 8000ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ce4:	4a2a      	ldr	r2, [pc, #168]	@ (8000d90 <BSP_LED_Init+0xe0>)
 8000ce6:	f043 0302 	orr.w	r3, r3, #2
 8000cea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cee:	4b28      	ldr	r3, [pc, #160]	@ (8000d90 <BSP_LED_Init+0xe0>)
 8000cf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cf4:	f003 0302 	and.w	r3, r3, #2
 8000cf8:	617b      	str	r3, [r7, #20]
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	e021      	b.n	8000d42 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d10f      	bne.n	8000d24 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000d04:	4b22      	ldr	r3, [pc, #136]	@ (8000d90 <BSP_LED_Init+0xe0>)
 8000d06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d0a:	4a21      	ldr	r2, [pc, #132]	@ (8000d90 <BSP_LED_Init+0xe0>)
 8000d0c:	f043 0310 	orr.w	r3, r3, #16
 8000d10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d14:	4b1e      	ldr	r3, [pc, #120]	@ (8000d90 <BSP_LED_Init+0xe0>)
 8000d16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1a:	f003 0310 	and.w	r3, r3, #16
 8000d1e:	613b      	str	r3, [r7, #16]
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	e00e      	b.n	8000d42 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000d24:	4b1a      	ldr	r3, [pc, #104]	@ (8000d90 <BSP_LED_Init+0xe0>)
 8000d26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d2a:	4a19      	ldr	r2, [pc, #100]	@ (8000d90 <BSP_LED_Init+0xe0>)
 8000d2c:	f043 0302 	orr.w	r3, r3, #2
 8000d30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d34:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <BSP_LED_Init+0xe0>)
 8000d36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d3a:	f003 0302 	and.w	r3, r3, #2
 8000d3e:	60fb      	str	r3, [r7, #12]
 8000d40:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	4a13      	ldr	r2, [pc, #76]	@ (8000d94 <BSP_LED_Init+0xe4>)
 8000d46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d4a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d54:	2303      	movs	r3, #3
 8000d56:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	4a0f      	ldr	r2, [pc, #60]	@ (8000d98 <BSP_LED_Init+0xe8>)
 8000d5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d60:	f107 0218 	add.w	r2, r7, #24
 8000d64:	4611      	mov	r1, r2
 8000d66:	4618      	mov	r0, r3
 8000d68:	f000 fbc0 	bl	80014ec <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d98 <BSP_LED_Init+0xe8>)
 8000d70:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	4a07      	ldr	r2, [pc, #28]	@ (8000d94 <BSP_LED_Init+0xe4>)
 8000d78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	4619      	mov	r1, r3
 8000d80:	f000 fd64 	bl	800184c <HAL_GPIO_WritePin>
  }

  return ret;
 8000d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3730      	adds	r7, #48	@ 0x30
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	58024400 	.word	0x58024400
 8000d94:	0800b5ec 	.word	0x0800b5ec
 8000d98:	2400000c 	.word	0x2400000c

08000d9c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b088      	sub	sp, #32
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	460a      	mov	r2, r1
 8000da6:	71fb      	strb	r3, [r7, #7]
 8000da8:	4613      	mov	r3, r2
 8000daa:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000dac:	4b2e      	ldr	r3, [pc, #184]	@ (8000e68 <BSP_PB_Init+0xcc>)
 8000dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db2:	4a2d      	ldr	r2, [pc, #180]	@ (8000e68 <BSP_PB_Init+0xcc>)
 8000db4:	f043 0304 	orr.w	r3, r3, #4
 8000db8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8000e68 <BSP_PB_Init+0xcc>)
 8000dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc2:	f003 0304 	and.w	r3, r3, #4
 8000dc6:	60bb      	str	r3, [r7, #8]
 8000dc8:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000dca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dce:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000dd8:	79bb      	ldrb	r3, [r7, #6]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d10c      	bne.n	8000df8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000dde:	2300      	movs	r3, #0
 8000de0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	4a21      	ldr	r2, [pc, #132]	@ (8000e6c <BSP_PB_Init+0xd0>)
 8000de6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dea:	f107 020c 	add.w	r2, r7, #12
 8000dee:	4611      	mov	r1, r2
 8000df0:	4618      	mov	r0, r3
 8000df2:	f000 fb7b 	bl	80014ec <HAL_GPIO_Init>
 8000df6:	e031      	b.n	8000e5c <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000df8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000dfc:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	4a1a      	ldr	r2, [pc, #104]	@ (8000e6c <BSP_PB_Init+0xd0>)
 8000e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e06:	f107 020c 	add.w	r2, r7, #12
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 fb6d 	bl	80014ec <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	00db      	lsls	r3, r3, #3
 8000e16:	4a16      	ldr	r2, [pc, #88]	@ (8000e70 <BSP_PB_Init+0xd4>)
 8000e18:	441a      	add	r2, r3
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	4915      	ldr	r1, [pc, #84]	@ (8000e74 <BSP_PB_Init+0xd8>)
 8000e1e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e22:	4619      	mov	r1, r3
 8000e24:	4610      	mov	r0, r2
 8000e26:	f000 fb10 	bl	800144a <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	00db      	lsls	r3, r3, #3
 8000e2e:	4a10      	ldr	r2, [pc, #64]	@ (8000e70 <BSP_PB_Init+0xd4>)
 8000e30:	1898      	adds	r0, r3, r2
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	4a10      	ldr	r2, [pc, #64]	@ (8000e78 <BSP_PB_Init+0xdc>)
 8000e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	f000 fae5 	bl	800140c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000e42:	2028      	movs	r0, #40	@ 0x28
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	4a0d      	ldr	r2, [pc, #52]	@ (8000e7c <BSP_PB_Init+0xe0>)
 8000e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	4619      	mov	r1, r3
 8000e50:	f000 fa93 	bl	800137a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000e54:	2328      	movs	r3, #40	@ 0x28
 8000e56:	4618      	mov	r0, r3
 8000e58:	f000 faa9 	bl	80013ae <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3720      	adds	r7, #32
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	58024400 	.word	0x58024400
 8000e6c:	24000018 	.word	0x24000018
 8000e70:	240001a0 	.word	0x240001a0
 8000e74:	0800b5f4 	.word	0x0800b5f4
 8000e78:	2400001c 	.word	0x2400001c
 8000e7c:	24000020 	.word	0x24000020

08000e80 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	00db      	lsls	r3, r3, #3
 8000e8e:	4a04      	ldr	r2, [pc, #16]	@ (8000ea0 <BSP_PB_IRQHandler+0x20>)
 8000e90:	4413      	add	r3, r2
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 faee 	bl	8001474 <HAL_EXTI_IRQHandler>
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	240001a0 	.word	0x240001a0

08000ea4 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000eae:	bf00      	nop
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
	...

08000ebc <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	6039      	str	r1, [r7, #0]
 8000ec6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d003      	beq.n	8000eda <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000ed2:	f06f 0301 	mvn.w	r3, #1
 8000ed6:	60fb      	str	r3, [r7, #12]
 8000ed8:	e018      	b.n	8000f0c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	2294      	movs	r2, #148	@ 0x94
 8000ede:	fb02 f303 	mul.w	r3, r2, r3
 8000ee2:	4a0d      	ldr	r2, [pc, #52]	@ (8000f18 <BSP_COM_Init+0x5c>)
 8000ee4:	4413      	add	r3, r2
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 f852 	bl	8000f90 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000eec:	79fb      	ldrb	r3, [r7, #7]
 8000eee:	2294      	movs	r2, #148	@ 0x94
 8000ef0:	fb02 f303 	mul.w	r3, r2, r3
 8000ef4:	4a08      	ldr	r2, [pc, #32]	@ (8000f18 <BSP_COM_Init+0x5c>)
 8000ef6:	4413      	add	r3, r2
 8000ef8:	6839      	ldr	r1, [r7, #0]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f000 f80e 	bl	8000f1c <MX_USART3_Init>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d002      	beq.n	8000f0c <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000f06:	f06f 0303 	mvn.w	r3, #3
 8000f0a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	240001a8 	.word	0x240001a8

08000f1c <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000f26:	4b15      	ldr	r3, [pc, #84]	@ (8000f7c <MX_USART3_Init+0x60>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	220c      	movs	r2, #12
 8000f3a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	895b      	ldrh	r3, [r3, #10]
 8000f40:	461a      	mov	r2, r3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685a      	ldr	r2, [r3, #4]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	891b      	ldrh	r3, [r3, #8]
 8000f52:	461a      	mov	r2, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	899b      	ldrh	r3, [r3, #12]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000f68:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f004 fdd0 	bl	8005b10 <HAL_UART_Init>
 8000f70:	4603      	mov	r3, r0
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	24000008 	.word	0x24000008

08000f80 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000f84:	2000      	movs	r0, #0
 8000f86:	f7ff ff8d 	bl	8000ea4 <BSP_PB_Callback>
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08a      	sub	sp, #40	@ 0x28
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000f98:	4b27      	ldr	r3, [pc, #156]	@ (8001038 <COM1_MspInit+0xa8>)
 8000f9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9e:	4a26      	ldr	r2, [pc, #152]	@ (8001038 <COM1_MspInit+0xa8>)
 8000fa0:	f043 0308 	orr.w	r3, r3, #8
 8000fa4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fa8:	4b23      	ldr	r3, [pc, #140]	@ (8001038 <COM1_MspInit+0xa8>)
 8000faa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fae:	f003 0308 	and.w	r3, r3, #8
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000fb6:	4b20      	ldr	r3, [pc, #128]	@ (8001038 <COM1_MspInit+0xa8>)
 8000fb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fbc:	4a1e      	ldr	r2, [pc, #120]	@ (8001038 <COM1_MspInit+0xa8>)
 8000fbe:	f043 0308 	orr.w	r3, r3, #8
 8000fc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001038 <COM1_MspInit+0xa8>)
 8000fc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fcc:	f003 0308 	and.w	r3, r3, #8
 8000fd0:	60fb      	str	r3, [r7, #12]
 8000fd2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000fd4:	4b18      	ldr	r3, [pc, #96]	@ (8001038 <COM1_MspInit+0xa8>)
 8000fd6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000fda:	4a17      	ldr	r2, [pc, #92]	@ (8001038 <COM1_MspInit+0xa8>)
 8000fdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fe0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000fe4:	4b14      	ldr	r3, [pc, #80]	@ (8001038 <COM1_MspInit+0xa8>)
 8000fe6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000fea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8000ff2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ff6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001000:	2301      	movs	r3, #1
 8001002:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001004:	2307      	movs	r3, #7
 8001006:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	4619      	mov	r1, r3
 800100e:	480b      	ldr	r0, [pc, #44]	@ (800103c <COM1_MspInit+0xac>)
 8001010:	f000 fa6c 	bl	80014ec <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001014:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001018:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800101a:	2302      	movs	r3, #2
 800101c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800101e:	2307      	movs	r3, #7
 8001020:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001022:	f107 0314 	add.w	r3, r7, #20
 8001026:	4619      	mov	r1, r3
 8001028:	4804      	ldr	r0, [pc, #16]	@ (800103c <COM1_MspInit+0xac>)
 800102a:	f000 fa5f 	bl	80014ec <HAL_GPIO_Init>
}
 800102e:	bf00      	nop
 8001030:	3728      	adds	r7, #40	@ 0x28
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	58024400 	.word	0x58024400
 800103c:	58020c00 	.word	0x58020c00

08001040 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001046:	2003      	movs	r0, #3
 8001048:	f000 f98c 	bl	8001364 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800104c:	f002 fd5e 	bl	8003b0c <HAL_RCC_GetSysClockFreq>
 8001050:	4602      	mov	r2, r0
 8001052:	4b15      	ldr	r3, [pc, #84]	@ (80010a8 <HAL_Init+0x68>)
 8001054:	699b      	ldr	r3, [r3, #24]
 8001056:	0a1b      	lsrs	r3, r3, #8
 8001058:	f003 030f 	and.w	r3, r3, #15
 800105c:	4913      	ldr	r1, [pc, #76]	@ (80010ac <HAL_Init+0x6c>)
 800105e:	5ccb      	ldrb	r3, [r1, r3]
 8001060:	f003 031f 	and.w	r3, r3, #31
 8001064:	fa22 f303 	lsr.w	r3, r2, r3
 8001068:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800106a:	4b0f      	ldr	r3, [pc, #60]	@ (80010a8 <HAL_Init+0x68>)
 800106c:	699b      	ldr	r3, [r3, #24]
 800106e:	f003 030f 	and.w	r3, r3, #15
 8001072:	4a0e      	ldr	r2, [pc, #56]	@ (80010ac <HAL_Init+0x6c>)
 8001074:	5cd3      	ldrb	r3, [r2, r3]
 8001076:	f003 031f 	and.w	r3, r3, #31
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	fa22 f303 	lsr.w	r3, r2, r3
 8001080:	4a0b      	ldr	r2, [pc, #44]	@ (80010b0 <HAL_Init+0x70>)
 8001082:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001084:	4a0b      	ldr	r2, [pc, #44]	@ (80010b4 <HAL_Init+0x74>)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800108a:	2000      	movs	r0, #0
 800108c:	f000 f814 	bl	80010b8 <HAL_InitTick>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001096:	2301      	movs	r3, #1
 8001098:	e002      	b.n	80010a0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800109a:	f7ff fd4f 	bl	8000b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800109e:	2300      	movs	r3, #0
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	58024400 	.word	0x58024400
 80010ac:	0800b5dc 	.word	0x0800b5dc
 80010b0:	24000004 	.word	0x24000004
 80010b4:	24000000 	.word	0x24000000

080010b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80010c0:	4b15      	ldr	r3, [pc, #84]	@ (8001118 <HAL_InitTick+0x60>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d101      	bne.n	80010cc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e021      	b.n	8001110 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80010cc:	4b13      	ldr	r3, [pc, #76]	@ (800111c <HAL_InitTick+0x64>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <HAL_InitTick+0x60>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	4619      	mov	r1, r3
 80010d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010da:	fbb3 f3f1 	udiv	r3, r3, r1
 80010de:	fbb2 f3f3 	udiv	r3, r2, r3
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 f971 	bl	80013ca <HAL_SYSTICK_Config>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e00e      	b.n	8001110 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b0f      	cmp	r3, #15
 80010f6:	d80a      	bhi.n	800110e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010f8:	2200      	movs	r2, #0
 80010fa:	6879      	ldr	r1, [r7, #4]
 80010fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001100:	f000 f93b 	bl	800137a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001104:	4a06      	ldr	r2, [pc, #24]	@ (8001120 <HAL_InitTick+0x68>)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800110a:	2300      	movs	r3, #0
 800110c:	e000      	b.n	8001110 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
}
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	24000028 	.word	0x24000028
 800111c:	24000000 	.word	0x24000000
 8001120:	24000024 	.word	0x24000024

08001124 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001128:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <HAL_IncTick+0x20>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	461a      	mov	r2, r3
 800112e:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <HAL_IncTick+0x24>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4413      	add	r3, r2
 8001134:	4a04      	ldr	r2, [pc, #16]	@ (8001148 <HAL_IncTick+0x24>)
 8001136:	6013      	str	r3, [r2, #0]
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	24000028 	.word	0x24000028
 8001148:	2400023c 	.word	0x2400023c

0800114c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  return uwTick;
 8001150:	4b03      	ldr	r3, [pc, #12]	@ (8001160 <HAL_GetTick+0x14>)
 8001152:	681b      	ldr	r3, [r3, #0]
}
 8001154:	4618      	mov	r0, r3
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	2400023c 	.word	0x2400023c

08001164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800116c:	f7ff ffee 	bl	800114c <HAL_GetTick>
 8001170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800117c:	d005      	beq.n	800118a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800117e:	4b0a      	ldr	r3, [pc, #40]	@ (80011a8 <HAL_Delay+0x44>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	461a      	mov	r2, r3
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	4413      	add	r3, r2
 8001188:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800118a:	bf00      	nop
 800118c:	f7ff ffde 	bl	800114c <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	68fa      	ldr	r2, [r7, #12]
 8001198:	429a      	cmp	r2, r3
 800119a:	d8f7      	bhi.n	800118c <HAL_Delay+0x28>
  {
  }
}
 800119c:	bf00      	nop
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	24000028 	.word	0x24000028

080011ac <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80011b0:	4b03      	ldr	r3, [pc, #12]	@ (80011c0 <HAL_GetREVID+0x14>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	0c1b      	lsrs	r3, r3, #16
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr
 80011c0:	5c001000 	.word	0x5c001000

080011c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001204 <__NVIC_SetPriorityGrouping+0x40>)
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011da:	68ba      	ldr	r2, [r7, #8]
 80011dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011e0:	4013      	ands	r3, r2
 80011e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011ec:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <__NVIC_SetPriorityGrouping+0x44>)
 80011ee:	4313      	orrs	r3, r2
 80011f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011f2:	4a04      	ldr	r2, [pc, #16]	@ (8001204 <__NVIC_SetPriorityGrouping+0x40>)
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	60d3      	str	r3, [r2, #12]
}
 80011f8:	bf00      	nop
 80011fa:	3714      	adds	r7, #20
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	e000ed00 	.word	0xe000ed00
 8001208:	05fa0000 	.word	0x05fa0000

0800120c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001210:	4b04      	ldr	r3, [pc, #16]	@ (8001224 <__NVIC_GetPriorityGrouping+0x18>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	0a1b      	lsrs	r3, r3, #8
 8001216:	f003 0307 	and.w	r3, r3, #7
}
 800121a:	4618      	mov	r0, r3
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	e000ed00 	.word	0xe000ed00

08001228 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001232:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001236:	2b00      	cmp	r3, #0
 8001238:	db0b      	blt.n	8001252 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800123a:	88fb      	ldrh	r3, [r7, #6]
 800123c:	f003 021f 	and.w	r2, r3, #31
 8001240:	4907      	ldr	r1, [pc, #28]	@ (8001260 <__NVIC_EnableIRQ+0x38>)
 8001242:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001246:	095b      	lsrs	r3, r3, #5
 8001248:	2001      	movs	r0, #1
 800124a:	fa00 f202 	lsl.w	r2, r0, r2
 800124e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001252:	bf00      	nop
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	e000e100 	.word	0xe000e100

08001264 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	6039      	str	r1, [r7, #0]
 800126e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001270:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001274:	2b00      	cmp	r3, #0
 8001276:	db0a      	blt.n	800128e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	b2da      	uxtb	r2, r3
 800127c:	490c      	ldr	r1, [pc, #48]	@ (80012b0 <__NVIC_SetPriority+0x4c>)
 800127e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001282:	0112      	lsls	r2, r2, #4
 8001284:	b2d2      	uxtb	r2, r2
 8001286:	440b      	add	r3, r1
 8001288:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800128c:	e00a      	b.n	80012a4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	b2da      	uxtb	r2, r3
 8001292:	4908      	ldr	r1, [pc, #32]	@ (80012b4 <__NVIC_SetPriority+0x50>)
 8001294:	88fb      	ldrh	r3, [r7, #6]
 8001296:	f003 030f 	and.w	r3, r3, #15
 800129a:	3b04      	subs	r3, #4
 800129c:	0112      	lsls	r2, r2, #4
 800129e:	b2d2      	uxtb	r2, r2
 80012a0:	440b      	add	r3, r1
 80012a2:	761a      	strb	r2, [r3, #24]
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr
 80012b0:	e000e100 	.word	0xe000e100
 80012b4:	e000ed00 	.word	0xe000ed00

080012b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b089      	sub	sp, #36	@ 0x24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	60f8      	str	r0, [r7, #12]
 80012c0:	60b9      	str	r1, [r7, #8]
 80012c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f003 0307 	and.w	r3, r3, #7
 80012ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	f1c3 0307 	rsb	r3, r3, #7
 80012d2:	2b04      	cmp	r3, #4
 80012d4:	bf28      	it	cs
 80012d6:	2304      	movcs	r3, #4
 80012d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	3304      	adds	r3, #4
 80012de:	2b06      	cmp	r3, #6
 80012e0:	d902      	bls.n	80012e8 <NVIC_EncodePriority+0x30>
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	3b03      	subs	r3, #3
 80012e6:	e000      	b.n	80012ea <NVIC_EncodePriority+0x32>
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012ec:	f04f 32ff 	mov.w	r2, #4294967295
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	fa02 f303 	lsl.w	r3, r2, r3
 80012f6:	43da      	mvns	r2, r3
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	401a      	ands	r2, r3
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001300:	f04f 31ff 	mov.w	r1, #4294967295
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	fa01 f303 	lsl.w	r3, r1, r3
 800130a:	43d9      	mvns	r1, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001310:	4313      	orrs	r3, r2
         );
}
 8001312:	4618      	mov	r0, r3
 8001314:	3724      	adds	r7, #36	@ 0x24
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
	...

08001320 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	3b01      	subs	r3, #1
 800132c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001330:	d301      	bcc.n	8001336 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001332:	2301      	movs	r3, #1
 8001334:	e00f      	b.n	8001356 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001336:	4a0a      	ldr	r2, [pc, #40]	@ (8001360 <SysTick_Config+0x40>)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	3b01      	subs	r3, #1
 800133c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800133e:	210f      	movs	r1, #15
 8001340:	f04f 30ff 	mov.w	r0, #4294967295
 8001344:	f7ff ff8e 	bl	8001264 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001348:	4b05      	ldr	r3, [pc, #20]	@ (8001360 <SysTick_Config+0x40>)
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800134e:	4b04      	ldr	r3, [pc, #16]	@ (8001360 <SysTick_Config+0x40>)
 8001350:	2207      	movs	r2, #7
 8001352:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	e000e010 	.word	0xe000e010

08001364 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f7ff ff29 	bl	80011c4 <__NVIC_SetPriorityGrouping>
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b086      	sub	sp, #24
 800137e:	af00      	add	r7, sp, #0
 8001380:	4603      	mov	r3, r0
 8001382:	60b9      	str	r1, [r7, #8]
 8001384:	607a      	str	r2, [r7, #4]
 8001386:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001388:	f7ff ff40 	bl	800120c <__NVIC_GetPriorityGrouping>
 800138c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	68b9      	ldr	r1, [r7, #8]
 8001392:	6978      	ldr	r0, [r7, #20]
 8001394:	f7ff ff90 	bl	80012b8 <NVIC_EncodePriority>
 8001398:	4602      	mov	r2, r0
 800139a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800139e:	4611      	mov	r1, r2
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff ff5f 	bl	8001264 <__NVIC_SetPriority>
}
 80013a6:	bf00      	nop
 80013a8:	3718      	adds	r7, #24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	4603      	mov	r3, r0
 80013b6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff ff33 	bl	8001228 <__NVIC_EnableIRQ>
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b082      	sub	sp, #8
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7ff ffa4 	bl	8001320 <SysTick_Config>
 80013d8:	4603      	mov	r3, r0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
	...

080013e4 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 80013e8:	4b07      	ldr	r3, [pc, #28]	@ (8001408 <HAL_GetCurrentCPUID+0x24>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	091b      	lsrs	r3, r3, #4
 80013ee:	f003 030f 	and.w	r3, r3, #15
 80013f2:	2b07      	cmp	r3, #7
 80013f4:	d101      	bne.n	80013fa <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e000      	b.n	80013fc <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 80013fa:	2301      	movs	r3, #1
  }
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000ed00 	.word	0xe000ed00

0800140c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800140c:	b480      	push	{r7}
 800140e:	b087      	sub	sp, #28
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	460b      	mov	r3, r1
 8001416:	607a      	str	r2, [r7, #4]
 8001418:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800141a:	2300      	movs	r3, #0
 800141c:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d101      	bne.n	8001428 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e00a      	b.n	800143e <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001428:	7afb      	ldrb	r3, [r7, #11]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d103      	bne.n	8001436 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	605a      	str	r2, [r3, #4]
      break;
 8001434:	e002      	b.n	800143c <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	75fb      	strb	r3, [r7, #23]
      break;
 800143a:	bf00      	nop
  }

  return status;
 800143c:	7dfb      	ldrb	r3, [r7, #23]
}
 800143e:	4618      	mov	r0, r3
 8001440:	371c      	adds	r7, #28
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800144a:	b480      	push	{r7}
 800144c:	b083      	sub	sp, #12
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e003      	b.n	8001466 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	683a      	ldr	r2, [r7, #0]
 8001462:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001464:	2300      	movs	r3, #0
  }
}
 8001466:	4618      	mov	r0, r3
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
	...

08001474 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	0c1b      	lsrs	r3, r3, #16
 8001482:	f003 0303 	and.w	r3, r3, #3
 8001486:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 031f 	and.w	r3, r3, #31
 8001490:	2201      	movs	r2, #1
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8001498:	f7ff ffa4 	bl	80013e4 <HAL_GetCurrentCPUID>
 800149c:	4603      	mov	r3, r0
 800149e:	2b03      	cmp	r3, #3
 80014a0:	d105      	bne.n	80014ae <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	011a      	lsls	r2, r3, #4
 80014a6:	4b0f      	ldr	r3, [pc, #60]	@ (80014e4 <HAL_EXTI_IRQHandler+0x70>)
 80014a8:	4413      	add	r3, r2
 80014aa:	617b      	str	r3, [r7, #20]
 80014ac:	e004      	b.n	80014b8 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	011a      	lsls	r2, r3, #4
 80014b2:	4b0d      	ldr	r3, [pc, #52]	@ (80014e8 <HAL_EXTI_IRQHandler+0x74>)
 80014b4:	4413      	add	r3, r2
 80014b6:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	68fa      	ldr	r2, [r7, #12]
 80014be:	4013      	ands	r3, r2
 80014c0:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d009      	beq.n	80014dc <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	68fa      	ldr	r2, [r7, #12]
 80014cc:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d002      	beq.n	80014dc <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	4798      	blx	r3
    }
  }
}
 80014dc:	bf00      	nop
 80014de:	3718      	adds	r7, #24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	58000088 	.word	0x58000088
 80014e8:	580000c8 	.word	0x580000c8

080014ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b089      	sub	sp, #36	@ 0x24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80014f6:	2300      	movs	r3, #0
 80014f8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80014fa:	4b89      	ldr	r3, [pc, #548]	@ (8001720 <HAL_GPIO_Init+0x234>)
 80014fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80014fe:	e194      	b.n	800182a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	2101      	movs	r1, #1
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	fa01 f303 	lsl.w	r3, r1, r3
 800150c:	4013      	ands	r3, r2
 800150e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	2b00      	cmp	r3, #0
 8001514:	f000 8186 	beq.w	8001824 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f003 0303 	and.w	r3, r3, #3
 8001520:	2b01      	cmp	r3, #1
 8001522:	d005      	beq.n	8001530 <HAL_GPIO_Init+0x44>
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f003 0303 	and.w	r3, r3, #3
 800152c:	2b02      	cmp	r3, #2
 800152e:	d130      	bne.n	8001592 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	2203      	movs	r2, #3
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	43db      	mvns	r3, r3
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	4013      	ands	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	68da      	ldr	r2, [r3, #12]
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	fa02 f303 	lsl.w	r3, r2, r3
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	4313      	orrs	r3, r2
 8001558:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	69ba      	ldr	r2, [r7, #24]
 800155e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001566:	2201      	movs	r2, #1
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	fa02 f303 	lsl.w	r3, r2, r3
 800156e:	43db      	mvns	r3, r3
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	4013      	ands	r3, r2
 8001574:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	091b      	lsrs	r3, r3, #4
 800157c:	f003 0201 	and.w	r2, r3, #1
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	4313      	orrs	r3, r2
 800158a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69ba      	ldr	r2, [r7, #24]
 8001590:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f003 0303 	and.w	r3, r3, #3
 800159a:	2b03      	cmp	r3, #3
 800159c:	d017      	beq.n	80015ce <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	2203      	movs	r2, #3
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	43db      	mvns	r3, r3
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	4013      	ands	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	689a      	ldr	r2, [r3, #8]
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	69ba      	ldr	r2, [r7, #24]
 80015cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f003 0303 	and.w	r3, r3, #3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d123      	bne.n	8001622 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	08da      	lsrs	r2, r3, #3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	3208      	adds	r2, #8
 80015e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	220f      	movs	r2, #15
 80015f2:	fa02 f303 	lsl.w	r3, r2, r3
 80015f6:	43db      	mvns	r3, r3
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	4013      	ands	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	691a      	ldr	r2, [r3, #16]
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	f003 0307 	and.w	r3, r3, #7
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	fa02 f303 	lsl.w	r3, r2, r3
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	4313      	orrs	r3, r2
 8001612:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	08da      	lsrs	r2, r3, #3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	3208      	adds	r2, #8
 800161c:	69b9      	ldr	r1, [r7, #24]
 800161e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	2203      	movs	r2, #3
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	43db      	mvns	r3, r3
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	4013      	ands	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f003 0203 	and.w	r2, r3, #3
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	fa02 f303 	lsl.w	r3, r2, r3
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4313      	orrs	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800165e:	2b00      	cmp	r3, #0
 8001660:	f000 80e0 	beq.w	8001824 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001664:	4b2f      	ldr	r3, [pc, #188]	@ (8001724 <HAL_GPIO_Init+0x238>)
 8001666:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800166a:	4a2e      	ldr	r2, [pc, #184]	@ (8001724 <HAL_GPIO_Init+0x238>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001674:	4b2b      	ldr	r3, [pc, #172]	@ (8001724 <HAL_GPIO_Init+0x238>)
 8001676:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001682:	4a29      	ldr	r2, [pc, #164]	@ (8001728 <HAL_GPIO_Init+0x23c>)
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	089b      	lsrs	r3, r3, #2
 8001688:	3302      	adds	r3, #2
 800168a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800168e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	f003 0303 	and.w	r3, r3, #3
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	220f      	movs	r2, #15
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43db      	mvns	r3, r3
 80016a0:	69ba      	ldr	r2, [r7, #24]
 80016a2:	4013      	ands	r3, r2
 80016a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4a20      	ldr	r2, [pc, #128]	@ (800172c <HAL_GPIO_Init+0x240>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d052      	beq.n	8001754 <HAL_GPIO_Init+0x268>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a1f      	ldr	r2, [pc, #124]	@ (8001730 <HAL_GPIO_Init+0x244>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d031      	beq.n	800171a <HAL_GPIO_Init+0x22e>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a1e      	ldr	r2, [pc, #120]	@ (8001734 <HAL_GPIO_Init+0x248>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d02b      	beq.n	8001716 <HAL_GPIO_Init+0x22a>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001738 <HAL_GPIO_Init+0x24c>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d025      	beq.n	8001712 <HAL_GPIO_Init+0x226>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a1c      	ldr	r2, [pc, #112]	@ (800173c <HAL_GPIO_Init+0x250>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d01f      	beq.n	800170e <HAL_GPIO_Init+0x222>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001740 <HAL_GPIO_Init+0x254>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d019      	beq.n	800170a <HAL_GPIO_Init+0x21e>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a1a      	ldr	r2, [pc, #104]	@ (8001744 <HAL_GPIO_Init+0x258>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d013      	beq.n	8001706 <HAL_GPIO_Init+0x21a>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a19      	ldr	r2, [pc, #100]	@ (8001748 <HAL_GPIO_Init+0x25c>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d00d      	beq.n	8001702 <HAL_GPIO_Init+0x216>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a18      	ldr	r2, [pc, #96]	@ (800174c <HAL_GPIO_Init+0x260>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d007      	beq.n	80016fe <HAL_GPIO_Init+0x212>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a17      	ldr	r2, [pc, #92]	@ (8001750 <HAL_GPIO_Init+0x264>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d101      	bne.n	80016fa <HAL_GPIO_Init+0x20e>
 80016f6:	2309      	movs	r3, #9
 80016f8:	e02d      	b.n	8001756 <HAL_GPIO_Init+0x26a>
 80016fa:	230a      	movs	r3, #10
 80016fc:	e02b      	b.n	8001756 <HAL_GPIO_Init+0x26a>
 80016fe:	2308      	movs	r3, #8
 8001700:	e029      	b.n	8001756 <HAL_GPIO_Init+0x26a>
 8001702:	2307      	movs	r3, #7
 8001704:	e027      	b.n	8001756 <HAL_GPIO_Init+0x26a>
 8001706:	2306      	movs	r3, #6
 8001708:	e025      	b.n	8001756 <HAL_GPIO_Init+0x26a>
 800170a:	2305      	movs	r3, #5
 800170c:	e023      	b.n	8001756 <HAL_GPIO_Init+0x26a>
 800170e:	2304      	movs	r3, #4
 8001710:	e021      	b.n	8001756 <HAL_GPIO_Init+0x26a>
 8001712:	2303      	movs	r3, #3
 8001714:	e01f      	b.n	8001756 <HAL_GPIO_Init+0x26a>
 8001716:	2302      	movs	r3, #2
 8001718:	e01d      	b.n	8001756 <HAL_GPIO_Init+0x26a>
 800171a:	2301      	movs	r3, #1
 800171c:	e01b      	b.n	8001756 <HAL_GPIO_Init+0x26a>
 800171e:	bf00      	nop
 8001720:	58000080 	.word	0x58000080
 8001724:	58024400 	.word	0x58024400
 8001728:	58000400 	.word	0x58000400
 800172c:	58020000 	.word	0x58020000
 8001730:	58020400 	.word	0x58020400
 8001734:	58020800 	.word	0x58020800
 8001738:	58020c00 	.word	0x58020c00
 800173c:	58021000 	.word	0x58021000
 8001740:	58021400 	.word	0x58021400
 8001744:	58021800 	.word	0x58021800
 8001748:	58021c00 	.word	0x58021c00
 800174c:	58022000 	.word	0x58022000
 8001750:	58022400 	.word	0x58022400
 8001754:	2300      	movs	r3, #0
 8001756:	69fa      	ldr	r2, [r7, #28]
 8001758:	f002 0203 	and.w	r2, r2, #3
 800175c:	0092      	lsls	r2, r2, #2
 800175e:	4093      	lsls	r3, r2
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001766:	4938      	ldr	r1, [pc, #224]	@ (8001848 <HAL_GPIO_Init+0x35c>)
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	089b      	lsrs	r3, r3, #2
 800176c:	3302      	adds	r3, #2
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001774:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	43db      	mvns	r3, r3
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	4013      	ands	r3, r2
 8001784:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d003      	beq.n	800179a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001792:	69ba      	ldr	r2, [r7, #24]
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	4313      	orrs	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800179a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80017a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	43db      	mvns	r3, r3
 80017ae:	69ba      	ldr	r2, [r7, #24]
 80017b0:	4013      	ands	r3, r2
 80017b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d003      	beq.n	80017c8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80017c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	43db      	mvns	r3, r3
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4013      	ands	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d003      	beq.n	80017f4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	69ba      	ldr	r2, [r7, #24]
 80017f8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	43db      	mvns	r3, r3
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4013      	ands	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d003      	beq.n	800181e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001816:	69ba      	ldr	r2, [r7, #24]
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	4313      	orrs	r3, r2
 800181c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	3301      	adds	r3, #1
 8001828:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	fa22 f303 	lsr.w	r3, r2, r3
 8001834:	2b00      	cmp	r3, #0
 8001836:	f47f ae63 	bne.w	8001500 <HAL_GPIO_Init+0x14>
  }
}
 800183a:	bf00      	nop
 800183c:	bf00      	nop
 800183e:	3724      	adds	r7, #36	@ 0x24
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	58000400 	.word	0x58000400

0800184c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	460b      	mov	r3, r1
 8001856:	807b      	strh	r3, [r7, #2]
 8001858:	4613      	mov	r3, r2
 800185a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800185c:	787b      	ldrb	r3, [r7, #1]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d003      	beq.n	800186a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001862:	887a      	ldrh	r2, [r7, #2]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001868:	e003      	b.n	8001872 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800186a:	887b      	ldrh	r3, [r7, #2]
 800186c:	041a      	lsls	r2, r3, #16
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	619a      	str	r2, [r3, #24]
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
	...

08001880 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001888:	4a08      	ldr	r2, [pc, #32]	@ (80018ac <HAL_HSEM_FastTake+0x2c>)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3320      	adds	r3, #32
 800188e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001892:	4a07      	ldr	r2, [pc, #28]	@ (80018b0 <HAL_HSEM_FastTake+0x30>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d101      	bne.n	800189c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001898:	2300      	movs	r3, #0
 800189a:	e000      	b.n	800189e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
}
 800189e:	4618      	mov	r0, r3
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	58026400 	.word	0x58026400
 80018b0:	80000300 	.word	0x80000300

080018b4 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80018be:	4906      	ldr	r1, [pc, #24]	@ (80018d8 <HAL_HSEM_Release+0x24>)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	58026400 	.word	0x58026400

080018dc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af02      	add	r7, sp, #8
 80018e2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d101      	bne.n	80018ee <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e0fe      	b.n	8001aec <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d106      	bne.n	8001908 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f008 fe3e 	bl	800a584 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2203      	movs	r2, #3
 800190c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4618      	mov	r0, r3
 8001916:	f005 fa02 	bl	8006d1e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6818      	ldr	r0, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	7c1a      	ldrb	r2, [r3, #16]
 8001922:	f88d 2000 	strb.w	r2, [sp]
 8001926:	3304      	adds	r3, #4
 8001928:	cb0e      	ldmia	r3, {r1, r2, r3}
 800192a:	f005 f8d3 	bl	8006ad4 <USB_CoreInit>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d005      	beq.n	8001940 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2202      	movs	r2, #2
 8001938:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e0d5      	b.n	8001aec <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2100      	movs	r1, #0
 8001946:	4618      	mov	r0, r3
 8001948:	f005 f9fa 	bl	8006d40 <USB_SetCurrentMode>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d005      	beq.n	800195e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2202      	movs	r2, #2
 8001956:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e0c6      	b.n	8001aec <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800195e:	2300      	movs	r3, #0
 8001960:	73fb      	strb	r3, [r7, #15]
 8001962:	e04a      	b.n	80019fa <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001964:	7bfa      	ldrb	r2, [r7, #15]
 8001966:	6879      	ldr	r1, [r7, #4]
 8001968:	4613      	mov	r3, r2
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	4413      	add	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	440b      	add	r3, r1
 8001972:	3315      	adds	r3, #21
 8001974:	2201      	movs	r2, #1
 8001976:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001978:	7bfa      	ldrb	r2, [r7, #15]
 800197a:	6879      	ldr	r1, [r7, #4]
 800197c:	4613      	mov	r3, r2
 800197e:	00db      	lsls	r3, r3, #3
 8001980:	4413      	add	r3, r2
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	440b      	add	r3, r1
 8001986:	3314      	adds	r3, #20
 8001988:	7bfa      	ldrb	r2, [r7, #15]
 800198a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800198c:	7bfa      	ldrb	r2, [r7, #15]
 800198e:	7bfb      	ldrb	r3, [r7, #15]
 8001990:	b298      	uxth	r0, r3
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	4613      	mov	r3, r2
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	4413      	add	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	440b      	add	r3, r1
 800199e:	332e      	adds	r3, #46	@ 0x2e
 80019a0:	4602      	mov	r2, r0
 80019a2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80019a4:	7bfa      	ldrb	r2, [r7, #15]
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	4613      	mov	r3, r2
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	4413      	add	r3, r2
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	440b      	add	r3, r1
 80019b2:	3318      	adds	r3, #24
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80019b8:	7bfa      	ldrb	r2, [r7, #15]
 80019ba:	6879      	ldr	r1, [r7, #4]
 80019bc:	4613      	mov	r3, r2
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	4413      	add	r3, r2
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	440b      	add	r3, r1
 80019c6:	331c      	adds	r3, #28
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80019cc:	7bfa      	ldrb	r2, [r7, #15]
 80019ce:	6879      	ldr	r1, [r7, #4]
 80019d0:	4613      	mov	r3, r2
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	4413      	add	r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	440b      	add	r3, r1
 80019da:	3320      	adds	r3, #32
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80019e0:	7bfa      	ldrb	r2, [r7, #15]
 80019e2:	6879      	ldr	r1, [r7, #4]
 80019e4:	4613      	mov	r3, r2
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	4413      	add	r3, r2
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	440b      	add	r3, r1
 80019ee:	3324      	adds	r3, #36	@ 0x24
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019f4:	7bfb      	ldrb	r3, [r7, #15]
 80019f6:	3301      	adds	r3, #1
 80019f8:	73fb      	strb	r3, [r7, #15]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	791b      	ldrb	r3, [r3, #4]
 80019fe:	7bfa      	ldrb	r2, [r7, #15]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d3af      	bcc.n	8001964 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a04:	2300      	movs	r3, #0
 8001a06:	73fb      	strb	r3, [r7, #15]
 8001a08:	e044      	b.n	8001a94 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001a0a:	7bfa      	ldrb	r2, [r7, #15]
 8001a0c:	6879      	ldr	r1, [r7, #4]
 8001a0e:	4613      	mov	r3, r2
 8001a10:	00db      	lsls	r3, r3, #3
 8001a12:	4413      	add	r3, r2
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	440b      	add	r3, r1
 8001a18:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001a20:	7bfa      	ldrb	r2, [r7, #15]
 8001a22:	6879      	ldr	r1, [r7, #4]
 8001a24:	4613      	mov	r3, r2
 8001a26:	00db      	lsls	r3, r3, #3
 8001a28:	4413      	add	r3, r2
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	440b      	add	r3, r1
 8001a2e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001a32:	7bfa      	ldrb	r2, [r7, #15]
 8001a34:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001a36:	7bfa      	ldrb	r2, [r7, #15]
 8001a38:	6879      	ldr	r1, [r7, #4]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	4413      	add	r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	440b      	add	r3, r1
 8001a44:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001a48:	2200      	movs	r2, #0
 8001a4a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001a4c:	7bfa      	ldrb	r2, [r7, #15]
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	4613      	mov	r3, r2
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	4413      	add	r3, r2
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	440b      	add	r3, r1
 8001a5a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001a62:	7bfa      	ldrb	r2, [r7, #15]
 8001a64:	6879      	ldr	r1, [r7, #4]
 8001a66:	4613      	mov	r3, r2
 8001a68:	00db      	lsls	r3, r3, #3
 8001a6a:	4413      	add	r3, r2
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	440b      	add	r3, r1
 8001a70:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001a78:	7bfa      	ldrb	r2, [r7, #15]
 8001a7a:	6879      	ldr	r1, [r7, #4]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	00db      	lsls	r3, r3, #3
 8001a80:	4413      	add	r3, r2
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	440b      	add	r3, r1
 8001a86:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a8e:	7bfb      	ldrb	r3, [r7, #15]
 8001a90:	3301      	adds	r3, #1
 8001a92:	73fb      	strb	r3, [r7, #15]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	791b      	ldrb	r3, [r3, #4]
 8001a98:	7bfa      	ldrb	r2, [r7, #15]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d3b5      	bcc.n	8001a0a <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6818      	ldr	r0, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	7c1a      	ldrb	r2, [r3, #16]
 8001aa6:	f88d 2000 	strb.w	r2, [sp]
 8001aaa:	3304      	adds	r3, #4
 8001aac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aae:	f005 f993 	bl	8006dd8 <USB_DevInit>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d005      	beq.n	8001ac4 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2202      	movs	r2, #2
 8001abc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e013      	b.n	8001aec <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2201      	movs	r2, #1
 8001ace:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	7b1b      	ldrb	r3, [r3, #12]
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	d102      	bne.n	8001ae0 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f001 f96c 	bl	8002db8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f006 f9d2 	bl	8007e8e <USB_DevDisconnect>

  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d101      	bne.n	8001b10 <HAL_PCD_Start+0x1c>
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	e022      	b.n	8001b56 <HAL_PCD_Start+0x62>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d009      	beq.n	8001b38 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d105      	bne.n	8001b38 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b30:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f005 f8dd 	bl	8006cfc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f006 f980 	bl	8007e4c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001b5e:	b590      	push	{r4, r7, lr}
 8001b60:	b08d      	sub	sp, #52	@ 0x34
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b6c:	6a3b      	ldr	r3, [r7, #32]
 8001b6e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f006 fa3e 	bl	8007ff6 <USB_GetMode>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f040 84b9 	bne.w	80024f4 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f006 f9a2 	bl	8007ed0 <USB_ReadInterrupts>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	f000 84af 	beq.w	80024f2 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	0a1b      	lsrs	r3, r3, #8
 8001b9e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f006 f98f 	bl	8007ed0 <USB_ReadInterrupts>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	f003 0302 	and.w	r3, r3, #2
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d107      	bne.n	8001bcc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	695a      	ldr	r2, [r3, #20]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f002 0202 	and.w	r2, r2, #2
 8001bca:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f006 f97d 	bl	8007ed0 <USB_ReadInterrupts>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	f003 0310 	and.w	r3, r3, #16
 8001bdc:	2b10      	cmp	r3, #16
 8001bde:	d161      	bne.n	8001ca4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	699a      	ldr	r2, [r3, #24]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f022 0210 	bic.w	r2, r2, #16
 8001bee:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001bf0:	6a3b      	ldr	r3, [r7, #32]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	f003 020f 	and.w	r2, r3, #15
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	00db      	lsls	r3, r3, #3
 8001c00:	4413      	add	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	0c5b      	lsrs	r3, r3, #17
 8001c14:	f003 030f 	and.w	r3, r3, #15
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d124      	bne.n	8001c66 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001c22:	4013      	ands	r3, r2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d035      	beq.n	8001c94 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	091b      	lsrs	r3, r3, #4
 8001c30:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001c32:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	461a      	mov	r2, r3
 8001c3a:	6a38      	ldr	r0, [r7, #32]
 8001c3c:	f005 ffb4 	bl	8007ba8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	68da      	ldr	r2, [r3, #12]
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	091b      	lsrs	r3, r3, #4
 8001c48:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c4c:	441a      	add	r2, r3
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	695a      	ldr	r2, [r3, #20]
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	091b      	lsrs	r3, r3, #4
 8001c5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c5e:	441a      	add	r2, r3
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	615a      	str	r2, [r3, #20]
 8001c64:	e016      	b.n	8001c94 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	0c5b      	lsrs	r3, r3, #17
 8001c6a:	f003 030f 	and.w	r3, r3, #15
 8001c6e:	2b06      	cmp	r3, #6
 8001c70:	d110      	bne.n	8001c94 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001c78:	2208      	movs	r2, #8
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	6a38      	ldr	r0, [r7, #32]
 8001c7e:	f005 ff93 	bl	8007ba8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	695a      	ldr	r2, [r3, #20]
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	091b      	lsrs	r3, r3, #4
 8001c8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c8e:	441a      	add	r2, r3
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	699a      	ldr	r2, [r3, #24]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f042 0210 	orr.w	r2, r2, #16
 8001ca2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f006 f911 	bl	8007ed0 <USB_ReadInterrupts>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001cb4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001cb8:	f040 80a7 	bne.w	8001e0a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f006 f916 	bl	8007ef6 <USB_ReadDevAllOutEpInterrupt>
 8001cca:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001ccc:	e099      	b.n	8001e02 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	f000 808e 	beq.w	8001df6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ce0:	b2d2      	uxtb	r2, r2
 8001ce2:	4611      	mov	r1, r2
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f006 f93a 	bl	8007f5e <USB_ReadDevOutEPInterrupt>
 8001cea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d00c      	beq.n	8001d10 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf8:	015a      	lsls	r2, r3, #5
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d02:	461a      	mov	r2, r3
 8001d04:	2301      	movs	r3, #1
 8001d06:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001d08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f000 fece 	bl	8002aac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	f003 0308 	and.w	r3, r3, #8
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d00c      	beq.n	8001d34 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1c:	015a      	lsls	r2, r3, #5
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	4413      	add	r3, r2
 8001d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d26:	461a      	mov	r2, r3
 8001d28:	2308      	movs	r3, #8
 8001d2a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001d2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f000 ffa4 	bl	8002c7c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	f003 0310 	and.w	r3, r3, #16
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d008      	beq.n	8001d50 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d40:	015a      	lsls	r2, r3, #5
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	4413      	add	r3, r2
 8001d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	2310      	movs	r3, #16
 8001d4e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d030      	beq.n	8001dbc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001d5a:	6a3b      	ldr	r3, [r7, #32]
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d62:	2b80      	cmp	r3, #128	@ 0x80
 8001d64:	d109      	bne.n	8001d7a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	69fa      	ldr	r2, [r7, #28]
 8001d70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d74:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d78:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001d7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	4413      	add	r3, r2
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	3304      	adds	r3, #4
 8001d8e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	78db      	ldrb	r3, [r3, #3]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d108      	bne.n	8001daa <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	4619      	mov	r1, r3
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f008 fd23 	bl	800a7f0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dac:	015a      	lsls	r2, r3, #5
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	4413      	add	r3, r2
 8001db2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001db6:	461a      	mov	r2, r3
 8001db8:	2302      	movs	r3, #2
 8001dba:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	f003 0320 	and.w	r3, r3, #32
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d008      	beq.n	8001dd8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc8:	015a      	lsls	r2, r3, #5
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	4413      	add	r3, r2
 8001dce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	2320      	movs	r3, #32
 8001dd6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d009      	beq.n	8001df6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de4:	015a      	lsls	r2, r3, #5
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	4413      	add	r3, r2
 8001dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001dee:	461a      	mov	r2, r3
 8001df0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001df4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df8:	3301      	adds	r3, #1
 8001dfa:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dfe:	085b      	lsrs	r3, r3, #1
 8001e00:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	f47f af62 	bne.w	8001cce <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f006 f85e 	bl	8007ed0 <USB_ReadInterrupts>
 8001e14:	4603      	mov	r3, r0
 8001e16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001e1e:	f040 80db 	bne.w	8001fd8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f006 f87f 	bl	8007f2a <USB_ReadDevAllInEpInterrupt>
 8001e2c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001e32:	e0cd      	b.n	8001fd0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	f000 80c2 	beq.w	8001fc4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e46:	b2d2      	uxtb	r2, r2
 8001e48:	4611      	mov	r1, r2
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f006 f8a5 	bl	8007f9a <USB_ReadDevInEPInterrupt>
 8001e50:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d057      	beq.n	8001f0c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5e:	f003 030f 	and.w	r3, r3, #15
 8001e62:	2201      	movs	r2, #1
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	43db      	mvns	r3, r3
 8001e76:	69f9      	ldr	r1, [r7, #28]
 8001e78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e82:	015a      	lsls	r2, r3, #5
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	4413      	add	r3, r2
 8001e88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	2301      	movs	r3, #1
 8001e90:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	799b      	ldrb	r3, [r3, #6]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d132      	bne.n	8001f00 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001e9a:	6879      	ldr	r1, [r7, #4]
 8001e9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	00db      	lsls	r3, r3, #3
 8001ea2:	4413      	add	r3, r2
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	440b      	add	r3, r1
 8001ea8:	3320      	adds	r3, #32
 8001eaa:	6819      	ldr	r1, [r3, #0]
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	4413      	add	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4403      	add	r3, r0
 8001eba:	331c      	adds	r3, #28
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4419      	add	r1, r3
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	4413      	add	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4403      	add	r3, r0
 8001ece:	3320      	adds	r3, #32
 8001ed0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d113      	bne.n	8001f00 <HAL_PCD_IRQHandler+0x3a2>
 8001ed8:	6879      	ldr	r1, [r7, #4]
 8001eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001edc:	4613      	mov	r3, r2
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	4413      	add	r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	440b      	add	r3, r1
 8001ee6:	3324      	adds	r3, #36	@ 0x24
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d108      	bne.n	8001f00 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6818      	ldr	r0, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001ef8:	461a      	mov	r2, r3
 8001efa:	2101      	movs	r1, #1
 8001efc:	f006 f8ae 	bl	800805c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	4619      	mov	r1, r3
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f008 fbed 	bl	800a6e6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	f003 0308 	and.w	r3, r3, #8
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d008      	beq.n	8001f28 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f18:	015a      	lsls	r2, r3, #5
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f22:	461a      	mov	r2, r3
 8001f24:	2308      	movs	r3, #8
 8001f26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	f003 0310 	and.w	r3, r3, #16
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d008      	beq.n	8001f44 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f34:	015a      	lsls	r2, r3, #5
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	4413      	add	r3, r2
 8001f3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f3e:	461a      	mov	r2, r3
 8001f40:	2310      	movs	r3, #16
 8001f42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d008      	beq.n	8001f60 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f50:	015a      	lsls	r2, r3, #5
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	4413      	add	r3, r2
 8001f56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	2340      	movs	r3, #64	@ 0x40
 8001f5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d023      	beq.n	8001fb2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001f6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f6c:	6a38      	ldr	r0, [r7, #32]
 8001f6e:	f005 f891 	bl	8007094 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001f72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f74:	4613      	mov	r3, r2
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	4413      	add	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	3310      	adds	r3, #16
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	3304      	adds	r3, #4
 8001f84:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	78db      	ldrb	r3, [r3, #3]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d108      	bne.n	8001fa0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	2200      	movs	r2, #0
 8001f92:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	4619      	mov	r1, r3
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f008 fc3a 	bl	800a814 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa2:	015a      	lsls	r2, r3, #5
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fac:	461a      	mov	r2, r3
 8001fae:	2302      	movs	r3, #2
 8001fb0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d003      	beq.n	8001fc4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001fbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 fce8 	bl	8002994 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fcc:	085b      	lsrs	r3, r3, #1
 8001fce:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	f47f af2e 	bne.w	8001e34 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f005 ff77 	bl	8007ed0 <USB_ReadInterrupts>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001fe8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001fec:	d122      	bne.n	8002034 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	69fa      	ldr	r2, [r7, #28]
 8001ff8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ffc:	f023 0301 	bic.w	r3, r3, #1
 8002000:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002008:	2b01      	cmp	r3, #1
 800200a:	d108      	bne.n	800201e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002014:	2100      	movs	r1, #0
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 fef2 	bl	8002e00 <HAL_PCDEx_LPM_Callback>
 800201c:	e002      	b.n	8002024 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f008 fbd8 	bl	800a7d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	695a      	ldr	r2, [r3, #20]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002032:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4618      	mov	r0, r3
 800203a:	f005 ff49 	bl	8007ed0 <USB_ReadInterrupts>
 800203e:	4603      	mov	r3, r0
 8002040:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002044:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002048:	d112      	bne.n	8002070 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b01      	cmp	r3, #1
 8002058:	d102      	bne.n	8002060 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f008 fb94 	bl	800a788 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	695a      	ldr	r2, [r3, #20]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800206e:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4618      	mov	r0, r3
 8002076:	f005 ff2b 	bl	8007ed0 <USB_ReadInterrupts>
 800207a:	4603      	mov	r3, r0
 800207c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002080:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002084:	d121      	bne.n	80020ca <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	695a      	ldr	r2, [r3, #20]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002094:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800209c:	2b00      	cmp	r3, #0
 800209e:	d111      	bne.n	80020c4 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020ae:	089b      	lsrs	r3, r3, #2
 80020b0:	f003 020f 	and.w	r2, r3, #15
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80020ba:	2101      	movs	r1, #1
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f000 fe9f 	bl	8002e00 <HAL_PCDEx_LPM_Callback>
 80020c2:	e002      	b.n	80020ca <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f008 fb5f 	bl	800a788 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f005 fefe 	bl	8007ed0 <USB_ReadInterrupts>
 80020d4:	4603      	mov	r3, r0
 80020d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020de:	f040 80b7 	bne.w	8002250 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	69fa      	ldr	r2, [r7, #28]
 80020ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80020f0:	f023 0301 	bic.w	r3, r3, #1
 80020f4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2110      	movs	r1, #16
 80020fc:	4618      	mov	r0, r3
 80020fe:	f004 ffc9 	bl	8007094 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002102:	2300      	movs	r3, #0
 8002104:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002106:	e046      	b.n	8002196 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800210a:	015a      	lsls	r2, r3, #5
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	4413      	add	r3, r2
 8002110:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002114:	461a      	mov	r2, r3
 8002116:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800211a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800211c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800211e:	015a      	lsls	r2, r3, #5
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	4413      	add	r3, r2
 8002124:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800212c:	0151      	lsls	r1, r2, #5
 800212e:	69fa      	ldr	r2, [r7, #28]
 8002130:	440a      	add	r2, r1
 8002132:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002136:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800213a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800213c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800213e:	015a      	lsls	r2, r3, #5
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	4413      	add	r3, r2
 8002144:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002148:	461a      	mov	r2, r3
 800214a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800214e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002152:	015a      	lsls	r2, r3, #5
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	4413      	add	r3, r2
 8002158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002160:	0151      	lsls	r1, r2, #5
 8002162:	69fa      	ldr	r2, [r7, #28]
 8002164:	440a      	add	r2, r1
 8002166:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800216a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800216e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002172:	015a      	lsls	r2, r3, #5
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	4413      	add	r3, r2
 8002178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002180:	0151      	lsls	r1, r2, #5
 8002182:	69fa      	ldr	r2, [r7, #28]
 8002184:	440a      	add	r2, r1
 8002186:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800218a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800218e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002192:	3301      	adds	r3, #1
 8002194:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	791b      	ldrb	r3, [r3, #4]
 800219a:	461a      	mov	r2, r3
 800219c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800219e:	4293      	cmp	r3, r2
 80021a0:	d3b2      	bcc.n	8002108 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	69fa      	ldr	r2, [r7, #28]
 80021ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80021b0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80021b4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	7bdb      	ldrb	r3, [r3, #15]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d016      	beq.n	80021ec <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021c8:	69fa      	ldr	r2, [r7, #28]
 80021ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80021ce:	f043 030b 	orr.w	r3, r3, #11
 80021d2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021de:	69fa      	ldr	r2, [r7, #28]
 80021e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80021e4:	f043 030b 	orr.w	r3, r3, #11
 80021e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ea:	e015      	b.n	8002218 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021f2:	695a      	ldr	r2, [r3, #20]
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021fa:	4619      	mov	r1, r3
 80021fc:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002200:	4313      	orrs	r3, r2
 8002202:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800220a:	691b      	ldr	r3, [r3, #16]
 800220c:	69fa      	ldr	r2, [r7, #28]
 800220e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002212:	f043 030b 	orr.w	r3, r3, #11
 8002216:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	69fa      	ldr	r2, [r7, #28]
 8002222:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002226:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800222a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6818      	ldr	r0, [r3, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800223a:	461a      	mov	r2, r3
 800223c:	f005 ff0e 	bl	800805c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	695a      	ldr	r2, [r3, #20]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800224e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4618      	mov	r0, r3
 8002256:	f005 fe3b 	bl	8007ed0 <USB_ReadInterrupts>
 800225a:	4603      	mov	r3, r0
 800225c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002260:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002264:	d123      	bne.n	80022ae <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4618      	mov	r0, r3
 800226c:	f005 fed2 	bl	8008014 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4618      	mov	r0, r3
 8002276:	f004 ff86 	bl	8007186 <USB_GetDevSpeed>
 800227a:	4603      	mov	r3, r0
 800227c:	461a      	mov	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681c      	ldr	r4, [r3, #0]
 8002286:	f001 fdbb 	bl	8003e00 <HAL_RCC_GetHCLKFreq>
 800228a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002290:	461a      	mov	r2, r3
 8002292:	4620      	mov	r0, r4
 8002294:	f004 fc90 	bl	8006bb8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f008 fa4c 	bl	800a736 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	695a      	ldr	r2, [r3, #20]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80022ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f005 fe0c 	bl	8007ed0 <USB_ReadInterrupts>
 80022b8:	4603      	mov	r3, r0
 80022ba:	f003 0308 	and.w	r3, r3, #8
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d10a      	bne.n	80022d8 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f008 fa29 	bl	800a71a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	695a      	ldr	r2, [r3, #20]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f002 0208 	and.w	r2, r2, #8
 80022d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4618      	mov	r0, r3
 80022de:	f005 fdf7 	bl	8007ed0 <USB_ReadInterrupts>
 80022e2:	4603      	mov	r3, r0
 80022e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022e8:	2b80      	cmp	r3, #128	@ 0x80
 80022ea:	d123      	bne.n	8002334 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80022ec:	6a3b      	ldr	r3, [r7, #32]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80022f4:	6a3b      	ldr	r3, [r7, #32]
 80022f6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80022f8:	2301      	movs	r3, #1
 80022fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80022fc:	e014      	b.n	8002328 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80022fe:	6879      	ldr	r1, [r7, #4]
 8002300:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002302:	4613      	mov	r3, r2
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	4413      	add	r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	440b      	add	r3, r1
 800230c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d105      	bne.n	8002322 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002318:	b2db      	uxtb	r3, r3
 800231a:	4619      	mov	r1, r3
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f000 fb08 	bl	8002932 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002324:	3301      	adds	r3, #1
 8002326:	627b      	str	r3, [r7, #36]	@ 0x24
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	791b      	ldrb	r3, [r3, #4]
 800232c:	461a      	mov	r2, r3
 800232e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002330:	4293      	cmp	r3, r2
 8002332:	d3e4      	bcc.n	80022fe <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4618      	mov	r0, r3
 800233a:	f005 fdc9 	bl	8007ed0 <USB_ReadInterrupts>
 800233e:	4603      	mov	r3, r0
 8002340:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002344:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002348:	d13c      	bne.n	80023c4 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800234a:	2301      	movs	r3, #1
 800234c:	627b      	str	r3, [r7, #36]	@ 0x24
 800234e:	e02b      	b.n	80023a8 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002352:	015a      	lsls	r2, r3, #5
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	4413      	add	r3, r2
 8002358:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002364:	4613      	mov	r3, r2
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	4413      	add	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	440b      	add	r3, r1
 800236e:	3318      	adds	r3, #24
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d115      	bne.n	80023a2 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002376:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002378:	2b00      	cmp	r3, #0
 800237a:	da12      	bge.n	80023a2 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002380:	4613      	mov	r3, r2
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	4413      	add	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	3317      	adds	r3, #23
 800238c:	2201      	movs	r2, #1
 800238e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002392:	b2db      	uxtb	r3, r3
 8002394:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002398:	b2db      	uxtb	r3, r3
 800239a:	4619      	mov	r1, r3
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 fac8 	bl	8002932 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a4:	3301      	adds	r3, #1
 80023a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	791b      	ldrb	r3, [r3, #4]
 80023ac:	461a      	mov	r2, r3
 80023ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d3cd      	bcc.n	8002350 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	695a      	ldr	r2, [r3, #20]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80023c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f005 fd81 	bl	8007ed0 <USB_ReadInterrupts>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80023d8:	d156      	bne.n	8002488 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023da:	2301      	movs	r3, #1
 80023dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80023de:	e045      	b.n	800246c <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80023e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e2:	015a      	lsls	r2, r3, #5
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	4413      	add	r3, r2
 80023e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80023f0:	6879      	ldr	r1, [r7, #4]
 80023f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023f4:	4613      	mov	r3, r2
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	4413      	add	r3, r2
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	440b      	add	r3, r1
 80023fe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d12e      	bne.n	8002466 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002408:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800240a:	2b00      	cmp	r3, #0
 800240c:	da2b      	bge.n	8002466 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800241a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800241e:	429a      	cmp	r2, r3
 8002420:	d121      	bne.n	8002466 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002422:	6879      	ldr	r1, [r7, #4]
 8002424:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002426:	4613      	mov	r3, r2
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	4413      	add	r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	440b      	add	r3, r1
 8002430:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002434:	2201      	movs	r2, #1
 8002436:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002438:	6a3b      	ldr	r3, [r7, #32]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002440:	6a3b      	ldr	r3, [r7, #32]
 8002442:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002444:	6a3b      	ldr	r3, [r7, #32]
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800244c:	2b00      	cmp	r3, #0
 800244e:	d10a      	bne.n	8002466 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	69fa      	ldr	r2, [r7, #28]
 800245a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800245e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002462:	6053      	str	r3, [r2, #4]
            break;
 8002464:	e008      	b.n	8002478 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002468:	3301      	adds	r3, #1
 800246a:	627b      	str	r3, [r7, #36]	@ 0x24
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	791b      	ldrb	r3, [r3, #4]
 8002470:	461a      	mov	r2, r3
 8002472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002474:	4293      	cmp	r3, r2
 8002476:	d3b3      	bcc.n	80023e0 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	695a      	ldr	r2, [r3, #20]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002486:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4618      	mov	r0, r3
 800248e:	f005 fd1f 	bl	8007ed0 <USB_ReadInterrupts>
 8002492:	4603      	mov	r3, r0
 8002494:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002498:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800249c:	d10a      	bne.n	80024b4 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f008 f9ca 	bl	800a838 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	695a      	ldr	r2, [r3, #20]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80024b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f005 fd09 	bl	8007ed0 <USB_ReadInterrupts>
 80024be:	4603      	mov	r3, r0
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d115      	bne.n	80024f4 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	f003 0304 	and.w	r3, r3, #4
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f008 f9ba 	bl	800a854 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6859      	ldr	r1, [r3, #4]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	430a      	orrs	r2, r1
 80024ee:	605a      	str	r2, [r3, #4]
 80024f0:	e000      	b.n	80024f4 <HAL_PCD_IRQHandler+0x996>
      return;
 80024f2:	bf00      	nop
    }
  }
}
 80024f4:	3734      	adds	r7, #52	@ 0x34
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd90      	pop	{r4, r7, pc}

080024fa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b082      	sub	sp, #8
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
 8002502:	460b      	mov	r3, r1
 8002504:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800250c:	2b01      	cmp	r3, #1
 800250e:	d101      	bne.n	8002514 <HAL_PCD_SetAddress+0x1a>
 8002510:	2302      	movs	r3, #2
 8002512:	e012      	b.n	800253a <HAL_PCD_SetAddress+0x40>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	78fa      	ldrb	r2, [r7, #3]
 8002520:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	78fa      	ldrb	r2, [r7, #3]
 8002528:	4611      	mov	r1, r2
 800252a:	4618      	mov	r0, r3
 800252c:	f005 fc68 	bl	8007e00 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2200      	movs	r2, #0
 8002534:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b084      	sub	sp, #16
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
 800254a:	4608      	mov	r0, r1
 800254c:	4611      	mov	r1, r2
 800254e:	461a      	mov	r2, r3
 8002550:	4603      	mov	r3, r0
 8002552:	70fb      	strb	r3, [r7, #3]
 8002554:	460b      	mov	r3, r1
 8002556:	803b      	strh	r3, [r7, #0]
 8002558:	4613      	mov	r3, r2
 800255a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800255c:	2300      	movs	r3, #0
 800255e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002560:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002564:	2b00      	cmp	r3, #0
 8002566:	da0f      	bge.n	8002588 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002568:	78fb      	ldrb	r3, [r7, #3]
 800256a:	f003 020f 	and.w	r2, r3, #15
 800256e:	4613      	mov	r3, r2
 8002570:	00db      	lsls	r3, r3, #3
 8002572:	4413      	add	r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	3310      	adds	r3, #16
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	4413      	add	r3, r2
 800257c:	3304      	adds	r3, #4
 800257e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2201      	movs	r2, #1
 8002584:	705a      	strb	r2, [r3, #1]
 8002586:	e00f      	b.n	80025a8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002588:	78fb      	ldrb	r3, [r7, #3]
 800258a:	f003 020f 	and.w	r2, r3, #15
 800258e:	4613      	mov	r3, r2
 8002590:	00db      	lsls	r3, r3, #3
 8002592:	4413      	add	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	4413      	add	r3, r2
 800259e:	3304      	adds	r3, #4
 80025a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2200      	movs	r2, #0
 80025a6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80025a8:	78fb      	ldrb	r3, [r7, #3]
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	b2da      	uxtb	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80025b4:	883a      	ldrh	r2, [r7, #0]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	78ba      	ldrb	r2, [r7, #2]
 80025be:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	785b      	ldrb	r3, [r3, #1]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d004      	beq.n	80025d2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	461a      	mov	r2, r3
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80025d2:	78bb      	ldrb	r3, [r7, #2]
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d102      	bne.n	80025de <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2200      	movs	r2, #0
 80025dc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d101      	bne.n	80025ec <HAL_PCD_EP_Open+0xaa>
 80025e8:	2302      	movs	r3, #2
 80025ea:	e00e      	b.n	800260a <HAL_PCD_EP_Open+0xc8>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68f9      	ldr	r1, [r7, #12]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f004 fde8 	bl	80071d0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002608:	7afb      	ldrb	r3, [r7, #11]
}
 800260a:	4618      	mov	r0, r3
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b084      	sub	sp, #16
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
 800261a:	460b      	mov	r3, r1
 800261c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800261e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002622:	2b00      	cmp	r3, #0
 8002624:	da0f      	bge.n	8002646 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002626:	78fb      	ldrb	r3, [r7, #3]
 8002628:	f003 020f 	and.w	r2, r3, #15
 800262c:	4613      	mov	r3, r2
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	4413      	add	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	3310      	adds	r3, #16
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	4413      	add	r3, r2
 800263a:	3304      	adds	r3, #4
 800263c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2201      	movs	r2, #1
 8002642:	705a      	strb	r2, [r3, #1]
 8002644:	e00f      	b.n	8002666 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002646:	78fb      	ldrb	r3, [r7, #3]
 8002648:	f003 020f 	and.w	r2, r3, #15
 800264c:	4613      	mov	r3, r2
 800264e:	00db      	lsls	r3, r3, #3
 8002650:	4413      	add	r3, r2
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	4413      	add	r3, r2
 800265c:	3304      	adds	r3, #4
 800265e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2200      	movs	r2, #0
 8002664:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002666:	78fb      	ldrb	r3, [r7, #3]
 8002668:	f003 030f 	and.w	r3, r3, #15
 800266c:	b2da      	uxtb	r2, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002678:	2b01      	cmp	r3, #1
 800267a:	d101      	bne.n	8002680 <HAL_PCD_EP_Close+0x6e>
 800267c:	2302      	movs	r3, #2
 800267e:	e00e      	b.n	800269e <HAL_PCD_EP_Close+0x8c>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	68f9      	ldr	r1, [r7, #12]
 800268e:	4618      	mov	r0, r3
 8002690:	f004 fe26 	bl	80072e0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b086      	sub	sp, #24
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	60f8      	str	r0, [r7, #12]
 80026ae:	607a      	str	r2, [r7, #4]
 80026b0:	603b      	str	r3, [r7, #0]
 80026b2:	460b      	mov	r3, r1
 80026b4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026b6:	7afb      	ldrb	r3, [r7, #11]
 80026b8:	f003 020f 	and.w	r2, r3, #15
 80026bc:	4613      	mov	r3, r2
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	4413      	add	r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026c8:	68fa      	ldr	r2, [r7, #12]
 80026ca:	4413      	add	r3, r2
 80026cc:	3304      	adds	r3, #4
 80026ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	683a      	ldr	r2, [r7, #0]
 80026da:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	2200      	movs	r2, #0
 80026e0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	2200      	movs	r2, #0
 80026e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026e8:	7afb      	ldrb	r3, [r7, #11]
 80026ea:	f003 030f 	and.w	r3, r3, #15
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	799b      	ldrb	r3, [r3, #6]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d102      	bne.n	8002702 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6818      	ldr	r0, [r3, #0]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	799b      	ldrb	r3, [r3, #6]
 800270a:	461a      	mov	r2, r3
 800270c:	6979      	ldr	r1, [r7, #20]
 800270e:	f004 fec3 	bl	8007498 <USB_EPStartXfer>

  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002728:	78fb      	ldrb	r3, [r7, #3]
 800272a:	f003 020f 	and.w	r2, r3, #15
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4413      	add	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800273e:	681b      	ldr	r3, [r3, #0]
}
 8002740:	4618      	mov	r0, r3
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	607a      	str	r2, [r7, #4]
 8002756:	603b      	str	r3, [r7, #0]
 8002758:	460b      	mov	r3, r1
 800275a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800275c:	7afb      	ldrb	r3, [r7, #11]
 800275e:	f003 020f 	and.w	r2, r3, #15
 8002762:	4613      	mov	r3, r2
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	4413      	add	r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	3310      	adds	r3, #16
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	4413      	add	r3, r2
 8002770:	3304      	adds	r3, #4
 8002772:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	2200      	movs	r2, #0
 8002784:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	2201      	movs	r2, #1
 800278a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800278c:	7afb      	ldrb	r3, [r7, #11]
 800278e:	f003 030f 	and.w	r3, r3, #15
 8002792:	b2da      	uxtb	r2, r3
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	799b      	ldrb	r3, [r3, #6]
 800279c:	2b01      	cmp	r3, #1
 800279e:	d102      	bne.n	80027a6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6818      	ldr	r0, [r3, #0]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	799b      	ldrb	r3, [r3, #6]
 80027ae:	461a      	mov	r2, r3
 80027b0:	6979      	ldr	r1, [r7, #20]
 80027b2:	f004 fe71 	bl	8007498 <USB_EPStartXfer>

  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	460b      	mov	r3, r1
 80027ca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80027cc:	78fb      	ldrb	r3, [r7, #3]
 80027ce:	f003 030f 	and.w	r3, r3, #15
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	7912      	ldrb	r2, [r2, #4]
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d901      	bls.n	80027de <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e04f      	b.n	800287e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80027de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	da0f      	bge.n	8002806 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027e6:	78fb      	ldrb	r3, [r7, #3]
 80027e8:	f003 020f 	and.w	r2, r3, #15
 80027ec:	4613      	mov	r3, r2
 80027ee:	00db      	lsls	r3, r3, #3
 80027f0:	4413      	add	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	3310      	adds	r3, #16
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	4413      	add	r3, r2
 80027fa:	3304      	adds	r3, #4
 80027fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2201      	movs	r2, #1
 8002802:	705a      	strb	r2, [r3, #1]
 8002804:	e00d      	b.n	8002822 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002806:	78fa      	ldrb	r2, [r7, #3]
 8002808:	4613      	mov	r3, r2
 800280a:	00db      	lsls	r3, r3, #3
 800280c:	4413      	add	r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	4413      	add	r3, r2
 8002818:	3304      	adds	r3, #4
 800281a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2200      	movs	r2, #0
 8002820:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2201      	movs	r2, #1
 8002826:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002828:	78fb      	ldrb	r3, [r7, #3]
 800282a:	f003 030f 	and.w	r3, r3, #15
 800282e:	b2da      	uxtb	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800283a:	2b01      	cmp	r3, #1
 800283c:	d101      	bne.n	8002842 <HAL_PCD_EP_SetStall+0x82>
 800283e:	2302      	movs	r3, #2
 8002840:	e01d      	b.n	800287e <HAL_PCD_EP_SetStall+0xbe>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68f9      	ldr	r1, [r7, #12]
 8002850:	4618      	mov	r0, r3
 8002852:	f005 fa01 	bl	8007c58 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002856:	78fb      	ldrb	r3, [r7, #3]
 8002858:	f003 030f 	and.w	r3, r3, #15
 800285c:	2b00      	cmp	r3, #0
 800285e:	d109      	bne.n	8002874 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6818      	ldr	r0, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	7999      	ldrb	r1, [r3, #6]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800286e:	461a      	mov	r2, r3
 8002870:	f005 fbf4 	bl	800805c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b084      	sub	sp, #16
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
 800288e:	460b      	mov	r3, r1
 8002890:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002892:	78fb      	ldrb	r3, [r7, #3]
 8002894:	f003 030f 	and.w	r3, r3, #15
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	7912      	ldrb	r2, [r2, #4]
 800289c:	4293      	cmp	r3, r2
 800289e:	d901      	bls.n	80028a4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e042      	b.n	800292a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80028a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	da0f      	bge.n	80028cc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028ac:	78fb      	ldrb	r3, [r7, #3]
 80028ae:	f003 020f 	and.w	r2, r3, #15
 80028b2:	4613      	mov	r3, r2
 80028b4:	00db      	lsls	r3, r3, #3
 80028b6:	4413      	add	r3, r2
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	3310      	adds	r3, #16
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	4413      	add	r3, r2
 80028c0:	3304      	adds	r3, #4
 80028c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2201      	movs	r2, #1
 80028c8:	705a      	strb	r2, [r3, #1]
 80028ca:	e00f      	b.n	80028ec <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80028cc:	78fb      	ldrb	r3, [r7, #3]
 80028ce:	f003 020f 	and.w	r2, r3, #15
 80028d2:	4613      	mov	r3, r2
 80028d4:	00db      	lsls	r3, r3, #3
 80028d6:	4413      	add	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	4413      	add	r3, r2
 80028e2:	3304      	adds	r3, #4
 80028e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028f2:	78fb      	ldrb	r3, [r7, #3]
 80028f4:	f003 030f 	and.w	r3, r3, #15
 80028f8:	b2da      	uxtb	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002904:	2b01      	cmp	r3, #1
 8002906:	d101      	bne.n	800290c <HAL_PCD_EP_ClrStall+0x86>
 8002908:	2302      	movs	r3, #2
 800290a:	e00e      	b.n	800292a <HAL_PCD_EP_ClrStall+0xa4>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68f9      	ldr	r1, [r7, #12]
 800291a:	4618      	mov	r0, r3
 800291c:	f005 fa0a 	bl	8007d34 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002932:	b580      	push	{r7, lr}
 8002934:	b084      	sub	sp, #16
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
 800293a:	460b      	mov	r3, r1
 800293c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800293e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002942:	2b00      	cmp	r3, #0
 8002944:	da0c      	bge.n	8002960 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002946:	78fb      	ldrb	r3, [r7, #3]
 8002948:	f003 020f 	and.w	r2, r3, #15
 800294c:	4613      	mov	r3, r2
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	4413      	add	r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	3310      	adds	r3, #16
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	4413      	add	r3, r2
 800295a:	3304      	adds	r3, #4
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	e00c      	b.n	800297a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002960:	78fb      	ldrb	r3, [r7, #3]
 8002962:	f003 020f 	and.w	r2, r3, #15
 8002966:	4613      	mov	r3, r2
 8002968:	00db      	lsls	r3, r3, #3
 800296a:	4413      	add	r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	4413      	add	r3, r2
 8002976:	3304      	adds	r3, #4
 8002978:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	68f9      	ldr	r1, [r7, #12]
 8002980:	4618      	mov	r0, r3
 8002982:	f005 f829 	bl	80079d8 <USB_EPStopXfer>
 8002986:	4603      	mov	r3, r0
 8002988:	72fb      	strb	r3, [r7, #11]

  return ret;
 800298a:	7afb      	ldrb	r3, [r7, #11]
}
 800298c:	4618      	mov	r0, r3
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b08a      	sub	sp, #40	@ 0x28
 8002998:	af02      	add	r7, sp, #8
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	4613      	mov	r3, r2
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	4413      	add	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	3310      	adds	r3, #16
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	4413      	add	r3, r2
 80029b8:	3304      	adds	r3, #4
 80029ba:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	695a      	ldr	r2, [r3, #20]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d901      	bls.n	80029cc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e06b      	b.n	8002aa4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	691a      	ldr	r2, [r3, #16]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	69fa      	ldr	r2, [r7, #28]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d902      	bls.n	80029e8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	3303      	adds	r3, #3
 80029ec:	089b      	lsrs	r3, r3, #2
 80029ee:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80029f0:	e02a      	b.n	8002a48 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	691a      	ldr	r2, [r3, #16]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	69fa      	ldr	r2, [r7, #28]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d902      	bls.n	8002a0e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	3303      	adds	r3, #3
 8002a12:	089b      	lsrs	r3, r3, #2
 8002a14:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	68d9      	ldr	r1, [r3, #12]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	4603      	mov	r3, r0
 8002a2a:	6978      	ldr	r0, [r7, #20]
 8002a2c:	f005 f87e 	bl	8007b2c <USB_WritePacket>

    ep->xfer_buff  += len;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	68da      	ldr	r2, [r3, #12]
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	441a      	add	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	695a      	ldr	r2, [r3, #20]
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	441a      	add	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	015a      	lsls	r2, r3, #5
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	4413      	add	r3, r2
 8002a50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a54:	699b      	ldr	r3, [r3, #24]
 8002a56:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002a58:	69ba      	ldr	r2, [r7, #24]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d809      	bhi.n	8002a72 <PCD_WriteEmptyTxFifo+0xde>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	695a      	ldr	r2, [r3, #20]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d203      	bcs.n	8002a72 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1bf      	bne.n	80029f2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	691a      	ldr	r2, [r3, #16]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	695b      	ldr	r3, [r3, #20]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d811      	bhi.n	8002aa2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	f003 030f 	and.w	r3, r3, #15
 8002a84:	2201      	movs	r2, #1
 8002a86:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	43db      	mvns	r3, r3
 8002a98:	6939      	ldr	r1, [r7, #16]
 8002a9a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3720      	adds	r7, #32
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b088      	sub	sp, #32
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	333c      	adds	r3, #60	@ 0x3c
 8002ac4:	3304      	adds	r3, #4
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	015a      	lsls	r2, r3, #5
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	799b      	ldrb	r3, [r3, #6]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d17b      	bne.n	8002bda <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	f003 0308 	and.w	r3, r3, #8
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d015      	beq.n	8002b18 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	4a61      	ldr	r2, [pc, #388]	@ (8002c74 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	f240 80b9 	bls.w	8002c68 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 80b3 	beq.w	8002c68 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	015a      	lsls	r2, r3, #5
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	4413      	add	r3, r2
 8002b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b0e:	461a      	mov	r2, r3
 8002b10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b14:	6093      	str	r3, [r2, #8]
 8002b16:	e0a7      	b.n	8002c68 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	f003 0320 	and.w	r3, r3, #32
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d009      	beq.n	8002b36 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	015a      	lsls	r2, r3, #5
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	4413      	add	r3, r2
 8002b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b2e:	461a      	mov	r2, r3
 8002b30:	2320      	movs	r3, #32
 8002b32:	6093      	str	r3, [r2, #8]
 8002b34:	e098      	b.n	8002c68 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f040 8093 	bne.w	8002c68 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	4a4b      	ldr	r2, [pc, #300]	@ (8002c74 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d90f      	bls.n	8002b6a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00a      	beq.n	8002b6a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	015a      	lsls	r2, r3, #5
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b60:	461a      	mov	r2, r3
 8002b62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b66:	6093      	str	r3, [r2, #8]
 8002b68:	e07e      	b.n	8002c68 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	4413      	add	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	3304      	adds	r3, #4
 8002b7e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6a1a      	ldr	r2, [r3, #32]
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	0159      	lsls	r1, r3, #5
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	440b      	add	r3, r1
 8002b8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b96:	1ad2      	subs	r2, r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d114      	bne.n	8002bcc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d109      	bne.n	8002bbe <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6818      	ldr	r0, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	2101      	movs	r1, #1
 8002bb8:	f005 fa50 	bl	800805c <USB_EP0_OutStart>
 8002bbc:	e006      	b.n	8002bcc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	68da      	ldr	r2, [r3, #12]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	441a      	add	r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f007 fd6c 	bl	800a6b0 <HAL_PCD_DataOutStageCallback>
 8002bd8:	e046      	b.n	8002c68 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	4a26      	ldr	r2, [pc, #152]	@ (8002c78 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d124      	bne.n	8002c2c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00a      	beq.n	8002c02 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	015a      	lsls	r2, r3, #5
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bfe:	6093      	str	r3, [r2, #8]
 8002c00:	e032      	b.n	8002c68 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	f003 0320 	and.w	r3, r3, #32
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d008      	beq.n	8002c1e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	015a      	lsls	r2, r3, #5
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	4413      	add	r3, r2
 8002c14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c18:	461a      	mov	r2, r3
 8002c1a:	2320      	movs	r3, #32
 8002c1c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	4619      	mov	r1, r3
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f007 fd43 	bl	800a6b0 <HAL_PCD_DataOutStageCallback>
 8002c2a:	e01d      	b.n	8002c68 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d114      	bne.n	8002c5c <PCD_EP_OutXfrComplete_int+0x1b0>
 8002c32:	6879      	ldr	r1, [r7, #4]
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	4613      	mov	r3, r2
 8002c38:	00db      	lsls	r3, r3, #3
 8002c3a:	4413      	add	r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	440b      	add	r3, r1
 8002c40:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d108      	bne.n	8002c5c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6818      	ldr	r0, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c54:	461a      	mov	r2, r3
 8002c56:	2100      	movs	r1, #0
 8002c58:	f005 fa00 	bl	800805c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	4619      	mov	r1, r3
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f007 fd24 	bl	800a6b0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3720      	adds	r7, #32
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	4f54300a 	.word	0x4f54300a
 8002c78:	4f54310a 	.word	0x4f54310a

08002c7c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	333c      	adds	r3, #60	@ 0x3c
 8002c94:	3304      	adds	r3, #4
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	015a      	lsls	r2, r3, #5
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	4413      	add	r3, r2
 8002ca2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	4a15      	ldr	r2, [pc, #84]	@ (8002d04 <PCD_EP_OutSetupPacket_int+0x88>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d90e      	bls.n	8002cd0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d009      	beq.n	8002cd0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	015a      	lsls	r2, r3, #5
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cc8:	461a      	mov	r2, r3
 8002cca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f007 fcdb 	bl	800a68c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	4a0a      	ldr	r2, [pc, #40]	@ (8002d04 <PCD_EP_OutSetupPacket_int+0x88>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d90c      	bls.n	8002cf8 <PCD_EP_OutSetupPacket_int+0x7c>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	799b      	ldrb	r3, [r3, #6]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d108      	bne.n	8002cf8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6818      	ldr	r0, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	f005 f9b2 	bl	800805c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3718      	adds	r7, #24
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	4f54300a 	.word	0x4f54300a

08002d08 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	460b      	mov	r3, r1
 8002d12:	70fb      	strb	r3, [r7, #3]
 8002d14:	4613      	mov	r3, r2
 8002d16:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002d20:	78fb      	ldrb	r3, [r7, #3]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d107      	bne.n	8002d36 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002d26:	883b      	ldrh	r3, [r7, #0]
 8002d28:	0419      	lsls	r1, r3, #16
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	430a      	orrs	r2, r1
 8002d32:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d34:	e028      	b.n	8002d88 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d3c:	0c1b      	lsrs	r3, r3, #16
 8002d3e:	68ba      	ldr	r2, [r7, #8]
 8002d40:	4413      	add	r3, r2
 8002d42:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002d44:	2300      	movs	r3, #0
 8002d46:	73fb      	strb	r3, [r7, #15]
 8002d48:	e00d      	b.n	8002d66 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	7bfb      	ldrb	r3, [r7, #15]
 8002d50:	3340      	adds	r3, #64	@ 0x40
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4413      	add	r3, r2
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	0c1b      	lsrs	r3, r3, #16
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
 8002d62:	3301      	adds	r3, #1
 8002d64:	73fb      	strb	r3, [r7, #15]
 8002d66:	7bfa      	ldrb	r2, [r7, #15]
 8002d68:	78fb      	ldrb	r3, [r7, #3]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d3ec      	bcc.n	8002d4a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002d70:	883b      	ldrh	r3, [r7, #0]
 8002d72:	0418      	lsls	r0, r3, #16
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6819      	ldr	r1, [r3, #0]
 8002d78:	78fb      	ldrb	r3, [r7, #3]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	4302      	orrs	r2, r0
 8002d80:	3340      	adds	r3, #64	@ 0x40
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	440b      	add	r3, r1
 8002d86:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3714      	adds	r7, #20
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
 8002d9e:	460b      	mov	r3, r1
 8002da0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	887a      	ldrh	r2, [r7, #2]
 8002da8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002daa:	2300      	movs	r3, #0
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	699b      	ldr	r3, [r3, #24]
 8002dda:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002de6:	4b05      	ldr	r3, [pc, #20]	@ (8002dfc <HAL_PCDEx_ActivateLPM+0x44>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	10000003 	.word	0x10000003

08002e00 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002e20:	4b29      	ldr	r3, [pc, #164]	@ (8002ec8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	f003 0307 	and.w	r3, r3, #7
 8002e28:	2b06      	cmp	r3, #6
 8002e2a:	d00a      	beq.n	8002e42 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002e2c:	4b26      	ldr	r3, [pc, #152]	@ (8002ec8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d001      	beq.n	8002e3e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e040      	b.n	8002ec0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	e03e      	b.n	8002ec0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002e42:	4b21      	ldr	r3, [pc, #132]	@ (8002ec8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002e4a:	491f      	ldr	r1, [pc, #124]	@ (8002ec8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002e52:	f7fe f97b 	bl	800114c <HAL_GetTick>
 8002e56:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002e58:	e009      	b.n	8002e6e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002e5a:	f7fe f977 	bl	800114c <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e68:	d901      	bls.n	8002e6e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e028      	b.n	8002ec0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002e6e:	4b16      	ldr	r3, [pc, #88]	@ (8002ec8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e7a:	d1ee      	bne.n	8002e5a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b1e      	cmp	r3, #30
 8002e80:	d008      	beq.n	8002e94 <HAL_PWREx_ConfigSupply+0x7c>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b2e      	cmp	r3, #46	@ 0x2e
 8002e86:	d005      	beq.n	8002e94 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2b1d      	cmp	r3, #29
 8002e8c:	d002      	beq.n	8002e94 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2b2d      	cmp	r3, #45	@ 0x2d
 8002e92:	d114      	bne.n	8002ebe <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002e94:	f7fe f95a 	bl	800114c <HAL_GetTick>
 8002e98:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002e9a:	e009      	b.n	8002eb0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002e9c:	f7fe f956 	bl	800114c <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002eaa:	d901      	bls.n	8002eb0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e007      	b.n	8002ec0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002eb0:	4b05      	ldr	r3, [pc, #20]	@ (8002ec8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002eb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ebc:	d1ee      	bne.n	8002e9c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3710      	adds	r7, #16
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	58024800 	.word	0x58024800

08002ecc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002ed0:	4b05      	ldr	r3, [pc, #20]	@ (8002ee8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	4a04      	ldr	r2, [pc, #16]	@ (8002ee8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002ed6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002eda:	60d3      	str	r3, [r2, #12]
}
 8002edc:	bf00      	nop
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	58024800 	.word	0x58024800

08002eec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b08c      	sub	sp, #48	@ 0x30
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d102      	bne.n	8002f00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	f000 bc48 	b.w	8003790 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0301 	and.w	r3, r3, #1
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 8088 	beq.w	800301e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f0e:	4b99      	ldr	r3, [pc, #612]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002f18:	4b96      	ldr	r3, [pc, #600]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f20:	2b10      	cmp	r3, #16
 8002f22:	d007      	beq.n	8002f34 <HAL_RCC_OscConfig+0x48>
 8002f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f26:	2b18      	cmp	r3, #24
 8002f28:	d111      	bne.n	8002f4e <HAL_RCC_OscConfig+0x62>
 8002f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f2c:	f003 0303 	and.w	r3, r3, #3
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d10c      	bne.n	8002f4e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f34:	4b8f      	ldr	r3, [pc, #572]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d06d      	beq.n	800301c <HAL_RCC_OscConfig+0x130>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d169      	bne.n	800301c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	f000 bc21 	b.w	8003790 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f56:	d106      	bne.n	8002f66 <HAL_RCC_OscConfig+0x7a>
 8002f58:	4b86      	ldr	r3, [pc, #536]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a85      	ldr	r2, [pc, #532]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002f5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f62:	6013      	str	r3, [r2, #0]
 8002f64:	e02e      	b.n	8002fc4 <HAL_RCC_OscConfig+0xd8>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10c      	bne.n	8002f88 <HAL_RCC_OscConfig+0x9c>
 8002f6e:	4b81      	ldr	r3, [pc, #516]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a80      	ldr	r2, [pc, #512]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002f74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f78:	6013      	str	r3, [r2, #0]
 8002f7a:	4b7e      	ldr	r3, [pc, #504]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a7d      	ldr	r2, [pc, #500]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002f80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f84:	6013      	str	r3, [r2, #0]
 8002f86:	e01d      	b.n	8002fc4 <HAL_RCC_OscConfig+0xd8>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f90:	d10c      	bne.n	8002fac <HAL_RCC_OscConfig+0xc0>
 8002f92:	4b78      	ldr	r3, [pc, #480]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a77      	ldr	r2, [pc, #476]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002f98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f9c:	6013      	str	r3, [r2, #0]
 8002f9e:	4b75      	ldr	r3, [pc, #468]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a74      	ldr	r2, [pc, #464]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002fa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fa8:	6013      	str	r3, [r2, #0]
 8002faa:	e00b      	b.n	8002fc4 <HAL_RCC_OscConfig+0xd8>
 8002fac:	4b71      	ldr	r3, [pc, #452]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a70      	ldr	r2, [pc, #448]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002fb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fb6:	6013      	str	r3, [r2, #0]
 8002fb8:	4b6e      	ldr	r3, [pc, #440]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a6d      	ldr	r2, [pc, #436]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002fbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d013      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fcc:	f7fe f8be 	bl	800114c <HAL_GetTick>
 8002fd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fd2:	e008      	b.n	8002fe6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fd4:	f7fe f8ba 	bl	800114c <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	2b64      	cmp	r3, #100	@ 0x64
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e3d4      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fe6:	4b63      	ldr	r3, [pc, #396]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d0f0      	beq.n	8002fd4 <HAL_RCC_OscConfig+0xe8>
 8002ff2:	e014      	b.n	800301e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff4:	f7fe f8aa 	bl	800114c <HAL_GetTick>
 8002ff8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002ffa:	e008      	b.n	800300e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ffc:	f7fe f8a6 	bl	800114c <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b64      	cmp	r3, #100	@ 0x64
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e3c0      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800300e:	4b59      	ldr	r3, [pc, #356]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1f0      	bne.n	8002ffc <HAL_RCC_OscConfig+0x110>
 800301a:	e000      	b.n	800301e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800301c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	f000 80ca 	beq.w	80031c0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800302c:	4b51      	ldr	r3, [pc, #324]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003034:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003036:	4b4f      	ldr	r3, [pc, #316]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8003038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800303a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800303c:	6a3b      	ldr	r3, [r7, #32]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d007      	beq.n	8003052 <HAL_RCC_OscConfig+0x166>
 8003042:	6a3b      	ldr	r3, [r7, #32]
 8003044:	2b18      	cmp	r3, #24
 8003046:	d156      	bne.n	80030f6 <HAL_RCC_OscConfig+0x20a>
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	f003 0303 	and.w	r3, r3, #3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d151      	bne.n	80030f6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003052:	4b48      	ldr	r3, [pc, #288]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0304 	and.w	r3, r3, #4
 800305a:	2b00      	cmp	r3, #0
 800305c:	d005      	beq.n	800306a <HAL_RCC_OscConfig+0x17e>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e392      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800306a:	4b42      	ldr	r3, [pc, #264]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f023 0219 	bic.w	r2, r3, #25
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	493f      	ldr	r1, [pc, #252]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8003078:	4313      	orrs	r3, r2
 800307a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800307c:	f7fe f866 	bl	800114c <HAL_GetTick>
 8003080:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003084:	f7fe f862 	bl	800114c <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e37c      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003096:	4b37      	ldr	r3, [pc, #220]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0304 	and.w	r3, r3, #4
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d0f0      	beq.n	8003084 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a2:	f7fe f883 	bl	80011ac <HAL_GetREVID>
 80030a6:	4603      	mov	r3, r0
 80030a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d817      	bhi.n	80030e0 <HAL_RCC_OscConfig+0x1f4>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	2b40      	cmp	r3, #64	@ 0x40
 80030b6:	d108      	bne.n	80030ca <HAL_RCC_OscConfig+0x1de>
 80030b8:	4b2e      	ldr	r3, [pc, #184]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80030c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 80030c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030c6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030c8:	e07a      	b.n	80031c0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	031b      	lsls	r3, r3, #12
 80030d8:	4926      	ldr	r1, [pc, #152]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030de:	e06f      	b.n	80031c0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e0:	4b24      	ldr	r3, [pc, #144]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	061b      	lsls	r3, r3, #24
 80030ee:	4921      	ldr	r1, [pc, #132]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030f4:	e064      	b.n	80031c0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d047      	beq.n	800318e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80030fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f023 0219 	bic.w	r2, r3, #25
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	491a      	ldr	r1, [pc, #104]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 800310c:	4313      	orrs	r3, r2
 800310e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003110:	f7fe f81c 	bl	800114c <HAL_GetTick>
 8003114:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003116:	e008      	b.n	800312a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003118:	f7fe f818 	bl	800114c <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e332      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800312a:	4b12      	ldr	r3, [pc, #72]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0304 	and.w	r3, r3, #4
 8003132:	2b00      	cmp	r3, #0
 8003134:	d0f0      	beq.n	8003118 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003136:	f7fe f839 	bl	80011ac <HAL_GetREVID>
 800313a:	4603      	mov	r3, r0
 800313c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003140:	4293      	cmp	r3, r2
 8003142:	d819      	bhi.n	8003178 <HAL_RCC_OscConfig+0x28c>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	2b40      	cmp	r3, #64	@ 0x40
 800314a:	d108      	bne.n	800315e <HAL_RCC_OscConfig+0x272>
 800314c:	4b09      	ldr	r3, [pc, #36]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003154:	4a07      	ldr	r2, [pc, #28]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8003156:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800315a:	6053      	str	r3, [r2, #4]
 800315c:	e030      	b.n	80031c0 <HAL_RCC_OscConfig+0x2d4>
 800315e:	4b05      	ldr	r3, [pc, #20]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	031b      	lsls	r3, r3, #12
 800316c:	4901      	ldr	r1, [pc, #4]	@ (8003174 <HAL_RCC_OscConfig+0x288>)
 800316e:	4313      	orrs	r3, r2
 8003170:	604b      	str	r3, [r1, #4]
 8003172:	e025      	b.n	80031c0 <HAL_RCC_OscConfig+0x2d4>
 8003174:	58024400 	.word	0x58024400
 8003178:	4b9a      	ldr	r3, [pc, #616]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	691b      	ldr	r3, [r3, #16]
 8003184:	061b      	lsls	r3, r3, #24
 8003186:	4997      	ldr	r1, [pc, #604]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 8003188:	4313      	orrs	r3, r2
 800318a:	604b      	str	r3, [r1, #4]
 800318c:	e018      	b.n	80031c0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800318e:	4b95      	ldr	r3, [pc, #596]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a94      	ldr	r2, [pc, #592]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 8003194:	f023 0301 	bic.w	r3, r3, #1
 8003198:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800319a:	f7fd ffd7 	bl	800114c <HAL_GetTick>
 800319e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80031a0:	e008      	b.n	80031b4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031a2:	f7fd ffd3 	bl	800114c <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e2ed      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80031b4:	4b8b      	ldr	r3, [pc, #556]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0304 	and.w	r3, r3, #4
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1f0      	bne.n	80031a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0310 	and.w	r3, r3, #16
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f000 80a9 	beq.w	8003320 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031ce:	4b85      	ldr	r3, [pc, #532]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031d6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80031d8:	4b82      	ldr	r3, [pc, #520]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80031da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031dc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	d007      	beq.n	80031f4 <HAL_RCC_OscConfig+0x308>
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	2b18      	cmp	r3, #24
 80031e8:	d13a      	bne.n	8003260 <HAL_RCC_OscConfig+0x374>
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	f003 0303 	and.w	r3, r3, #3
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d135      	bne.n	8003260 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80031f4:	4b7b      	ldr	r3, [pc, #492]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d005      	beq.n	800320c <HAL_RCC_OscConfig+0x320>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	69db      	ldr	r3, [r3, #28]
 8003204:	2b80      	cmp	r3, #128	@ 0x80
 8003206:	d001      	beq.n	800320c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e2c1      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800320c:	f7fd ffce 	bl	80011ac <HAL_GetREVID>
 8003210:	4603      	mov	r3, r0
 8003212:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003216:	4293      	cmp	r3, r2
 8003218:	d817      	bhi.n	800324a <HAL_RCC_OscConfig+0x35e>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	2b20      	cmp	r3, #32
 8003220:	d108      	bne.n	8003234 <HAL_RCC_OscConfig+0x348>
 8003222:	4b70      	ldr	r3, [pc, #448]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800322a:	4a6e      	ldr	r2, [pc, #440]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 800322c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003230:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003232:	e075      	b.n	8003320 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003234:	4b6b      	ldr	r3, [pc, #428]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a1b      	ldr	r3, [r3, #32]
 8003240:	069b      	lsls	r3, r3, #26
 8003242:	4968      	ldr	r1, [pc, #416]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 8003244:	4313      	orrs	r3, r2
 8003246:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003248:	e06a      	b.n	8003320 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800324a:	4b66      	ldr	r3, [pc, #408]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	061b      	lsls	r3, r3, #24
 8003258:	4962      	ldr	r1, [pc, #392]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 800325a:	4313      	orrs	r3, r2
 800325c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800325e:	e05f      	b.n	8003320 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d042      	beq.n	80032ee <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003268:	4b5e      	ldr	r3, [pc, #376]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a5d      	ldr	r2, [pc, #372]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 800326e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003272:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003274:	f7fd ff6a 	bl	800114c <HAL_GetTick>
 8003278:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800327c:	f7fd ff66 	bl	800114c <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b02      	cmp	r3, #2
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e280      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800328e:	4b55      	ldr	r3, [pc, #340]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003296:	2b00      	cmp	r3, #0
 8003298:	d0f0      	beq.n	800327c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800329a:	f7fd ff87 	bl	80011ac <HAL_GetREVID>
 800329e:	4603      	mov	r3, r0
 80032a0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d817      	bhi.n	80032d8 <HAL_RCC_OscConfig+0x3ec>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	2b20      	cmp	r3, #32
 80032ae:	d108      	bne.n	80032c2 <HAL_RCC_OscConfig+0x3d6>
 80032b0:	4b4c      	ldr	r3, [pc, #304]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80032b8:	4a4a      	ldr	r2, [pc, #296]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80032ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80032be:	6053      	str	r3, [r2, #4]
 80032c0:	e02e      	b.n	8003320 <HAL_RCC_OscConfig+0x434>
 80032c2:	4b48      	ldr	r3, [pc, #288]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a1b      	ldr	r3, [r3, #32]
 80032ce:	069b      	lsls	r3, r3, #26
 80032d0:	4944      	ldr	r1, [pc, #272]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	604b      	str	r3, [r1, #4]
 80032d6:	e023      	b.n	8003320 <HAL_RCC_OscConfig+0x434>
 80032d8:	4b42      	ldr	r3, [pc, #264]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	061b      	lsls	r3, r3, #24
 80032e6:	493f      	ldr	r1, [pc, #252]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	60cb      	str	r3, [r1, #12]
 80032ec:	e018      	b.n	8003320 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80032ee:	4b3d      	ldr	r3, [pc, #244]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a3c      	ldr	r2, [pc, #240]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80032f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032fa:	f7fd ff27 	bl	800114c <HAL_GetTick>
 80032fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003302:	f7fd ff23 	bl	800114c <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e23d      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003314:	4b33      	ldr	r3, [pc, #204]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1f0      	bne.n	8003302 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0308 	and.w	r3, r3, #8
 8003328:	2b00      	cmp	r3, #0
 800332a:	d036      	beq.n	800339a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	695b      	ldr	r3, [r3, #20]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d019      	beq.n	8003368 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003334:	4b2b      	ldr	r3, [pc, #172]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 8003336:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003338:	4a2a      	ldr	r2, [pc, #168]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 800333a:	f043 0301 	orr.w	r3, r3, #1
 800333e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003340:	f7fd ff04 	bl	800114c <HAL_GetTick>
 8003344:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003348:	f7fd ff00 	bl	800114c <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e21a      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800335a:	4b22      	ldr	r3, [pc, #136]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 800335c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	2b00      	cmp	r3, #0
 8003364:	d0f0      	beq.n	8003348 <HAL_RCC_OscConfig+0x45c>
 8003366:	e018      	b.n	800339a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003368:	4b1e      	ldr	r3, [pc, #120]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 800336a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800336c:	4a1d      	ldr	r2, [pc, #116]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 800336e:	f023 0301 	bic.w	r3, r3, #1
 8003372:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003374:	f7fd feea 	bl	800114c <HAL_GetTick>
 8003378:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800337c:	f7fd fee6 	bl	800114c <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e200      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800338e:	4b15      	ldr	r3, [pc, #84]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 8003390:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1f0      	bne.n	800337c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0320 	and.w	r3, r3, #32
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d039      	beq.n	800341a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d01c      	beq.n	80033e8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80033ae:	4b0d      	ldr	r3, [pc, #52]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a0c      	ldr	r2, [pc, #48]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80033b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033b8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80033ba:	f7fd fec7 	bl	800114c <HAL_GetTick>
 80033be:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80033c0:	e008      	b.n	80033d4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033c2:	f7fd fec3 	bl	800114c <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d901      	bls.n	80033d4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e1dd      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80033d4:	4b03      	ldr	r3, [pc, #12]	@ (80033e4 <HAL_RCC_OscConfig+0x4f8>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d0f0      	beq.n	80033c2 <HAL_RCC_OscConfig+0x4d6>
 80033e0:	e01b      	b.n	800341a <HAL_RCC_OscConfig+0x52e>
 80033e2:	bf00      	nop
 80033e4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80033e8:	4b9b      	ldr	r3, [pc, #620]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a9a      	ldr	r2, [pc, #616]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80033ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80033f2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80033f4:	f7fd feaa 	bl	800114c <HAL_GetTick>
 80033f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033fc:	f7fd fea6 	bl	800114c <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e1c0      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800340e:	4b92      	ldr	r3, [pc, #584]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d1f0      	bne.n	80033fc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0304 	and.w	r3, r3, #4
 8003422:	2b00      	cmp	r3, #0
 8003424:	f000 8081 	beq.w	800352a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003428:	4b8c      	ldr	r3, [pc, #560]	@ (800365c <HAL_RCC_OscConfig+0x770>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a8b      	ldr	r2, [pc, #556]	@ (800365c <HAL_RCC_OscConfig+0x770>)
 800342e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003432:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003434:	f7fd fe8a 	bl	800114c <HAL_GetTick>
 8003438:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800343c:	f7fd fe86 	bl	800114c <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b64      	cmp	r3, #100	@ 0x64
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e1a0      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800344e:	4b83      	ldr	r3, [pc, #524]	@ (800365c <HAL_RCC_OscConfig+0x770>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0f0      	beq.n	800343c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d106      	bne.n	8003470 <HAL_RCC_OscConfig+0x584>
 8003462:	4b7d      	ldr	r3, [pc, #500]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003466:	4a7c      	ldr	r2, [pc, #496]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003468:	f043 0301 	orr.w	r3, r3, #1
 800346c:	6713      	str	r3, [r2, #112]	@ 0x70
 800346e:	e02d      	b.n	80034cc <HAL_RCC_OscConfig+0x5e0>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d10c      	bne.n	8003492 <HAL_RCC_OscConfig+0x5a6>
 8003478:	4b77      	ldr	r3, [pc, #476]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 800347a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800347c:	4a76      	ldr	r2, [pc, #472]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 800347e:	f023 0301 	bic.w	r3, r3, #1
 8003482:	6713      	str	r3, [r2, #112]	@ 0x70
 8003484:	4b74      	ldr	r3, [pc, #464]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003488:	4a73      	ldr	r2, [pc, #460]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 800348a:	f023 0304 	bic.w	r3, r3, #4
 800348e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003490:	e01c      	b.n	80034cc <HAL_RCC_OscConfig+0x5e0>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	2b05      	cmp	r3, #5
 8003498:	d10c      	bne.n	80034b4 <HAL_RCC_OscConfig+0x5c8>
 800349a:	4b6f      	ldr	r3, [pc, #444]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 800349c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800349e:	4a6e      	ldr	r2, [pc, #440]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80034a0:	f043 0304 	orr.w	r3, r3, #4
 80034a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80034a6:	4b6c      	ldr	r3, [pc, #432]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80034a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034aa:	4a6b      	ldr	r2, [pc, #428]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80034ac:	f043 0301 	orr.w	r3, r3, #1
 80034b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80034b2:	e00b      	b.n	80034cc <HAL_RCC_OscConfig+0x5e0>
 80034b4:	4b68      	ldr	r3, [pc, #416]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80034b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b8:	4a67      	ldr	r2, [pc, #412]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80034ba:	f023 0301 	bic.w	r3, r3, #1
 80034be:	6713      	str	r3, [r2, #112]	@ 0x70
 80034c0:	4b65      	ldr	r3, [pc, #404]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80034c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c4:	4a64      	ldr	r2, [pc, #400]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80034c6:	f023 0304 	bic.w	r3, r3, #4
 80034ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d015      	beq.n	8003500 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d4:	f7fd fe3a 	bl	800114c <HAL_GetTick>
 80034d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80034da:	e00a      	b.n	80034f2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034dc:	f7fd fe36 	bl	800114c <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e14e      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80034f2:	4b59      	ldr	r3, [pc, #356]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80034f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0ee      	beq.n	80034dc <HAL_RCC_OscConfig+0x5f0>
 80034fe:	e014      	b.n	800352a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003500:	f7fd fe24 	bl	800114c <HAL_GetTick>
 8003504:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003506:	e00a      	b.n	800351e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003508:	f7fd fe20 	bl	800114c <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003516:	4293      	cmp	r3, r2
 8003518:	d901      	bls.n	800351e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e138      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800351e:	4b4e      	ldr	r3, [pc, #312]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d1ee      	bne.n	8003508 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352e:	2b00      	cmp	r3, #0
 8003530:	f000 812d 	beq.w	800378e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003534:	4b48      	ldr	r3, [pc, #288]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003536:	691b      	ldr	r3, [r3, #16]
 8003538:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800353c:	2b18      	cmp	r3, #24
 800353e:	f000 80bd 	beq.w	80036bc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003546:	2b02      	cmp	r3, #2
 8003548:	f040 809e 	bne.w	8003688 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800354c:	4b42      	ldr	r3, [pc, #264]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a41      	ldr	r2, [pc, #260]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003552:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003556:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003558:	f7fd fdf8 	bl	800114c <HAL_GetTick>
 800355c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003560:	f7fd fdf4 	bl	800114c <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e10e      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003572:	4b39      	ldr	r3, [pc, #228]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f0      	bne.n	8003560 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800357e:	4b36      	ldr	r3, [pc, #216]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003580:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003582:	4b37      	ldr	r3, [pc, #220]	@ (8003660 <HAL_RCC_OscConfig+0x774>)
 8003584:	4013      	ands	r3, r2
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800358e:	0112      	lsls	r2, r2, #4
 8003590:	430a      	orrs	r2, r1
 8003592:	4931      	ldr	r1, [pc, #196]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003594:	4313      	orrs	r3, r2
 8003596:	628b      	str	r3, [r1, #40]	@ 0x28
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359c:	3b01      	subs	r3, #1
 800359e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a6:	3b01      	subs	r3, #1
 80035a8:	025b      	lsls	r3, r3, #9
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	431a      	orrs	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b2:	3b01      	subs	r3, #1
 80035b4:	041b      	lsls	r3, r3, #16
 80035b6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80035ba:	431a      	orrs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035c0:	3b01      	subs	r3, #1
 80035c2:	061b      	lsls	r3, r3, #24
 80035c4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80035c8:	4923      	ldr	r1, [pc, #140]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80035ce:	4b22      	ldr	r3, [pc, #136]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80035d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d2:	4a21      	ldr	r2, [pc, #132]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80035d4:	f023 0301 	bic.w	r3, r3, #1
 80035d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80035da:	4b1f      	ldr	r3, [pc, #124]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80035dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035de:	4b21      	ldr	r3, [pc, #132]	@ (8003664 <HAL_RCC_OscConfig+0x778>)
 80035e0:	4013      	ands	r3, r2
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80035e6:	00d2      	lsls	r2, r2, #3
 80035e8:	491b      	ldr	r1, [pc, #108]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80035ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80035f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f2:	f023 020c 	bic.w	r2, r3, #12
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fa:	4917      	ldr	r1, [pc, #92]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003600:	4b15      	ldr	r3, [pc, #84]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003604:	f023 0202 	bic.w	r2, r3, #2
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800360c:	4912      	ldr	r1, [pc, #72]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 800360e:	4313      	orrs	r3, r2
 8003610:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003612:	4b11      	ldr	r3, [pc, #68]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003616:	4a10      	ldr	r2, [pc, #64]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003618:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800361c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800361e:	4b0e      	ldr	r3, [pc, #56]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003622:	4a0d      	ldr	r2, [pc, #52]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003624:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003628:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800362a:	4b0b      	ldr	r3, [pc, #44]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 800362c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800362e:	4a0a      	ldr	r2, [pc, #40]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003630:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003634:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003636:	4b08      	ldr	r3, [pc, #32]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363a:	4a07      	ldr	r2, [pc, #28]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 800363c:	f043 0301 	orr.w	r3, r3, #1
 8003640:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003642:	4b05      	ldr	r3, [pc, #20]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a04      	ldr	r2, [pc, #16]	@ (8003658 <HAL_RCC_OscConfig+0x76c>)
 8003648:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800364c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364e:	f7fd fd7d 	bl	800114c <HAL_GetTick>
 8003652:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003654:	e011      	b.n	800367a <HAL_RCC_OscConfig+0x78e>
 8003656:	bf00      	nop
 8003658:	58024400 	.word	0x58024400
 800365c:	58024800 	.word	0x58024800
 8003660:	fffffc0c 	.word	0xfffffc0c
 8003664:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003668:	f7fd fd70 	bl	800114c <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e08a      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800367a:	4b47      	ldr	r3, [pc, #284]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d0f0      	beq.n	8003668 <HAL_RCC_OscConfig+0x77c>
 8003686:	e082      	b.n	800378e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003688:	4b43      	ldr	r3, [pc, #268]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a42      	ldr	r2, [pc, #264]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 800368e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003692:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003694:	f7fd fd5a 	bl	800114c <HAL_GetTick>
 8003698:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800369c:	f7fd fd56 	bl	800114c <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e070      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80036ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1f0      	bne.n	800369c <HAL_RCC_OscConfig+0x7b0>
 80036ba:	e068      	b.n	800378e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80036bc:	4b36      	ldr	r3, [pc, #216]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 80036be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80036c2:	4b35      	ldr	r3, [pc, #212]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 80036c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d031      	beq.n	8003734 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	f003 0203 	and.w	r2, r3, #3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036da:	429a      	cmp	r2, r3
 80036dc:	d12a      	bne.n	8003734 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	091b      	lsrs	r3, r3, #4
 80036e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d122      	bne.n	8003734 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d11a      	bne.n	8003734 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	0a5b      	lsrs	r3, r3, #9
 8003702:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800370a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800370c:	429a      	cmp	r2, r3
 800370e:	d111      	bne.n	8003734 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	0c1b      	lsrs	r3, r3, #16
 8003714:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800371c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800371e:	429a      	cmp	r2, r3
 8003720:	d108      	bne.n	8003734 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	0e1b      	lsrs	r3, r3, #24
 8003726:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800372e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003730:	429a      	cmp	r2, r3
 8003732:	d001      	beq.n	8003738 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e02b      	b.n	8003790 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003738:	4b17      	ldr	r3, [pc, #92]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 800373a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800373c:	08db      	lsrs	r3, r3, #3
 800373e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003742:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	429a      	cmp	r2, r3
 800374c:	d01f      	beq.n	800378e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800374e:	4b12      	ldr	r3, [pc, #72]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 8003750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003752:	4a11      	ldr	r2, [pc, #68]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 8003754:	f023 0301 	bic.w	r3, r3, #1
 8003758:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800375a:	f7fd fcf7 	bl	800114c <HAL_GetTick>
 800375e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003760:	bf00      	nop
 8003762:	f7fd fcf3 	bl	800114c <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376a:	4293      	cmp	r3, r2
 800376c:	d0f9      	beq.n	8003762 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800376e:	4b0a      	ldr	r3, [pc, #40]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 8003770:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003772:	4b0a      	ldr	r3, [pc, #40]	@ (800379c <HAL_RCC_OscConfig+0x8b0>)
 8003774:	4013      	ands	r3, r2
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800377a:	00d2      	lsls	r2, r2, #3
 800377c:	4906      	ldr	r1, [pc, #24]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 800377e:	4313      	orrs	r3, r2
 8003780:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003782:	4b05      	ldr	r3, [pc, #20]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 8003784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003786:	4a04      	ldr	r2, [pc, #16]	@ (8003798 <HAL_RCC_OscConfig+0x8ac>)
 8003788:	f043 0301 	orr.w	r3, r3, #1
 800378c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3730      	adds	r7, #48	@ 0x30
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	58024400 	.word	0x58024400
 800379c:	ffff0007 	.word	0xffff0007

080037a0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d101      	bne.n	80037b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e19c      	b.n	8003aee <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037b4:	4b8a      	ldr	r3, [pc, #552]	@ (80039e0 <HAL_RCC_ClockConfig+0x240>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 030f 	and.w	r3, r3, #15
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d910      	bls.n	80037e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c2:	4b87      	ldr	r3, [pc, #540]	@ (80039e0 <HAL_RCC_ClockConfig+0x240>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f023 020f 	bic.w	r2, r3, #15
 80037ca:	4985      	ldr	r1, [pc, #532]	@ (80039e0 <HAL_RCC_ClockConfig+0x240>)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037d2:	4b83      	ldr	r3, [pc, #524]	@ (80039e0 <HAL_RCC_ClockConfig+0x240>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 030f 	and.w	r3, r3, #15
 80037da:	683a      	ldr	r2, [r7, #0]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d001      	beq.n	80037e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e184      	b.n	8003aee <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0304 	and.w	r3, r3, #4
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d010      	beq.n	8003812 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	691a      	ldr	r2, [r3, #16]
 80037f4:	4b7b      	ldr	r3, [pc, #492]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 80037f6:	699b      	ldr	r3, [r3, #24]
 80037f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d908      	bls.n	8003812 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003800:	4b78      	ldr	r3, [pc, #480]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 8003802:	699b      	ldr	r3, [r3, #24]
 8003804:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	4975      	ldr	r1, [pc, #468]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 800380e:	4313      	orrs	r3, r2
 8003810:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0308 	and.w	r3, r3, #8
 800381a:	2b00      	cmp	r3, #0
 800381c:	d010      	beq.n	8003840 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	695a      	ldr	r2, [r3, #20]
 8003822:	4b70      	ldr	r3, [pc, #448]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800382a:	429a      	cmp	r2, r3
 800382c:	d908      	bls.n	8003840 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800382e:	4b6d      	ldr	r3, [pc, #436]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	496a      	ldr	r1, [pc, #424]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 800383c:	4313      	orrs	r3, r2
 800383e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0310 	and.w	r3, r3, #16
 8003848:	2b00      	cmp	r3, #0
 800384a:	d010      	beq.n	800386e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	699a      	ldr	r2, [r3, #24]
 8003850:	4b64      	ldr	r3, [pc, #400]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 8003852:	69db      	ldr	r3, [r3, #28]
 8003854:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003858:	429a      	cmp	r2, r3
 800385a:	d908      	bls.n	800386e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800385c:	4b61      	ldr	r3, [pc, #388]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 800385e:	69db      	ldr	r3, [r3, #28]
 8003860:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	495e      	ldr	r1, [pc, #376]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 800386a:	4313      	orrs	r3, r2
 800386c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0320 	and.w	r3, r3, #32
 8003876:	2b00      	cmp	r3, #0
 8003878:	d010      	beq.n	800389c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69da      	ldr	r2, [r3, #28]
 800387e:	4b59      	ldr	r3, [pc, #356]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003886:	429a      	cmp	r2, r3
 8003888:	d908      	bls.n	800389c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800388a:	4b56      	ldr	r3, [pc, #344]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	4953      	ldr	r1, [pc, #332]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 8003898:	4313      	orrs	r3, r2
 800389a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d010      	beq.n	80038ca <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	68da      	ldr	r2, [r3, #12]
 80038ac:	4b4d      	ldr	r3, [pc, #308]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	f003 030f 	and.w	r3, r3, #15
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d908      	bls.n	80038ca <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038b8:	4b4a      	ldr	r3, [pc, #296]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	f023 020f 	bic.w	r2, r3, #15
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	4947      	ldr	r1, [pc, #284]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d055      	beq.n	8003982 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80038d6:	4b43      	ldr	r3, [pc, #268]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	4940      	ldr	r1, [pc, #256]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d107      	bne.n	8003900 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80038f0:	4b3c      	ldr	r3, [pc, #240]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d121      	bne.n	8003940 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e0f6      	b.n	8003aee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	2b03      	cmp	r3, #3
 8003906:	d107      	bne.n	8003918 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003908:	4b36      	ldr	r3, [pc, #216]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d115      	bne.n	8003940 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e0ea      	b.n	8003aee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	2b01      	cmp	r3, #1
 800391e:	d107      	bne.n	8003930 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003920:	4b30      	ldr	r3, [pc, #192]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003928:	2b00      	cmp	r3, #0
 800392a:	d109      	bne.n	8003940 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e0de      	b.n	8003aee <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003930:	4b2c      	ldr	r3, [pc, #176]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0304 	and.w	r3, r3, #4
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e0d6      	b.n	8003aee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003940:	4b28      	ldr	r3, [pc, #160]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	f023 0207 	bic.w	r2, r3, #7
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	4925      	ldr	r1, [pc, #148]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 800394e:	4313      	orrs	r3, r2
 8003950:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003952:	f7fd fbfb 	bl	800114c <HAL_GetTick>
 8003956:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003958:	e00a      	b.n	8003970 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800395a:	f7fd fbf7 	bl	800114c <HAL_GetTick>
 800395e:	4602      	mov	r2, r0
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003968:	4293      	cmp	r3, r2
 800396a:	d901      	bls.n	8003970 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e0be      	b.n	8003aee <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003970:	4b1c      	ldr	r3, [pc, #112]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	00db      	lsls	r3, r3, #3
 800397e:	429a      	cmp	r2, r3
 8003980:	d1eb      	bne.n	800395a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d010      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	4b14      	ldr	r3, [pc, #80]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	f003 030f 	and.w	r3, r3, #15
 800399a:	429a      	cmp	r2, r3
 800399c:	d208      	bcs.n	80039b0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800399e:	4b11      	ldr	r3, [pc, #68]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	f023 020f 	bic.w	r2, r3, #15
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	490e      	ldr	r1, [pc, #56]	@ (80039e4 <HAL_RCC_ClockConfig+0x244>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039b0:	4b0b      	ldr	r3, [pc, #44]	@ (80039e0 <HAL_RCC_ClockConfig+0x240>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 030f 	and.w	r3, r3, #15
 80039b8:	683a      	ldr	r2, [r7, #0]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d214      	bcs.n	80039e8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039be:	4b08      	ldr	r3, [pc, #32]	@ (80039e0 <HAL_RCC_ClockConfig+0x240>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f023 020f 	bic.w	r2, r3, #15
 80039c6:	4906      	ldr	r1, [pc, #24]	@ (80039e0 <HAL_RCC_ClockConfig+0x240>)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ce:	4b04      	ldr	r3, [pc, #16]	@ (80039e0 <HAL_RCC_ClockConfig+0x240>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 030f 	and.w	r3, r3, #15
 80039d6:	683a      	ldr	r2, [r7, #0]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d005      	beq.n	80039e8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e086      	b.n	8003aee <HAL_RCC_ClockConfig+0x34e>
 80039e0:	52002000 	.word	0x52002000
 80039e4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0304 	and.w	r3, r3, #4
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d010      	beq.n	8003a16 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	691a      	ldr	r2, [r3, #16]
 80039f8:	4b3f      	ldr	r3, [pc, #252]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d208      	bcs.n	8003a16 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003a04:	4b3c      	ldr	r3, [pc, #240]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	4939      	ldr	r1, [pc, #228]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0308 	and.w	r3, r3, #8
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d010      	beq.n	8003a44 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	695a      	ldr	r2, [r3, #20]
 8003a26:	4b34      	ldr	r3, [pc, #208]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003a28:	69db      	ldr	r3, [r3, #28]
 8003a2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d208      	bcs.n	8003a44 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003a32:	4b31      	ldr	r3, [pc, #196]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003a34:	69db      	ldr	r3, [r3, #28]
 8003a36:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	492e      	ldr	r1, [pc, #184]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0310 	and.w	r3, r3, #16
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d010      	beq.n	8003a72 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	699a      	ldr	r2, [r3, #24]
 8003a54:	4b28      	ldr	r3, [pc, #160]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003a56:	69db      	ldr	r3, [r3, #28]
 8003a58:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d208      	bcs.n	8003a72 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003a60:	4b25      	ldr	r3, [pc, #148]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003a62:	69db      	ldr	r3, [r3, #28]
 8003a64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	4922      	ldr	r1, [pc, #136]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0320 	and.w	r3, r3, #32
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d010      	beq.n	8003aa0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	69da      	ldr	r2, [r3, #28]
 8003a82:	4b1d      	ldr	r3, [pc, #116]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d208      	bcs.n	8003aa0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69db      	ldr	r3, [r3, #28]
 8003a9a:	4917      	ldr	r1, [pc, #92]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003aa0:	f000 f834 	bl	8003b0c <HAL_RCC_GetSysClockFreq>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	4b14      	ldr	r3, [pc, #80]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	0a1b      	lsrs	r3, r3, #8
 8003aac:	f003 030f 	and.w	r3, r3, #15
 8003ab0:	4912      	ldr	r1, [pc, #72]	@ (8003afc <HAL_RCC_ClockConfig+0x35c>)
 8003ab2:	5ccb      	ldrb	r3, [r1, r3]
 8003ab4:	f003 031f 	and.w	r3, r3, #31
 8003ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8003abc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003abe:	4b0e      	ldr	r3, [pc, #56]	@ (8003af8 <HAL_RCC_ClockConfig+0x358>)
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	4a0d      	ldr	r2, [pc, #52]	@ (8003afc <HAL_RCC_ClockConfig+0x35c>)
 8003ac8:	5cd3      	ldrb	r3, [r2, r3]
 8003aca:	f003 031f 	and.w	r3, r3, #31
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ad4:	4a0a      	ldr	r2, [pc, #40]	@ (8003b00 <HAL_RCC_ClockConfig+0x360>)
 8003ad6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ad8:	4a0a      	ldr	r2, [pc, #40]	@ (8003b04 <HAL_RCC_ClockConfig+0x364>)
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003ade:	4b0a      	ldr	r3, [pc, #40]	@ (8003b08 <HAL_RCC_ClockConfig+0x368>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fd fae8 	bl	80010b8 <HAL_InitTick>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3718      	adds	r7, #24
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	58024400 	.word	0x58024400
 8003afc:	0800b5dc 	.word	0x0800b5dc
 8003b00:	24000004 	.word	0x24000004
 8003b04:	24000000 	.word	0x24000000
 8003b08:	24000024 	.word	0x24000024

08003b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b089      	sub	sp, #36	@ 0x24
 8003b10:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b12:	4bb3      	ldr	r3, [pc, #716]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b1a:	2b18      	cmp	r3, #24
 8003b1c:	f200 8155 	bhi.w	8003dca <HAL_RCC_GetSysClockFreq+0x2be>
 8003b20:	a201      	add	r2, pc, #4	@ (adr r2, 8003b28 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b26:	bf00      	nop
 8003b28:	08003b8d 	.word	0x08003b8d
 8003b2c:	08003dcb 	.word	0x08003dcb
 8003b30:	08003dcb 	.word	0x08003dcb
 8003b34:	08003dcb 	.word	0x08003dcb
 8003b38:	08003dcb 	.word	0x08003dcb
 8003b3c:	08003dcb 	.word	0x08003dcb
 8003b40:	08003dcb 	.word	0x08003dcb
 8003b44:	08003dcb 	.word	0x08003dcb
 8003b48:	08003bb3 	.word	0x08003bb3
 8003b4c:	08003dcb 	.word	0x08003dcb
 8003b50:	08003dcb 	.word	0x08003dcb
 8003b54:	08003dcb 	.word	0x08003dcb
 8003b58:	08003dcb 	.word	0x08003dcb
 8003b5c:	08003dcb 	.word	0x08003dcb
 8003b60:	08003dcb 	.word	0x08003dcb
 8003b64:	08003dcb 	.word	0x08003dcb
 8003b68:	08003bb9 	.word	0x08003bb9
 8003b6c:	08003dcb 	.word	0x08003dcb
 8003b70:	08003dcb 	.word	0x08003dcb
 8003b74:	08003dcb 	.word	0x08003dcb
 8003b78:	08003dcb 	.word	0x08003dcb
 8003b7c:	08003dcb 	.word	0x08003dcb
 8003b80:	08003dcb 	.word	0x08003dcb
 8003b84:	08003dcb 	.word	0x08003dcb
 8003b88:	08003bbf 	.word	0x08003bbf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b8c:	4b94      	ldr	r3, [pc, #592]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 0320 	and.w	r3, r3, #32
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d009      	beq.n	8003bac <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003b98:	4b91      	ldr	r3, [pc, #580]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	08db      	lsrs	r3, r3, #3
 8003b9e:	f003 0303 	and.w	r3, r3, #3
 8003ba2:	4a90      	ldr	r2, [pc, #576]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ba8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003baa:	e111      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003bac:	4b8d      	ldr	r3, [pc, #564]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bae:	61bb      	str	r3, [r7, #24]
      break;
 8003bb0:	e10e      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003bb2:	4b8d      	ldr	r3, [pc, #564]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003bb4:	61bb      	str	r3, [r7, #24]
      break;
 8003bb6:	e10b      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003bb8:	4b8c      	ldr	r3, [pc, #560]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003bba:	61bb      	str	r3, [r7, #24]
      break;
 8003bbc:	e108      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003bbe:	4b88      	ldr	r3, [pc, #544]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc2:	f003 0303 	and.w	r3, r3, #3
 8003bc6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003bc8:	4b85      	ldr	r3, [pc, #532]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bcc:	091b      	lsrs	r3, r3, #4
 8003bce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bd2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003bd4:	4b82      	ldr	r3, [pc, #520]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003bde:	4b80      	ldr	r3, [pc, #512]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003be2:	08db      	lsrs	r3, r3, #3
 8003be4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	fb02 f303 	mul.w	r3, r2, r3
 8003bee:	ee07 3a90 	vmov	s15, r3
 8003bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bf6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f000 80e1 	beq.w	8003dc4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	f000 8083 	beq.w	8003d10 <HAL_RCC_GetSysClockFreq+0x204>
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	f200 80a1 	bhi.w	8003d54 <HAL_RCC_GetSysClockFreq+0x248>
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d003      	beq.n	8003c20 <HAL_RCC_GetSysClockFreq+0x114>
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d056      	beq.n	8003ccc <HAL_RCC_GetSysClockFreq+0x1c0>
 8003c1e:	e099      	b.n	8003d54 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c20:	4b6f      	ldr	r3, [pc, #444]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0320 	and.w	r3, r3, #32
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d02d      	beq.n	8003c88 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c2c:	4b6c      	ldr	r3, [pc, #432]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	08db      	lsrs	r3, r3, #3
 8003c32:	f003 0303 	and.w	r3, r3, #3
 8003c36:	4a6b      	ldr	r2, [pc, #428]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003c38:	fa22 f303 	lsr.w	r3, r2, r3
 8003c3c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	ee07 3a90 	vmov	s15, r3
 8003c44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	ee07 3a90 	vmov	s15, r3
 8003c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c56:	4b62      	ldr	r3, [pc, #392]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c5e:	ee07 3a90 	vmov	s15, r3
 8003c62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c66:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c6a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003df0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c82:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003c86:	e087      	b.n	8003d98 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	ee07 3a90 	vmov	s15, r3
 8003c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c92:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003df4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003c96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c9a:	4b51      	ldr	r3, [pc, #324]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ca2:	ee07 3a90 	vmov	s15, r3
 8003ca6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003caa:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cae:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003df0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003cb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cc6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003cca:	e065      	b.n	8003d98 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	ee07 3a90 	vmov	s15, r3
 8003cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cd6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003df8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003cda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cde:	4b40      	ldr	r3, [pc, #256]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ce6:	ee07 3a90 	vmov	s15, r3
 8003cea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cee:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cf2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003df0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003cf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cfe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d0e:	e043      	b.n	8003d98 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	ee07 3a90 	vmov	s15, r3
 8003d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d1a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003dfc <HAL_RCC_GetSysClockFreq+0x2f0>
 8003d1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d22:	4b2f      	ldr	r3, [pc, #188]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d2a:	ee07 3a90 	vmov	s15, r3
 8003d2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d32:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d36:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003df0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d4e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d52:	e021      	b.n	8003d98 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	ee07 3a90 	vmov	s15, r3
 8003d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d5e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003df8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003d62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d66:	4b1e      	ldr	r3, [pc, #120]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d6e:	ee07 3a90 	vmov	s15, r3
 8003d72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d76:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d7a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003df0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d92:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d96:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003d98:	4b11      	ldr	r3, [pc, #68]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d9c:	0a5b      	lsrs	r3, r3, #9
 8003d9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003da2:	3301      	adds	r3, #1
 8003da4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	ee07 3a90 	vmov	s15, r3
 8003dac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003db0:	edd7 6a07 	vldr	s13, [r7, #28]
 8003db4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003db8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dbc:	ee17 3a90 	vmov	r3, s15
 8003dc0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003dc2:	e005      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	61bb      	str	r3, [r7, #24]
      break;
 8003dc8:	e002      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003dca:	4b07      	ldr	r3, [pc, #28]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003dcc:	61bb      	str	r3, [r7, #24]
      break;
 8003dce:	bf00      	nop
  }

  return sysclockfreq;
 8003dd0:	69bb      	ldr	r3, [r7, #24]
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3724      	adds	r7, #36	@ 0x24
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	58024400 	.word	0x58024400
 8003de4:	03d09000 	.word	0x03d09000
 8003de8:	003d0900 	.word	0x003d0900
 8003dec:	017d7840 	.word	0x017d7840
 8003df0:	46000000 	.word	0x46000000
 8003df4:	4c742400 	.word	0x4c742400
 8003df8:	4a742400 	.word	0x4a742400
 8003dfc:	4bbebc20 	.word	0x4bbebc20

08003e00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003e06:	f7ff fe81 	bl	8003b0c <HAL_RCC_GetSysClockFreq>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	4b10      	ldr	r3, [pc, #64]	@ (8003e50 <HAL_RCC_GetHCLKFreq+0x50>)
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	0a1b      	lsrs	r3, r3, #8
 8003e12:	f003 030f 	and.w	r3, r3, #15
 8003e16:	490f      	ldr	r1, [pc, #60]	@ (8003e54 <HAL_RCC_GetHCLKFreq+0x54>)
 8003e18:	5ccb      	ldrb	r3, [r1, r3]
 8003e1a:	f003 031f 	and.w	r3, r3, #31
 8003e1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e22:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e24:	4b0a      	ldr	r3, [pc, #40]	@ (8003e50 <HAL_RCC_GetHCLKFreq+0x50>)
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	f003 030f 	and.w	r3, r3, #15
 8003e2c:	4a09      	ldr	r2, [pc, #36]	@ (8003e54 <HAL_RCC_GetHCLKFreq+0x54>)
 8003e2e:	5cd3      	ldrb	r3, [r2, r3]
 8003e30:	f003 031f 	and.w	r3, r3, #31
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	fa22 f303 	lsr.w	r3, r2, r3
 8003e3a:	4a07      	ldr	r2, [pc, #28]	@ (8003e58 <HAL_RCC_GetHCLKFreq+0x58>)
 8003e3c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e3e:	4a07      	ldr	r2, [pc, #28]	@ (8003e5c <HAL_RCC_GetHCLKFreq+0x5c>)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003e44:	4b04      	ldr	r3, [pc, #16]	@ (8003e58 <HAL_RCC_GetHCLKFreq+0x58>)
 8003e46:	681b      	ldr	r3, [r3, #0]
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3708      	adds	r7, #8
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	58024400 	.word	0x58024400
 8003e54:	0800b5dc 	.word	0x0800b5dc
 8003e58:	24000004 	.word	0x24000004
 8003e5c:	24000000 	.word	0x24000000

08003e60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003e64:	f7ff ffcc 	bl	8003e00 <HAL_RCC_GetHCLKFreq>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	4b06      	ldr	r3, [pc, #24]	@ (8003e84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	091b      	lsrs	r3, r3, #4
 8003e70:	f003 0307 	and.w	r3, r3, #7
 8003e74:	4904      	ldr	r1, [pc, #16]	@ (8003e88 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e76:	5ccb      	ldrb	r3, [r1, r3]
 8003e78:	f003 031f 	and.w	r3, r3, #31
 8003e7c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	58024400 	.word	0x58024400
 8003e88:	0800b5dc 	.word	0x0800b5dc

08003e8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003e90:	f7ff ffb6 	bl	8003e00 <HAL_RCC_GetHCLKFreq>
 8003e94:	4602      	mov	r2, r0
 8003e96:	4b06      	ldr	r3, [pc, #24]	@ (8003eb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	0a1b      	lsrs	r3, r3, #8
 8003e9c:	f003 0307 	and.w	r3, r3, #7
 8003ea0:	4904      	ldr	r1, [pc, #16]	@ (8003eb4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ea2:	5ccb      	ldrb	r3, [r1, r3]
 8003ea4:	f003 031f 	and.w	r3, r3, #31
 8003ea8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	58024400 	.word	0x58024400
 8003eb4:	0800b5dc 	.word	0x0800b5dc

08003eb8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003eb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ebc:	b0ca      	sub	sp, #296	@ 0x128
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003eca:	2300      	movs	r3, #0
 8003ecc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003edc:	2500      	movs	r5, #0
 8003ede:	ea54 0305 	orrs.w	r3, r4, r5
 8003ee2:	d049      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003eea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003eee:	d02f      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003ef0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003ef4:	d828      	bhi.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003ef6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003efa:	d01a      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003efc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f00:	d822      	bhi.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d003      	beq.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003f06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f0a:	d007      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f0c:	e01c      	b.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f0e:	4bb8      	ldr	r3, [pc, #736]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f12:	4ab7      	ldr	r2, [pc, #732]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f1a:	e01a      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f20:	3308      	adds	r3, #8
 8003f22:	2102      	movs	r1, #2
 8003f24:	4618      	mov	r0, r3
 8003f26:	f001 fc8f 	bl	8005848 <RCCEx_PLL2_Config>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f30:	e00f      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f36:	3328      	adds	r3, #40	@ 0x28
 8003f38:	2102      	movs	r1, #2
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f001 fd36 	bl	80059ac <RCCEx_PLL3_Config>
 8003f40:	4603      	mov	r3, r0
 8003f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f46:	e004      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f4e:	e000      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003f50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10a      	bne.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003f5a:	4ba5      	ldr	r3, [pc, #660]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f5e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f66:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f68:	4aa1      	ldr	r2, [pc, #644]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f6a:	430b      	orrs	r3, r1
 8003f6c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f6e:	e003      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f80:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003f84:	f04f 0900 	mov.w	r9, #0
 8003f88:	ea58 0309 	orrs.w	r3, r8, r9
 8003f8c:	d047      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f94:	2b04      	cmp	r3, #4
 8003f96:	d82a      	bhi.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003f98:	a201      	add	r2, pc, #4	@ (adr r2, 8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f9e:	bf00      	nop
 8003fa0:	08003fb5 	.word	0x08003fb5
 8003fa4:	08003fc3 	.word	0x08003fc3
 8003fa8:	08003fd9 	.word	0x08003fd9
 8003fac:	08003ff7 	.word	0x08003ff7
 8003fb0:	08003ff7 	.word	0x08003ff7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fb4:	4b8e      	ldr	r3, [pc, #568]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb8:	4a8d      	ldr	r2, [pc, #564]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003fc0:	e01a      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc6:	3308      	adds	r3, #8
 8003fc8:	2100      	movs	r1, #0
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f001 fc3c 	bl	8005848 <RCCEx_PLL2_Config>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003fd6:	e00f      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fdc:	3328      	adds	r3, #40	@ 0x28
 8003fde:	2100      	movs	r1, #0
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f001 fce3 	bl	80059ac <RCCEx_PLL3_Config>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003fec:	e004      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ff4:	e000      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003ff6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ff8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d10a      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004000:	4b7b      	ldr	r3, [pc, #492]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004002:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004004:	f023 0107 	bic.w	r1, r3, #7
 8004008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800400e:	4a78      	ldr	r2, [pc, #480]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004010:	430b      	orrs	r3, r1
 8004012:	6513      	str	r3, [r2, #80]	@ 0x50
 8004014:	e003      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004016:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800401a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800401e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004026:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800402a:	f04f 0b00 	mov.w	fp, #0
 800402e:	ea5a 030b 	orrs.w	r3, sl, fp
 8004032:	d04c      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004038:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800403a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800403e:	d030      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004040:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004044:	d829      	bhi.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004046:	2bc0      	cmp	r3, #192	@ 0xc0
 8004048:	d02d      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800404a:	2bc0      	cmp	r3, #192	@ 0xc0
 800404c:	d825      	bhi.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800404e:	2b80      	cmp	r3, #128	@ 0x80
 8004050:	d018      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004052:	2b80      	cmp	r3, #128	@ 0x80
 8004054:	d821      	bhi.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004056:	2b00      	cmp	r3, #0
 8004058:	d002      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800405a:	2b40      	cmp	r3, #64	@ 0x40
 800405c:	d007      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800405e:	e01c      	b.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004060:	4b63      	ldr	r3, [pc, #396]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004064:	4a62      	ldr	r2, [pc, #392]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004066:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800406a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800406c:	e01c      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800406e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004072:	3308      	adds	r3, #8
 8004074:	2100      	movs	r1, #0
 8004076:	4618      	mov	r0, r3
 8004078:	f001 fbe6 	bl	8005848 <RCCEx_PLL2_Config>
 800407c:	4603      	mov	r3, r0
 800407e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004082:	e011      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004088:	3328      	adds	r3, #40	@ 0x28
 800408a:	2100      	movs	r1, #0
 800408c:	4618      	mov	r0, r3
 800408e:	f001 fc8d 	bl	80059ac <RCCEx_PLL3_Config>
 8004092:	4603      	mov	r3, r0
 8004094:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004098:	e006      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040a0:	e002      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80040a2:	bf00      	nop
 80040a4:	e000      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80040a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d10a      	bne.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80040b0:	4b4f      	ldr	r3, [pc, #316]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040b4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80040b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040be:	4a4c      	ldr	r2, [pc, #304]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040c0:	430b      	orrs	r3, r1
 80040c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80040c4:	e003      	b.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80040ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80040da:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80040de:	2300      	movs	r3, #0
 80040e0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80040e4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80040e8:	460b      	mov	r3, r1
 80040ea:	4313      	orrs	r3, r2
 80040ec:	d053      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80040ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80040f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80040fa:	d035      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80040fc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004100:	d82e      	bhi.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004102:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004106:	d031      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004108:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800410c:	d828      	bhi.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800410e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004112:	d01a      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004114:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004118:	d822      	bhi.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800411e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004122:	d007      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004124:	e01c      	b.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004126:	4b32      	ldr	r3, [pc, #200]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412a:	4a31      	ldr	r2, [pc, #196]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800412c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004130:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004132:	e01c      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004138:	3308      	adds	r3, #8
 800413a:	2100      	movs	r1, #0
 800413c:	4618      	mov	r0, r3
 800413e:	f001 fb83 	bl	8005848 <RCCEx_PLL2_Config>
 8004142:	4603      	mov	r3, r0
 8004144:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004148:	e011      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800414a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800414e:	3328      	adds	r3, #40	@ 0x28
 8004150:	2100      	movs	r1, #0
 8004152:	4618      	mov	r0, r3
 8004154:	f001 fc2a 	bl	80059ac <RCCEx_PLL3_Config>
 8004158:	4603      	mov	r3, r0
 800415a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800415e:	e006      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004166:	e002      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004168:	bf00      	nop
 800416a:	e000      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800416c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800416e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004172:	2b00      	cmp	r3, #0
 8004174:	d10b      	bne.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004176:	4b1e      	ldr	r3, [pc, #120]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800417a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800417e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004182:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004186:	4a1a      	ldr	r2, [pc, #104]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004188:	430b      	orrs	r3, r1
 800418a:	6593      	str	r3, [r2, #88]	@ 0x58
 800418c:	e003      	b.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800418e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004192:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80041a2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80041a6:	2300      	movs	r3, #0
 80041a8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80041ac:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80041b0:	460b      	mov	r3, r1
 80041b2:	4313      	orrs	r3, r2
 80041b4:	d056      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80041b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80041be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041c2:	d038      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80041c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041c8:	d831      	bhi.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80041ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80041ce:	d034      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80041d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80041d4:	d82b      	bhi.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80041d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80041da:	d01d      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80041dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80041e0:	d825      	bhi.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d006      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80041e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041ea:	d00a      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80041ec:	e01f      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80041ee:	bf00      	nop
 80041f0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041f4:	4ba2      	ldr	r3, [pc, #648]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f8:	4aa1      	ldr	r2, [pc, #644]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004200:	e01c      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004206:	3308      	adds	r3, #8
 8004208:	2100      	movs	r1, #0
 800420a:	4618      	mov	r0, r3
 800420c:	f001 fb1c 	bl	8005848 <RCCEx_PLL2_Config>
 8004210:	4603      	mov	r3, r0
 8004212:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004216:	e011      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421c:	3328      	adds	r3, #40	@ 0x28
 800421e:	2100      	movs	r1, #0
 8004220:	4618      	mov	r0, r3
 8004222:	f001 fbc3 	bl	80059ac <RCCEx_PLL3_Config>
 8004226:	4603      	mov	r3, r0
 8004228:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800422c:	e006      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004234:	e002      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004236:	bf00      	nop
 8004238:	e000      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800423a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800423c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004240:	2b00      	cmp	r3, #0
 8004242:	d10b      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004244:	4b8e      	ldr	r3, [pc, #568]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004248:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800424c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004250:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004254:	4a8a      	ldr	r2, [pc, #552]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004256:	430b      	orrs	r3, r1
 8004258:	6593      	str	r3, [r2, #88]	@ 0x58
 800425a:	e003      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800425c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004260:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800426c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004270:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004274:	2300      	movs	r3, #0
 8004276:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800427a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800427e:	460b      	mov	r3, r1
 8004280:	4313      	orrs	r3, r2
 8004282:	d03a      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800428a:	2b30      	cmp	r3, #48	@ 0x30
 800428c:	d01f      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x416>
 800428e:	2b30      	cmp	r3, #48	@ 0x30
 8004290:	d819      	bhi.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004292:	2b20      	cmp	r3, #32
 8004294:	d00c      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004296:	2b20      	cmp	r3, #32
 8004298:	d815      	bhi.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800429a:	2b00      	cmp	r3, #0
 800429c:	d019      	beq.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800429e:	2b10      	cmp	r3, #16
 80042a0:	d111      	bne.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042a2:	4b77      	ldr	r3, [pc, #476]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a6:	4a76      	ldr	r2, [pc, #472]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80042ae:	e011      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b4:	3308      	adds	r3, #8
 80042b6:	2102      	movs	r1, #2
 80042b8:	4618      	mov	r0, r3
 80042ba:	f001 fac5 	bl	8005848 <RCCEx_PLL2_Config>
 80042be:	4603      	mov	r3, r0
 80042c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80042c4:	e006      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042cc:	e002      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80042ce:	bf00      	nop
 80042d0:	e000      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80042d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d10a      	bne.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80042dc:	4b68      	ldr	r3, [pc, #416]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80042e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ea:	4a65      	ldr	r2, [pc, #404]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042ec:	430b      	orrs	r3, r1
 80042ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042f0:	e003      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80042fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004302:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004306:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800430a:	2300      	movs	r3, #0
 800430c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004310:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004314:	460b      	mov	r3, r1
 8004316:	4313      	orrs	r3, r2
 8004318:	d051      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800431a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004320:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004324:	d035      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004326:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800432a:	d82e      	bhi.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800432c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004330:	d031      	beq.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004332:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004336:	d828      	bhi.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004338:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800433c:	d01a      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800433e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004342:	d822      	bhi.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004344:	2b00      	cmp	r3, #0
 8004346:	d003      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004348:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800434c:	d007      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800434e:	e01c      	b.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004350:	4b4b      	ldr	r3, [pc, #300]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004354:	4a4a      	ldr	r2, [pc, #296]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800435a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800435c:	e01c      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800435e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004362:	3308      	adds	r3, #8
 8004364:	2100      	movs	r1, #0
 8004366:	4618      	mov	r0, r3
 8004368:	f001 fa6e 	bl	8005848 <RCCEx_PLL2_Config>
 800436c:	4603      	mov	r3, r0
 800436e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004372:	e011      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004378:	3328      	adds	r3, #40	@ 0x28
 800437a:	2100      	movs	r1, #0
 800437c:	4618      	mov	r0, r3
 800437e:	f001 fb15 	bl	80059ac <RCCEx_PLL3_Config>
 8004382:	4603      	mov	r3, r0
 8004384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004388:	e006      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004390:	e002      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004392:	bf00      	nop
 8004394:	e000      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004396:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004398:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800439c:	2b00      	cmp	r3, #0
 800439e:	d10a      	bne.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80043a0:	4b37      	ldr	r3, [pc, #220]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043a4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80043a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ae:	4a34      	ldr	r2, [pc, #208]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043b0:	430b      	orrs	r3, r1
 80043b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80043b4:	e003      	b.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80043be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80043ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80043ce:	2300      	movs	r3, #0
 80043d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80043d4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80043d8:	460b      	mov	r3, r1
 80043da:	4313      	orrs	r3, r2
 80043dc:	d056      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80043de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043e8:	d033      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80043ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043ee:	d82c      	bhi.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80043f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043f4:	d02f      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80043f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043fa:	d826      	bhi.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80043fc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004400:	d02b      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004402:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004406:	d820      	bhi.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004408:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800440c:	d012      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800440e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004412:	d81a      	bhi.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004414:	2b00      	cmp	r3, #0
 8004416:	d022      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800441c:	d115      	bne.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800441e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004422:	3308      	adds	r3, #8
 8004424:	2101      	movs	r1, #1
 8004426:	4618      	mov	r0, r3
 8004428:	f001 fa0e 	bl	8005848 <RCCEx_PLL2_Config>
 800442c:	4603      	mov	r3, r0
 800442e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004432:	e015      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004438:	3328      	adds	r3, #40	@ 0x28
 800443a:	2101      	movs	r1, #1
 800443c:	4618      	mov	r0, r3
 800443e:	f001 fab5 	bl	80059ac <RCCEx_PLL3_Config>
 8004442:	4603      	mov	r3, r0
 8004444:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004448:	e00a      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004450:	e006      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004452:	bf00      	nop
 8004454:	e004      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004456:	bf00      	nop
 8004458:	e002      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800445a:	bf00      	nop
 800445c:	e000      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800445e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004460:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10d      	bne.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004468:	4b05      	ldr	r3, [pc, #20]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800446a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800446c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004474:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004476:	4a02      	ldr	r2, [pc, #8]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004478:	430b      	orrs	r3, r1
 800447a:	6513      	str	r3, [r2, #80]	@ 0x50
 800447c:	e006      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800447e:	bf00      	nop
 8004480:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004488:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800448c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004494:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004498:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800449c:	2300      	movs	r3, #0
 800449e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80044a2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80044a6:	460b      	mov	r3, r1
 80044a8:	4313      	orrs	r3, r2
 80044aa:	d055      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80044ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80044b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044b8:	d033      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80044ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044be:	d82c      	bhi.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80044c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044c4:	d02f      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80044c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044ca:	d826      	bhi.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80044cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80044d0:	d02b      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x672>
 80044d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80044d6:	d820      	bhi.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80044d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044dc:	d012      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80044de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044e2:	d81a      	bhi.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d022      	beq.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x676>
 80044e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044ec:	d115      	bne.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80044ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f2:	3308      	adds	r3, #8
 80044f4:	2101      	movs	r1, #1
 80044f6:	4618      	mov	r0, r3
 80044f8:	f001 f9a6 	bl	8005848 <RCCEx_PLL2_Config>
 80044fc:	4603      	mov	r3, r0
 80044fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004502:	e015      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004508:	3328      	adds	r3, #40	@ 0x28
 800450a:	2101      	movs	r1, #1
 800450c:	4618      	mov	r0, r3
 800450e:	f001 fa4d 	bl	80059ac <RCCEx_PLL3_Config>
 8004512:	4603      	mov	r3, r0
 8004514:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004518:	e00a      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004520:	e006      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004522:	bf00      	nop
 8004524:	e004      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004526:	bf00      	nop
 8004528:	e002      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800452a:	bf00      	nop
 800452c:	e000      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800452e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004530:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004534:	2b00      	cmp	r3, #0
 8004536:	d10b      	bne.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004538:	4ba3      	ldr	r3, [pc, #652]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800453a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800453c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004544:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004548:	4a9f      	ldr	r2, [pc, #636]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800454a:	430b      	orrs	r3, r1
 800454c:	6593      	str	r3, [r2, #88]	@ 0x58
 800454e:	e003      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004550:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004554:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004560:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004564:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004568:	2300      	movs	r3, #0
 800456a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800456e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004572:	460b      	mov	r3, r1
 8004574:	4313      	orrs	r3, r2
 8004576:	d037      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800457e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004582:	d00e      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004584:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004588:	d816      	bhi.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800458a:	2b00      	cmp	r3, #0
 800458c:	d018      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800458e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004592:	d111      	bne.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004594:	4b8c      	ldr	r3, [pc, #560]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004598:	4a8b      	ldr	r2, [pc, #556]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800459a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800459e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80045a0:	e00f      	b.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a6:	3308      	adds	r3, #8
 80045a8:	2101      	movs	r1, #1
 80045aa:	4618      	mov	r0, r3
 80045ac:	f001 f94c 	bl	8005848 <RCCEx_PLL2_Config>
 80045b0:	4603      	mov	r3, r0
 80045b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80045b6:	e004      	b.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045be:	e000      	b.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80045c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10a      	bne.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80045ca:	4b7f      	ldr	r3, [pc, #508]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045ce:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80045d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045d8:	4a7b      	ldr	r2, [pc, #492]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045da:	430b      	orrs	r3, r1
 80045dc:	6513      	str	r3, [r2, #80]	@ 0x50
 80045de:	e003      	b.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80045e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80045f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80045f8:	2300      	movs	r3, #0
 80045fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80045fe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004602:	460b      	mov	r3, r1
 8004604:	4313      	orrs	r3, r2
 8004606:	d039      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800460e:	2b03      	cmp	r3, #3
 8004610:	d81c      	bhi.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004612:	a201      	add	r2, pc, #4	@ (adr r2, 8004618 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004618:	08004655 	.word	0x08004655
 800461c:	08004629 	.word	0x08004629
 8004620:	08004637 	.word	0x08004637
 8004624:	08004655 	.word	0x08004655
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004628:	4b67      	ldr	r3, [pc, #412]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800462a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800462c:	4a66      	ldr	r2, [pc, #408]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800462e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004632:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004634:	e00f      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800463a:	3308      	adds	r3, #8
 800463c:	2102      	movs	r1, #2
 800463e:	4618      	mov	r0, r3
 8004640:	f001 f902 	bl	8005848 <RCCEx_PLL2_Config>
 8004644:	4603      	mov	r3, r0
 8004646:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800464a:	e004      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004652:	e000      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004654:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10a      	bne.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800465e:	4b5a      	ldr	r3, [pc, #360]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004662:	f023 0103 	bic.w	r1, r3, #3
 8004666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800466a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800466c:	4a56      	ldr	r2, [pc, #344]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800466e:	430b      	orrs	r3, r1
 8004670:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004672:	e003      	b.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004674:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004678:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800467c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004684:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004688:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800468c:	2300      	movs	r3, #0
 800468e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004692:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004696:	460b      	mov	r3, r1
 8004698:	4313      	orrs	r3, r2
 800469a:	f000 809f 	beq.w	80047dc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800469e:	4b4b      	ldr	r3, [pc, #300]	@ (80047cc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a4a      	ldr	r2, [pc, #296]	@ (80047cc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80046a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046aa:	f7fc fd4f 	bl	800114c <HAL_GetTick>
 80046ae:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046b2:	e00b      	b.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046b4:	f7fc fd4a 	bl	800114c <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b64      	cmp	r3, #100	@ 0x64
 80046c2:	d903      	bls.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046ca:	e005      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046cc:	4b3f      	ldr	r3, [pc, #252]	@ (80047cc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d0ed      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80046d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d179      	bne.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80046e0:	4b39      	ldr	r3, [pc, #228]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046e2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80046e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046ec:	4053      	eors	r3, r2
 80046ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d015      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046f6:	4b34      	ldr	r3, [pc, #208]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046fe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004702:	4b31      	ldr	r3, [pc, #196]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004706:	4a30      	ldr	r2, [pc, #192]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004708:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800470c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800470e:	4b2e      	ldr	r3, [pc, #184]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004712:	4a2d      	ldr	r2, [pc, #180]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004714:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004718:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800471a:	4a2b      	ldr	r2, [pc, #172]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800471c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004720:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004726:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800472a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800472e:	d118      	bne.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004730:	f7fc fd0c 	bl	800114c <HAL_GetTick>
 8004734:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004738:	e00d      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800473a:	f7fc fd07 	bl	800114c <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004744:	1ad2      	subs	r2, r2, r3
 8004746:	f241 3388 	movw	r3, #5000	@ 0x1388
 800474a:	429a      	cmp	r2, r3
 800474c:	d903      	bls.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004754:	e005      	b.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004756:	4b1c      	ldr	r3, [pc, #112]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475a:	f003 0302 	and.w	r3, r3, #2
 800475e:	2b00      	cmp	r3, #0
 8004760:	d0eb      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004762:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004766:	2b00      	cmp	r3, #0
 8004768:	d129      	bne.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800476a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004772:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004776:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800477a:	d10e      	bne.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800477c:	4b12      	ldr	r3, [pc, #72]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800477e:	691b      	ldr	r3, [r3, #16]
 8004780:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004788:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800478c:	091a      	lsrs	r2, r3, #4
 800478e:	4b10      	ldr	r3, [pc, #64]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004790:	4013      	ands	r3, r2
 8004792:	4a0d      	ldr	r2, [pc, #52]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004794:	430b      	orrs	r3, r1
 8004796:	6113      	str	r3, [r2, #16]
 8004798:	e005      	b.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800479a:	4b0b      	ldr	r3, [pc, #44]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	4a0a      	ldr	r2, [pc, #40]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047a0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80047a4:	6113      	str	r3, [r2, #16]
 80047a6:	4b08      	ldr	r3, [pc, #32]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047a8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80047aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047b6:	4a04      	ldr	r2, [pc, #16]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047b8:	430b      	orrs	r3, r1
 80047ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80047bc:	e00e      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80047c6:	e009      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x924>
 80047c8:	58024400 	.word	0x58024400
 80047cc:	58024800 	.word	0x58024800
 80047d0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80047dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e4:	f002 0301 	and.w	r3, r2, #1
 80047e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80047ec:	2300      	movs	r3, #0
 80047ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80047f2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80047f6:	460b      	mov	r3, r1
 80047f8:	4313      	orrs	r3, r2
 80047fa:	f000 8089 	beq.w	8004910 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80047fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004802:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004804:	2b28      	cmp	r3, #40	@ 0x28
 8004806:	d86b      	bhi.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004808:	a201      	add	r2, pc, #4	@ (adr r2, 8004810 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800480a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800480e:	bf00      	nop
 8004810:	080048e9 	.word	0x080048e9
 8004814:	080048e1 	.word	0x080048e1
 8004818:	080048e1 	.word	0x080048e1
 800481c:	080048e1 	.word	0x080048e1
 8004820:	080048e1 	.word	0x080048e1
 8004824:	080048e1 	.word	0x080048e1
 8004828:	080048e1 	.word	0x080048e1
 800482c:	080048e1 	.word	0x080048e1
 8004830:	080048b5 	.word	0x080048b5
 8004834:	080048e1 	.word	0x080048e1
 8004838:	080048e1 	.word	0x080048e1
 800483c:	080048e1 	.word	0x080048e1
 8004840:	080048e1 	.word	0x080048e1
 8004844:	080048e1 	.word	0x080048e1
 8004848:	080048e1 	.word	0x080048e1
 800484c:	080048e1 	.word	0x080048e1
 8004850:	080048cb 	.word	0x080048cb
 8004854:	080048e1 	.word	0x080048e1
 8004858:	080048e1 	.word	0x080048e1
 800485c:	080048e1 	.word	0x080048e1
 8004860:	080048e1 	.word	0x080048e1
 8004864:	080048e1 	.word	0x080048e1
 8004868:	080048e1 	.word	0x080048e1
 800486c:	080048e1 	.word	0x080048e1
 8004870:	080048e9 	.word	0x080048e9
 8004874:	080048e1 	.word	0x080048e1
 8004878:	080048e1 	.word	0x080048e1
 800487c:	080048e1 	.word	0x080048e1
 8004880:	080048e1 	.word	0x080048e1
 8004884:	080048e1 	.word	0x080048e1
 8004888:	080048e1 	.word	0x080048e1
 800488c:	080048e1 	.word	0x080048e1
 8004890:	080048e9 	.word	0x080048e9
 8004894:	080048e1 	.word	0x080048e1
 8004898:	080048e1 	.word	0x080048e1
 800489c:	080048e1 	.word	0x080048e1
 80048a0:	080048e1 	.word	0x080048e1
 80048a4:	080048e1 	.word	0x080048e1
 80048a8:	080048e1 	.word	0x080048e1
 80048ac:	080048e1 	.word	0x080048e1
 80048b0:	080048e9 	.word	0x080048e9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b8:	3308      	adds	r3, #8
 80048ba:	2101      	movs	r1, #1
 80048bc:	4618      	mov	r0, r3
 80048be:	f000 ffc3 	bl	8005848 <RCCEx_PLL2_Config>
 80048c2:	4603      	mov	r3, r0
 80048c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80048c8:	e00f      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ce:	3328      	adds	r3, #40	@ 0x28
 80048d0:	2101      	movs	r1, #1
 80048d2:	4618      	mov	r0, r3
 80048d4:	f001 f86a 	bl	80059ac <RCCEx_PLL3_Config>
 80048d8:	4603      	mov	r3, r0
 80048da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80048de:	e004      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048e6:	e000      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80048e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d10a      	bne.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80048f2:	4bbf      	ldr	r3, [pc, #764]	@ (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048f6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80048fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004900:	4abb      	ldr	r2, [pc, #748]	@ (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004902:	430b      	orrs	r3, r1
 8004904:	6553      	str	r3, [r2, #84]	@ 0x54
 8004906:	e003      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004908:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800490c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004918:	f002 0302 	and.w	r3, r2, #2
 800491c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004920:	2300      	movs	r3, #0
 8004922:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004926:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800492a:	460b      	mov	r3, r1
 800492c:	4313      	orrs	r3, r2
 800492e:	d041      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004934:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004936:	2b05      	cmp	r3, #5
 8004938:	d824      	bhi.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800493a:	a201      	add	r2, pc, #4	@ (adr r2, 8004940 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800493c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004940:	0800498d 	.word	0x0800498d
 8004944:	08004959 	.word	0x08004959
 8004948:	0800496f 	.word	0x0800496f
 800494c:	0800498d 	.word	0x0800498d
 8004950:	0800498d 	.word	0x0800498d
 8004954:	0800498d 	.word	0x0800498d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495c:	3308      	adds	r3, #8
 800495e:	2101      	movs	r1, #1
 8004960:	4618      	mov	r0, r3
 8004962:	f000 ff71 	bl	8005848 <RCCEx_PLL2_Config>
 8004966:	4603      	mov	r3, r0
 8004968:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800496c:	e00f      	b.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800496e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004972:	3328      	adds	r3, #40	@ 0x28
 8004974:	2101      	movs	r1, #1
 8004976:	4618      	mov	r0, r3
 8004978:	f001 f818 	bl	80059ac <RCCEx_PLL3_Config>
 800497c:	4603      	mov	r3, r0
 800497e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004982:	e004      	b.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800498a:	e000      	b.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800498c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800498e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004992:	2b00      	cmp	r3, #0
 8004994:	d10a      	bne.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004996:	4b96      	ldr	r3, [pc, #600]	@ (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800499a:	f023 0107 	bic.w	r1, r3, #7
 800499e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049a4:	4a92      	ldr	r2, [pc, #584]	@ (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049a6:	430b      	orrs	r3, r1
 80049a8:	6553      	str	r3, [r2, #84]	@ 0x54
 80049aa:	e003      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049bc:	f002 0304 	and.w	r3, r2, #4
 80049c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049c4:	2300      	movs	r3, #0
 80049c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049ca:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80049ce:	460b      	mov	r3, r1
 80049d0:	4313      	orrs	r3, r2
 80049d2:	d044      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80049d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049dc:	2b05      	cmp	r3, #5
 80049de:	d825      	bhi.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80049e0:	a201      	add	r2, pc, #4	@ (adr r2, 80049e8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80049e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e6:	bf00      	nop
 80049e8:	08004a35 	.word	0x08004a35
 80049ec:	08004a01 	.word	0x08004a01
 80049f0:	08004a17 	.word	0x08004a17
 80049f4:	08004a35 	.word	0x08004a35
 80049f8:	08004a35 	.word	0x08004a35
 80049fc:	08004a35 	.word	0x08004a35
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a04:	3308      	adds	r3, #8
 8004a06:	2101      	movs	r1, #1
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f000 ff1d 	bl	8005848 <RCCEx_PLL2_Config>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004a14:	e00f      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a1a:	3328      	adds	r3, #40	@ 0x28
 8004a1c:	2101      	movs	r1, #1
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f000 ffc4 	bl	80059ac <RCCEx_PLL3_Config>
 8004a24:	4603      	mov	r3, r0
 8004a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004a2a:	e004      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a32:	e000      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004a34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d10b      	bne.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a3e:	4b6c      	ldr	r3, [pc, #432]	@ (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a42:	f023 0107 	bic.w	r1, r3, #7
 8004a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a4e:	4a68      	ldr	r2, [pc, #416]	@ (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a50:	430b      	orrs	r3, r1
 8004a52:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a54:	e003      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a66:	f002 0320 	and.w	r3, r2, #32
 8004a6a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a6e:	2300      	movs	r3, #0
 8004a70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004a74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a78:	460b      	mov	r3, r1
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	d055      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a8a:	d033      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004a8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a90:	d82c      	bhi.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004a92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a96:	d02f      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004a98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a9c:	d826      	bhi.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004a9e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004aa2:	d02b      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004aa4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004aa8:	d820      	bhi.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004aaa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004aae:	d012      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004ab0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ab4:	d81a      	bhi.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d022      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004aba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004abe:	d115      	bne.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac4:	3308      	adds	r3, #8
 8004ac6:	2100      	movs	r1, #0
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f000 febd 	bl	8005848 <RCCEx_PLL2_Config>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004ad4:	e015      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ada:	3328      	adds	r3, #40	@ 0x28
 8004adc:	2102      	movs	r1, #2
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f000 ff64 	bl	80059ac <RCCEx_PLL3_Config>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004aea:	e00a      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004af2:	e006      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004af4:	bf00      	nop
 8004af6:	e004      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004af8:	bf00      	nop
 8004afa:	e002      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004afc:	bf00      	nop
 8004afe:	e000      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10b      	bne.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b0a:	4b39      	ldr	r3, [pc, #228]	@ (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b0e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b1a:	4a35      	ldr	r2, [pc, #212]	@ (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b1c:	430b      	orrs	r3, r1
 8004b1e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b20:	e003      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b32:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004b36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004b40:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004b44:	460b      	mov	r3, r1
 8004b46:	4313      	orrs	r3, r2
 8004b48:	d058      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b52:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004b56:	d033      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004b58:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004b5c:	d82c      	bhi.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b62:	d02f      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004b64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b68:	d826      	bhi.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b6e:	d02b      	beq.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004b70:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b74:	d820      	bhi.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b7a:	d012      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004b7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b80:	d81a      	bhi.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d022      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004b86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b8a:	d115      	bne.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b90:	3308      	adds	r3, #8
 8004b92:	2100      	movs	r1, #0
 8004b94:	4618      	mov	r0, r3
 8004b96:	f000 fe57 	bl	8005848 <RCCEx_PLL2_Config>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004ba0:	e015      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba6:	3328      	adds	r3, #40	@ 0x28
 8004ba8:	2102      	movs	r1, #2
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 fefe 	bl	80059ac <RCCEx_PLL3_Config>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004bb6:	e00a      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bbe:	e006      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004bc0:	bf00      	nop
 8004bc2:	e004      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004bc4:	bf00      	nop
 8004bc6:	e002      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004bc8:	bf00      	nop
 8004bca:	e000      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004bcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d10e      	bne.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004bd6:	4b06      	ldr	r3, [pc, #24]	@ (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bda:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004be6:	4a02      	ldr	r2, [pc, #8]	@ (8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004be8:	430b      	orrs	r3, r1
 8004bea:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bec:	e006      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004bee:	bf00      	nop
 8004bf0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bf8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c04:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004c08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c12:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004c16:	460b      	mov	r3, r1
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	d055      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c20:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004c24:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004c28:	d033      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004c2a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004c2e:	d82c      	bhi.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c34:	d02f      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004c36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c3a:	d826      	bhi.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c3c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004c40:	d02b      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004c42:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004c46:	d820      	bhi.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c4c:	d012      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004c4e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c52:	d81a      	bhi.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d022      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004c58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c5c:	d115      	bne.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c62:	3308      	adds	r3, #8
 8004c64:	2100      	movs	r1, #0
 8004c66:	4618      	mov	r0, r3
 8004c68:	f000 fdee 	bl	8005848 <RCCEx_PLL2_Config>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004c72:	e015      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c78:	3328      	adds	r3, #40	@ 0x28
 8004c7a:	2102      	movs	r1, #2
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f000 fe95 	bl	80059ac <RCCEx_PLL3_Config>
 8004c82:	4603      	mov	r3, r0
 8004c84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004c88:	e00a      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c90:	e006      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c92:	bf00      	nop
 8004c94:	e004      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c96:	bf00      	nop
 8004c98:	e002      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c9a:	bf00      	nop
 8004c9c:	e000      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ca0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d10b      	bne.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004ca8:	4ba1      	ldr	r3, [pc, #644]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cac:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004cb8:	4a9d      	ldr	r2, [pc, #628]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004cba:	430b      	orrs	r3, r1
 8004cbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cbe:	e003      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd0:	f002 0308 	and.w	r3, r2, #8
 8004cd4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004cd8:	2300      	movs	r3, #0
 8004cda:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004cde:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	d01e      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cf4:	d10c      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfa:	3328      	adds	r3, #40	@ 0x28
 8004cfc:	2102      	movs	r1, #2
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f000 fe54 	bl	80059ac <RCCEx_PLL3_Config>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d002      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004d10:	4b87      	ldr	r3, [pc, #540]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d14:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d20:	4a83      	ldr	r2, [pc, #524]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d22:	430b      	orrs	r3, r1
 8004d24:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2e:	f002 0310 	and.w	r3, r2, #16
 8004d32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d36:	2300      	movs	r3, #0
 8004d38:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004d3c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004d40:	460b      	mov	r3, r1
 8004d42:	4313      	orrs	r3, r2
 8004d44:	d01e      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d52:	d10c      	bne.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d58:	3328      	adds	r3, #40	@ 0x28
 8004d5a:	2102      	movs	r1, #2
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f000 fe25 	bl	80059ac <RCCEx_PLL3_Config>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d002      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d6e:	4b70      	ldr	r3, [pc, #448]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d72:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d7e:	4a6c      	ldr	r2, [pc, #432]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d80:	430b      	orrs	r3, r1
 8004d82:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004d90:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d94:	2300      	movs	r3, #0
 8004d96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d9a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004d9e:	460b      	mov	r3, r1
 8004da0:	4313      	orrs	r3, r2
 8004da2:	d03e      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004dac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004db0:	d022      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004db2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004db6:	d81b      	bhi.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d003      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004dbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dc0:	d00b      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004dc2:	e015      	b.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc8:	3308      	adds	r3, #8
 8004dca:	2100      	movs	r1, #0
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f000 fd3b 	bl	8005848 <RCCEx_PLL2_Config>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004dd8:	e00f      	b.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dde:	3328      	adds	r3, #40	@ 0x28
 8004de0:	2102      	movs	r1, #2
 8004de2:	4618      	mov	r0, r3
 8004de4:	f000 fde2 	bl	80059ac <RCCEx_PLL3_Config>
 8004de8:	4603      	mov	r3, r0
 8004dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004dee:	e004      	b.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004df6:	e000      	b.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004df8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10b      	bne.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e02:	4b4b      	ldr	r3, [pc, #300]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e06:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004e12:	4a47      	ldr	r2, [pc, #284]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e14:	430b      	orrs	r3, r1
 8004e16:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e18:	e003      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004e2e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e30:	2300      	movs	r3, #0
 8004e32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004e34:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004e38:	460b      	mov	r3, r1
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	d03b      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e46:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e4a:	d01f      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004e4c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e50:	d818      	bhi.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004e52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e56:	d003      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004e58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e5c:	d007      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004e5e:	e011      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e60:	4b33      	ldr	r3, [pc, #204]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e64:	4a32      	ldr	r2, [pc, #200]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004e6c:	e00f      	b.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e72:	3328      	adds	r3, #40	@ 0x28
 8004e74:	2101      	movs	r1, #1
 8004e76:	4618      	mov	r0, r3
 8004e78:	f000 fd98 	bl	80059ac <RCCEx_PLL3_Config>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004e82:	e004      	b.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e8a:	e000      	b.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004e8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d10b      	bne.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e96:	4b26      	ldr	r3, [pc, #152]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e9a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ea6:	4a22      	ldr	r2, [pc, #136]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ea8:	430b      	orrs	r3, r1
 8004eaa:	6553      	str	r3, [r2, #84]	@ 0x54
 8004eac:	e003      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ebe:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004ec2:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	677b      	str	r3, [r7, #116]	@ 0x74
 8004ec8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004ecc:	460b      	mov	r3, r1
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	d034      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d003      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004edc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ee0:	d007      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004ee2:	e011      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ee4:	4b12      	ldr	r3, [pc, #72]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee8:	4a11      	ldr	r2, [pc, #68]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004eea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004ef0:	e00e      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef6:	3308      	adds	r3, #8
 8004ef8:	2102      	movs	r1, #2
 8004efa:	4618      	mov	r0, r3
 8004efc:	f000 fca4 	bl	8005848 <RCCEx_PLL2_Config>
 8004f00:	4603      	mov	r3, r0
 8004f02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004f06:	e003      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d10d      	bne.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004f18:	4b05      	ldr	r3, [pc, #20]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f1c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f26:	4a02      	ldr	r2, [pc, #8]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f28:	430b      	orrs	r3, r1
 8004f2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f2c:	e006      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004f2e:	bf00      	nop
 8004f30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f44:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004f48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f4e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004f52:	460b      	mov	r3, r1
 8004f54:	4313      	orrs	r3, r2
 8004f56:	d00c      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5c:	3328      	adds	r3, #40	@ 0x28
 8004f5e:	2102      	movs	r1, #2
 8004f60:	4618      	mov	r0, r3
 8004f62:	f000 fd23 	bl	80059ac <RCCEx_PLL3_Config>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d002      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004f7e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f80:	2300      	movs	r3, #0
 8004f82:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f84:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004f88:	460b      	mov	r3, r1
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	d038      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f9a:	d018      	beq.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004f9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fa0:	d811      	bhi.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004fa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fa6:	d014      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004fa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fac:	d80b      	bhi.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d011      	beq.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004fb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fb6:	d106      	bne.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fb8:	4bc3      	ldr	r3, [pc, #780]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fbc:	4ac2      	ldr	r2, [pc, #776]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004fc4:	e008      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fcc:	e004      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004fce:	bf00      	nop
 8004fd0:	e002      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004fd2:	bf00      	nop
 8004fd4:	e000      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004fd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10b      	bne.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004fe0:	4bb9      	ldr	r3, [pc, #740]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fe4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ff0:	4ab5      	ldr	r2, [pc, #724]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ff2:	430b      	orrs	r3, r1
 8004ff4:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ff6:	e003      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ffc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005008:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800500c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800500e:	2300      	movs	r3, #0
 8005010:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005012:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005016:	460b      	mov	r3, r1
 8005018:	4313      	orrs	r3, r2
 800501a:	d009      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800501c:	4baa      	ldr	r3, [pc, #680]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800501e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005020:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800502a:	4aa7      	ldr	r2, [pc, #668]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800502c:	430b      	orrs	r3, r1
 800502e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005038:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800503c:	653b      	str	r3, [r7, #80]	@ 0x50
 800503e:	2300      	movs	r3, #0
 8005040:	657b      	str	r3, [r7, #84]	@ 0x54
 8005042:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005046:	460b      	mov	r3, r1
 8005048:	4313      	orrs	r3, r2
 800504a:	d00a      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800504c:	4b9e      	ldr	r3, [pc, #632]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005058:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800505c:	4a9a      	ldr	r2, [pc, #616]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800505e:	430b      	orrs	r3, r1
 8005060:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800506e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005070:	2300      	movs	r3, #0
 8005072:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005074:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005078:	460b      	mov	r3, r1
 800507a:	4313      	orrs	r3, r2
 800507c:	d009      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800507e:	4b92      	ldr	r3, [pc, #584]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005082:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800508c:	4a8e      	ldr	r2, [pc, #568]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800508e:	430b      	orrs	r3, r1
 8005090:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800509e:	643b      	str	r3, [r7, #64]	@ 0x40
 80050a0:	2300      	movs	r3, #0
 80050a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80050a4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80050a8:	460b      	mov	r3, r1
 80050aa:	4313      	orrs	r3, r2
 80050ac:	d00e      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80050ae:	4b86      	ldr	r3, [pc, #536]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	4a85      	ldr	r2, [pc, #532]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050b4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80050b8:	6113      	str	r3, [r2, #16]
 80050ba:	4b83      	ldr	r3, [pc, #524]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050bc:	6919      	ldr	r1, [r3, #16]
 80050be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80050c6:	4a80      	ldr	r2, [pc, #512]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050c8:	430b      	orrs	r3, r1
 80050ca:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80050cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80050d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80050da:	2300      	movs	r3, #0
 80050dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050de:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80050e2:	460b      	mov	r3, r1
 80050e4:	4313      	orrs	r3, r2
 80050e6:	d009      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80050e8:	4b77      	ldr	r3, [pc, #476]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050ec:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80050f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050f6:	4a74      	ldr	r2, [pc, #464]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050f8:	430b      	orrs	r3, r1
 80050fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80050fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005104:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005108:	633b      	str	r3, [r7, #48]	@ 0x30
 800510a:	2300      	movs	r3, #0
 800510c:	637b      	str	r3, [r7, #52]	@ 0x34
 800510e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005112:	460b      	mov	r3, r1
 8005114:	4313      	orrs	r3, r2
 8005116:	d00a      	beq.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005118:	4b6b      	ldr	r3, [pc, #428]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800511a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800511c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005124:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005128:	4a67      	ldr	r2, [pc, #412]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800512a:	430b      	orrs	r3, r1
 800512c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800512e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005136:	2100      	movs	r1, #0
 8005138:	62b9      	str	r1, [r7, #40]	@ 0x28
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005140:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005144:	460b      	mov	r3, r1
 8005146:	4313      	orrs	r3, r2
 8005148:	d011      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800514a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800514e:	3308      	adds	r3, #8
 8005150:	2100      	movs	r1, #0
 8005152:	4618      	mov	r0, r3
 8005154:	f000 fb78 	bl	8005848 <RCCEx_PLL2_Config>
 8005158:	4603      	mov	r3, r0
 800515a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800515e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800516a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800516e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005176:	2100      	movs	r1, #0
 8005178:	6239      	str	r1, [r7, #32]
 800517a:	f003 0302 	and.w	r3, r3, #2
 800517e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005180:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005184:	460b      	mov	r3, r1
 8005186:	4313      	orrs	r3, r2
 8005188:	d011      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800518a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518e:	3308      	adds	r3, #8
 8005190:	2101      	movs	r1, #1
 8005192:	4618      	mov	r0, r3
 8005194:	f000 fb58 	bl	8005848 <RCCEx_PLL2_Config>
 8005198:	4603      	mov	r3, r0
 800519a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800519e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d003      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80051ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b6:	2100      	movs	r1, #0
 80051b8:	61b9      	str	r1, [r7, #24]
 80051ba:	f003 0304 	and.w	r3, r3, #4
 80051be:	61fb      	str	r3, [r7, #28]
 80051c0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80051c4:	460b      	mov	r3, r1
 80051c6:	4313      	orrs	r3, r2
 80051c8:	d011      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80051ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ce:	3308      	adds	r3, #8
 80051d0:	2102      	movs	r1, #2
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 fb38 	bl	8005848 <RCCEx_PLL2_Config>
 80051d8:	4603      	mov	r3, r0
 80051da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80051de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d003      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80051ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f6:	2100      	movs	r1, #0
 80051f8:	6139      	str	r1, [r7, #16]
 80051fa:	f003 0308 	and.w	r3, r3, #8
 80051fe:	617b      	str	r3, [r7, #20]
 8005200:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005204:	460b      	mov	r3, r1
 8005206:	4313      	orrs	r3, r2
 8005208:	d011      	beq.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800520a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800520e:	3328      	adds	r3, #40	@ 0x28
 8005210:	2100      	movs	r1, #0
 8005212:	4618      	mov	r0, r3
 8005214:	f000 fbca 	bl	80059ac <RCCEx_PLL3_Config>
 8005218:	4603      	mov	r3, r0
 800521a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800521e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005222:	2b00      	cmp	r3, #0
 8005224:	d003      	beq.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005226:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800522a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800522e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005236:	2100      	movs	r1, #0
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	f003 0310 	and.w	r3, r3, #16
 800523e:	60fb      	str	r3, [r7, #12]
 8005240:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005244:	460b      	mov	r3, r1
 8005246:	4313      	orrs	r3, r2
 8005248:	d011      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800524a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524e:	3328      	adds	r3, #40	@ 0x28
 8005250:	2101      	movs	r1, #1
 8005252:	4618      	mov	r0, r3
 8005254:	f000 fbaa 	bl	80059ac <RCCEx_PLL3_Config>
 8005258:	4603      	mov	r3, r0
 800525a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800525e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005262:	2b00      	cmp	r3, #0
 8005264:	d003      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005266:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800526a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800526e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005276:	2100      	movs	r1, #0
 8005278:	6039      	str	r1, [r7, #0]
 800527a:	f003 0320 	and.w	r3, r3, #32
 800527e:	607b      	str	r3, [r7, #4]
 8005280:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005284:	460b      	mov	r3, r1
 8005286:	4313      	orrs	r3, r2
 8005288:	d011      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800528a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800528e:	3328      	adds	r3, #40	@ 0x28
 8005290:	2102      	movs	r1, #2
 8005292:	4618      	mov	r0, r3
 8005294:	f000 fb8a 	bl	80059ac <RCCEx_PLL3_Config>
 8005298:	4603      	mov	r3, r0
 800529a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800529e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80052ae:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d101      	bne.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80052b6:	2300      	movs	r3, #0
 80052b8:	e000      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
}
 80052bc:	4618      	mov	r0, r3
 80052be:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80052c2:	46bd      	mov	sp, r7
 80052c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052c8:	58024400 	.word	0x58024400

080052cc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80052d0:	f7fe fd96 	bl	8003e00 <HAL_RCC_GetHCLKFreq>
 80052d4:	4602      	mov	r2, r0
 80052d6:	4b06      	ldr	r3, [pc, #24]	@ (80052f0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	091b      	lsrs	r3, r3, #4
 80052dc:	f003 0307 	and.w	r3, r3, #7
 80052e0:	4904      	ldr	r1, [pc, #16]	@ (80052f4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80052e2:	5ccb      	ldrb	r3, [r1, r3]
 80052e4:	f003 031f 	and.w	r3, r3, #31
 80052e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	58024400 	.word	0x58024400
 80052f4:	0800b5dc 	.word	0x0800b5dc

080052f8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b089      	sub	sp, #36	@ 0x24
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005300:	4ba1      	ldr	r3, [pc, #644]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005304:	f003 0303 	and.w	r3, r3, #3
 8005308:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800530a:	4b9f      	ldr	r3, [pc, #636]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800530c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800530e:	0b1b      	lsrs	r3, r3, #12
 8005310:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005314:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005316:	4b9c      	ldr	r3, [pc, #624]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531a:	091b      	lsrs	r3, r3, #4
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005322:	4b99      	ldr	r3, [pc, #612]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005326:	08db      	lsrs	r3, r3, #3
 8005328:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	fb02 f303 	mul.w	r3, r2, r3
 8005332:	ee07 3a90 	vmov	s15, r3
 8005336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800533a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	2b00      	cmp	r3, #0
 8005342:	f000 8111 	beq.w	8005568 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	2b02      	cmp	r3, #2
 800534a:	f000 8083 	beq.w	8005454 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	2b02      	cmp	r3, #2
 8005352:	f200 80a1 	bhi.w	8005498 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d003      	beq.n	8005364 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d056      	beq.n	8005410 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005362:	e099      	b.n	8005498 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005364:	4b88      	ldr	r3, [pc, #544]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0320 	and.w	r3, r3, #32
 800536c:	2b00      	cmp	r3, #0
 800536e:	d02d      	beq.n	80053cc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005370:	4b85      	ldr	r3, [pc, #532]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	08db      	lsrs	r3, r3, #3
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	4a84      	ldr	r2, [pc, #528]	@ (800558c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800537c:	fa22 f303 	lsr.w	r3, r2, r3
 8005380:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	ee07 3a90 	vmov	s15, r3
 8005388:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	ee07 3a90 	vmov	s15, r3
 8005392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005396:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800539a:	4b7b      	ldr	r3, [pc, #492]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800539c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800539e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053a2:	ee07 3a90 	vmov	s15, r3
 80053a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80053ae:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005590 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80053b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053c6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80053ca:	e087      	b.n	80054dc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	ee07 3a90 	vmov	s15, r3
 80053d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053d6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005594 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80053da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053de:	4b6a      	ldr	r3, [pc, #424]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053e6:	ee07 3a90 	vmov	s15, r3
 80053ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80053f2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005590 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80053f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005402:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800540a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800540e:	e065      	b.n	80054dc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	ee07 3a90 	vmov	s15, r3
 8005416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800541a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005598 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800541e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005422:	4b59      	ldr	r3, [pc, #356]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005426:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800542a:	ee07 3a90 	vmov	s15, r3
 800542e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005432:	ed97 6a03 	vldr	s12, [r7, #12]
 8005436:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005590 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800543a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800543e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005442:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005446:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800544a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800544e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005452:	e043      	b.n	80054dc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	ee07 3a90 	vmov	s15, r3
 800545a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800545e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800559c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005462:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005466:	4b48      	ldr	r3, [pc, #288]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800546a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800546e:	ee07 3a90 	vmov	s15, r3
 8005472:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005476:	ed97 6a03 	vldr	s12, [r7, #12]
 800547a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005590 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800547e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005482:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005486:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800548a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800548e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005492:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005496:	e021      	b.n	80054dc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	ee07 3a90 	vmov	s15, r3
 800549e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054a2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005598 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80054a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054aa:	4b37      	ldr	r3, [pc, #220]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054b2:	ee07 3a90 	vmov	s15, r3
 80054b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80054be:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005590 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80054c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054da:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80054dc:	4b2a      	ldr	r3, [pc, #168]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e0:	0a5b      	lsrs	r3, r3, #9
 80054e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054e6:	ee07 3a90 	vmov	s15, r3
 80054ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80054f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80054fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005502:	ee17 2a90 	vmov	r2, s15
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800550a:	4b1f      	ldr	r3, [pc, #124]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800550c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800550e:	0c1b      	lsrs	r3, r3, #16
 8005510:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005514:	ee07 3a90 	vmov	s15, r3
 8005518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800551c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005520:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005524:	edd7 6a07 	vldr	s13, [r7, #28]
 8005528:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800552c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005530:	ee17 2a90 	vmov	r2, s15
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005538:	4b13      	ldr	r3, [pc, #76]	@ (8005588 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800553a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553c:	0e1b      	lsrs	r3, r3, #24
 800553e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005542:	ee07 3a90 	vmov	s15, r3
 8005546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800554a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800554e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005552:	edd7 6a07 	vldr	s13, [r7, #28]
 8005556:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800555a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800555e:	ee17 2a90 	vmov	r2, s15
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005566:	e008      	b.n	800557a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	609a      	str	r2, [r3, #8]
}
 800557a:	bf00      	nop
 800557c:	3724      	adds	r7, #36	@ 0x24
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	58024400 	.word	0x58024400
 800558c:	03d09000 	.word	0x03d09000
 8005590:	46000000 	.word	0x46000000
 8005594:	4c742400 	.word	0x4c742400
 8005598:	4a742400 	.word	0x4a742400
 800559c:	4bbebc20 	.word	0x4bbebc20

080055a0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b089      	sub	sp, #36	@ 0x24
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80055a8:	4ba1      	ldr	r3, [pc, #644]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ac:	f003 0303 	and.w	r3, r3, #3
 80055b0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80055b2:	4b9f      	ldr	r3, [pc, #636]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b6:	0d1b      	lsrs	r3, r3, #20
 80055b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055bc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80055be:	4b9c      	ldr	r3, [pc, #624]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c2:	0a1b      	lsrs	r3, r3, #8
 80055c4:	f003 0301 	and.w	r3, r3, #1
 80055c8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80055ca:	4b99      	ldr	r3, [pc, #612]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ce:	08db      	lsrs	r3, r3, #3
 80055d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80055d4:	693a      	ldr	r2, [r7, #16]
 80055d6:	fb02 f303 	mul.w	r3, r2, r3
 80055da:	ee07 3a90 	vmov	s15, r3
 80055de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055e2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	f000 8111 	beq.w	8005810 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	2b02      	cmp	r3, #2
 80055f2:	f000 8083 	beq.w	80056fc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80055f6:	69bb      	ldr	r3, [r7, #24]
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	f200 80a1 	bhi.w	8005740 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d003      	beq.n	800560c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005604:	69bb      	ldr	r3, [r7, #24]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d056      	beq.n	80056b8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800560a:	e099      	b.n	8005740 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800560c:	4b88      	ldr	r3, [pc, #544]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0320 	and.w	r3, r3, #32
 8005614:	2b00      	cmp	r3, #0
 8005616:	d02d      	beq.n	8005674 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005618:	4b85      	ldr	r3, [pc, #532]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	08db      	lsrs	r3, r3, #3
 800561e:	f003 0303 	and.w	r3, r3, #3
 8005622:	4a84      	ldr	r2, [pc, #528]	@ (8005834 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005624:	fa22 f303 	lsr.w	r3, r2, r3
 8005628:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	ee07 3a90 	vmov	s15, r3
 8005630:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	ee07 3a90 	vmov	s15, r3
 800563a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800563e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005642:	4b7b      	ldr	r3, [pc, #492]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800564a:	ee07 3a90 	vmov	s15, r3
 800564e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005652:	ed97 6a03 	vldr	s12, [r7, #12]
 8005656:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005838 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800565a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800565e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005662:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800566a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800566e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005672:	e087      	b.n	8005784 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	ee07 3a90 	vmov	s15, r3
 800567a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800567e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800583c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005686:	4b6a      	ldr	r3, [pc, #424]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800568e:	ee07 3a90 	vmov	s15, r3
 8005692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005696:	ed97 6a03 	vldr	s12, [r7, #12]
 800569a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005838 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800569e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056b6:	e065      	b.n	8005784 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	ee07 3a90 	vmov	s15, r3
 80056be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056c2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005840 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80056c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056ca:	4b59      	ldr	r3, [pc, #356]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056d2:	ee07 3a90 	vmov	s15, r3
 80056d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056da:	ed97 6a03 	vldr	s12, [r7, #12]
 80056de:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005838 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80056e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056fa:	e043      	b.n	8005784 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	ee07 3a90 	vmov	s15, r3
 8005702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005706:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005844 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800570a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800570e:	4b48      	ldr	r3, [pc, #288]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005712:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005716:	ee07 3a90 	vmov	s15, r3
 800571a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800571e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005722:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005838 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005726:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800572a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800572e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005732:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800573a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800573e:	e021      	b.n	8005784 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	ee07 3a90 	vmov	s15, r3
 8005746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800574a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005840 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800574e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005752:	4b37      	ldr	r3, [pc, #220]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800575a:	ee07 3a90 	vmov	s15, r3
 800575e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005762:	ed97 6a03 	vldr	s12, [r7, #12]
 8005766:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005838 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800576a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800576e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005772:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005776:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800577a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800577e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005782:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005784:	4b2a      	ldr	r3, [pc, #168]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005788:	0a5b      	lsrs	r3, r3, #9
 800578a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800578e:	ee07 3a90 	vmov	s15, r3
 8005792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005796:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800579a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800579e:	edd7 6a07 	vldr	s13, [r7, #28]
 80057a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057aa:	ee17 2a90 	vmov	r2, s15
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80057b2:	4b1f      	ldr	r3, [pc, #124]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b6:	0c1b      	lsrs	r3, r3, #16
 80057b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057bc:	ee07 3a90 	vmov	s15, r3
 80057c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057c8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80057cc:	edd7 6a07 	vldr	s13, [r7, #28]
 80057d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057d8:	ee17 2a90 	vmov	r2, s15
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80057e0:	4b13      	ldr	r3, [pc, #76]	@ (8005830 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e4:	0e1b      	lsrs	r3, r3, #24
 80057e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057ea:	ee07 3a90 	vmov	s15, r3
 80057ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80057fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80057fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005802:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005806:	ee17 2a90 	vmov	r2, s15
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800580e:	e008      	b.n	8005822 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	609a      	str	r2, [r3, #8]
}
 8005822:	bf00      	nop
 8005824:	3724      	adds	r7, #36	@ 0x24
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	58024400 	.word	0x58024400
 8005834:	03d09000 	.word	0x03d09000
 8005838:	46000000 	.word	0x46000000
 800583c:	4c742400 	.word	0x4c742400
 8005840:	4a742400 	.word	0x4a742400
 8005844:	4bbebc20 	.word	0x4bbebc20

08005848 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005852:	2300      	movs	r3, #0
 8005854:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005856:	4b53      	ldr	r3, [pc, #332]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 8005858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585a:	f003 0303 	and.w	r3, r3, #3
 800585e:	2b03      	cmp	r3, #3
 8005860:	d101      	bne.n	8005866 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e099      	b.n	800599a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005866:	4b4f      	ldr	r3, [pc, #316]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a4e      	ldr	r2, [pc, #312]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 800586c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005870:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005872:	f7fb fc6b 	bl	800114c <HAL_GetTick>
 8005876:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005878:	e008      	b.n	800588c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800587a:	f7fb fc67 	bl	800114c <HAL_GetTick>
 800587e:	4602      	mov	r2, r0
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	2b02      	cmp	r3, #2
 8005886:	d901      	bls.n	800588c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e086      	b.n	800599a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800588c:	4b45      	ldr	r3, [pc, #276]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005894:	2b00      	cmp	r3, #0
 8005896:	d1f0      	bne.n	800587a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005898:	4b42      	ldr	r3, [pc, #264]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 800589a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800589c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	031b      	lsls	r3, r3, #12
 80058a6:	493f      	ldr	r1, [pc, #252]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	628b      	str	r3, [r1, #40]	@ 0x28
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	3b01      	subs	r3, #1
 80058b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	3b01      	subs	r3, #1
 80058bc:	025b      	lsls	r3, r3, #9
 80058be:	b29b      	uxth	r3, r3
 80058c0:	431a      	orrs	r2, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	3b01      	subs	r3, #1
 80058c8:	041b      	lsls	r3, r3, #16
 80058ca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80058ce:	431a      	orrs	r2, r3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	3b01      	subs	r3, #1
 80058d6:	061b      	lsls	r3, r3, #24
 80058d8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80058dc:	4931      	ldr	r1, [pc, #196]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 80058de:	4313      	orrs	r3, r2
 80058e0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80058e2:	4b30      	ldr	r3, [pc, #192]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 80058e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	492d      	ldr	r1, [pc, #180]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 80058f0:	4313      	orrs	r3, r2
 80058f2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80058f4:	4b2b      	ldr	r3, [pc, #172]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 80058f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f8:	f023 0220 	bic.w	r2, r3, #32
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	699b      	ldr	r3, [r3, #24]
 8005900:	4928      	ldr	r1, [pc, #160]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 8005902:	4313      	orrs	r3, r2
 8005904:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005906:	4b27      	ldr	r3, [pc, #156]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 8005908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590a:	4a26      	ldr	r2, [pc, #152]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 800590c:	f023 0310 	bic.w	r3, r3, #16
 8005910:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005912:	4b24      	ldr	r3, [pc, #144]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 8005914:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005916:	4b24      	ldr	r3, [pc, #144]	@ (80059a8 <RCCEx_PLL2_Config+0x160>)
 8005918:	4013      	ands	r3, r2
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	69d2      	ldr	r2, [r2, #28]
 800591e:	00d2      	lsls	r2, r2, #3
 8005920:	4920      	ldr	r1, [pc, #128]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 8005922:	4313      	orrs	r3, r2
 8005924:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005926:	4b1f      	ldr	r3, [pc, #124]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 8005928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592a:	4a1e      	ldr	r2, [pc, #120]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 800592c:	f043 0310 	orr.w	r3, r3, #16
 8005930:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d106      	bne.n	8005946 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005938:	4b1a      	ldr	r3, [pc, #104]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 800593a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593c:	4a19      	ldr	r2, [pc, #100]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 800593e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005942:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005944:	e00f      	b.n	8005966 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	2b01      	cmp	r3, #1
 800594a:	d106      	bne.n	800595a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800594c:	4b15      	ldr	r3, [pc, #84]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 800594e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005950:	4a14      	ldr	r2, [pc, #80]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 8005952:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005956:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005958:	e005      	b.n	8005966 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800595a:	4b12      	ldr	r3, [pc, #72]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 800595c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595e:	4a11      	ldr	r2, [pc, #68]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 8005960:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005964:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005966:	4b0f      	ldr	r3, [pc, #60]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a0e      	ldr	r2, [pc, #56]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 800596c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005970:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005972:	f7fb fbeb 	bl	800114c <HAL_GetTick>
 8005976:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005978:	e008      	b.n	800598c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800597a:	f7fb fbe7 	bl	800114c <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	2b02      	cmp	r3, #2
 8005986:	d901      	bls.n	800598c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005988:	2303      	movs	r3, #3
 800598a:	e006      	b.n	800599a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800598c:	4b05      	ldr	r3, [pc, #20]	@ (80059a4 <RCCEx_PLL2_Config+0x15c>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d0f0      	beq.n	800597a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005998:	7bfb      	ldrb	r3, [r7, #15]
}
 800599a:	4618      	mov	r0, r3
 800599c:	3710      	adds	r7, #16
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	58024400 	.word	0x58024400
 80059a8:	ffff0007 	.word	0xffff0007

080059ac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059b6:	2300      	movs	r3, #0
 80059b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059ba:	4b53      	ldr	r3, [pc, #332]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 80059bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059be:	f003 0303 	and.w	r3, r3, #3
 80059c2:	2b03      	cmp	r3, #3
 80059c4:	d101      	bne.n	80059ca <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e099      	b.n	8005afe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80059ca:	4b4f      	ldr	r3, [pc, #316]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a4e      	ldr	r2, [pc, #312]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 80059d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059d6:	f7fb fbb9 	bl	800114c <HAL_GetTick>
 80059da:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80059dc:	e008      	b.n	80059f0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80059de:	f7fb fbb5 	bl	800114c <HAL_GetTick>
 80059e2:	4602      	mov	r2, r0
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d901      	bls.n	80059f0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e086      	b.n	8005afe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80059f0:	4b45      	ldr	r3, [pc, #276]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1f0      	bne.n	80059de <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80059fc:	4b42      	ldr	r3, [pc, #264]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 80059fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a00:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	051b      	lsls	r3, r3, #20
 8005a0a:	493f      	ldr	r1, [pc, #252]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	3b01      	subs	r3, #1
 8005a16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	025b      	lsls	r3, r3, #9
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	431a      	orrs	r2, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	041b      	lsls	r3, r3, #16
 8005a2e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005a32:	431a      	orrs	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	3b01      	subs	r3, #1
 8005a3a:	061b      	lsls	r3, r3, #24
 8005a3c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005a40:	4931      	ldr	r1, [pc, #196]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005a46:	4b30      	ldr	r3, [pc, #192]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a4a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	492d      	ldr	r1, [pc, #180]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005a58:	4b2b      	ldr	r3, [pc, #172]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a5c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	699b      	ldr	r3, [r3, #24]
 8005a64:	4928      	ldr	r1, [pc, #160]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005a6a:	4b27      	ldr	r3, [pc, #156]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a6e:	4a26      	ldr	r2, [pc, #152]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a74:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005a76:	4b24      	ldr	r3, [pc, #144]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a7a:	4b24      	ldr	r3, [pc, #144]	@ (8005b0c <RCCEx_PLL3_Config+0x160>)
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	69d2      	ldr	r2, [r2, #28]
 8005a82:	00d2      	lsls	r2, r2, #3
 8005a84:	4920      	ldr	r1, [pc, #128]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005a8a:	4b1f      	ldr	r3, [pc, #124]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a8e:	4a1e      	ldr	r2, [pc, #120]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a94:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d106      	bne.n	8005aaa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa0:	4a19      	ldr	r2, [pc, #100]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005aa2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005aa6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005aa8:	e00f      	b.n	8005aca <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d106      	bne.n	8005abe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005ab0:	4b15      	ldr	r3, [pc, #84]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab4:	4a14      	ldr	r2, [pc, #80]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005ab6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005aba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005abc:	e005      	b.n	8005aca <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005abe:	4b12      	ldr	r3, [pc, #72]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac2:	4a11      	ldr	r2, [pc, #68]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005ac4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ac8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005aca:	4b0f      	ldr	r3, [pc, #60]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a0e      	ldr	r2, [pc, #56]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ad4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ad6:	f7fb fb39 	bl	800114c <HAL_GetTick>
 8005ada:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005adc:	e008      	b.n	8005af0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005ade:	f7fb fb35 	bl	800114c <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	2b02      	cmp	r3, #2
 8005aea:	d901      	bls.n	8005af0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005aec:	2303      	movs	r3, #3
 8005aee:	e006      	b.n	8005afe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005af0:	4b05      	ldr	r3, [pc, #20]	@ (8005b08 <RCCEx_PLL3_Config+0x15c>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d0f0      	beq.n	8005ade <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	58024400 	.word	0x58024400
 8005b0c:	ffff0007 	.word	0xffff0007

08005b10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b082      	sub	sp, #8
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d101      	bne.n	8005b22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e042      	b.n	8005ba8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d106      	bne.n	8005b3a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f000 f83b 	bl	8005bb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2224      	movs	r2, #36	@ 0x24
 8005b3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f022 0201 	bic.w	r2, r2, #1
 8005b50:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d002      	beq.n	8005b60 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f000 fd9a 	bl	8006694 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f000 f82f 	bl	8005bc4 <UART_SetConfig>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d101      	bne.n	8005b70 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e01b      	b.n	8005ba8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	685a      	ldr	r2, [r3, #4]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	689a      	ldr	r2, [r3, #8]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f042 0201 	orr.w	r2, r2, #1
 8005b9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 fe19 	bl	80067d8 <UART_CheckIdleState>
 8005ba6:	4603      	mov	r3, r0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3708      	adds	r7, #8
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8005bb8:	bf00      	nop
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bc8:	b092      	sub	sp, #72	@ 0x48
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	689a      	ldr	r2, [r3, #8]
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	431a      	orrs	r2, r3
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	431a      	orrs	r2, r3
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	69db      	ldr	r3, [r3, #28]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	4bbe      	ldr	r3, [pc, #760]	@ (8005eec <UART_SetConfig+0x328>)
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	6812      	ldr	r2, [r2, #0]
 8005bfa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005bfc:	430b      	orrs	r3, r1
 8005bfe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	68da      	ldr	r2, [r3, #12]
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	430a      	orrs	r2, r1
 8005c14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4ab3      	ldr	r2, [pc, #716]	@ (8005ef0 <UART_SetConfig+0x32c>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d004      	beq.n	8005c30 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	689a      	ldr	r2, [r3, #8]
 8005c36:	4baf      	ldr	r3, [pc, #700]	@ (8005ef4 <UART_SetConfig+0x330>)
 8005c38:	4013      	ands	r3, r2
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	6812      	ldr	r2, [r2, #0]
 8005c3e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005c40:	430b      	orrs	r3, r1
 8005c42:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c4a:	f023 010f 	bic.w	r1, r3, #15
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	430a      	orrs	r2, r1
 8005c58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4aa6      	ldr	r2, [pc, #664]	@ (8005ef8 <UART_SetConfig+0x334>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d177      	bne.n	8005d54 <UART_SetConfig+0x190>
 8005c64:	4ba5      	ldr	r3, [pc, #660]	@ (8005efc <UART_SetConfig+0x338>)
 8005c66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c68:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c6c:	2b28      	cmp	r3, #40	@ 0x28
 8005c6e:	d86d      	bhi.n	8005d4c <UART_SetConfig+0x188>
 8005c70:	a201      	add	r2, pc, #4	@ (adr r2, 8005c78 <UART_SetConfig+0xb4>)
 8005c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c76:	bf00      	nop
 8005c78:	08005d1d 	.word	0x08005d1d
 8005c7c:	08005d4d 	.word	0x08005d4d
 8005c80:	08005d4d 	.word	0x08005d4d
 8005c84:	08005d4d 	.word	0x08005d4d
 8005c88:	08005d4d 	.word	0x08005d4d
 8005c8c:	08005d4d 	.word	0x08005d4d
 8005c90:	08005d4d 	.word	0x08005d4d
 8005c94:	08005d4d 	.word	0x08005d4d
 8005c98:	08005d25 	.word	0x08005d25
 8005c9c:	08005d4d 	.word	0x08005d4d
 8005ca0:	08005d4d 	.word	0x08005d4d
 8005ca4:	08005d4d 	.word	0x08005d4d
 8005ca8:	08005d4d 	.word	0x08005d4d
 8005cac:	08005d4d 	.word	0x08005d4d
 8005cb0:	08005d4d 	.word	0x08005d4d
 8005cb4:	08005d4d 	.word	0x08005d4d
 8005cb8:	08005d2d 	.word	0x08005d2d
 8005cbc:	08005d4d 	.word	0x08005d4d
 8005cc0:	08005d4d 	.word	0x08005d4d
 8005cc4:	08005d4d 	.word	0x08005d4d
 8005cc8:	08005d4d 	.word	0x08005d4d
 8005ccc:	08005d4d 	.word	0x08005d4d
 8005cd0:	08005d4d 	.word	0x08005d4d
 8005cd4:	08005d4d 	.word	0x08005d4d
 8005cd8:	08005d35 	.word	0x08005d35
 8005cdc:	08005d4d 	.word	0x08005d4d
 8005ce0:	08005d4d 	.word	0x08005d4d
 8005ce4:	08005d4d 	.word	0x08005d4d
 8005ce8:	08005d4d 	.word	0x08005d4d
 8005cec:	08005d4d 	.word	0x08005d4d
 8005cf0:	08005d4d 	.word	0x08005d4d
 8005cf4:	08005d4d 	.word	0x08005d4d
 8005cf8:	08005d3d 	.word	0x08005d3d
 8005cfc:	08005d4d 	.word	0x08005d4d
 8005d00:	08005d4d 	.word	0x08005d4d
 8005d04:	08005d4d 	.word	0x08005d4d
 8005d08:	08005d4d 	.word	0x08005d4d
 8005d0c:	08005d4d 	.word	0x08005d4d
 8005d10:	08005d4d 	.word	0x08005d4d
 8005d14:	08005d4d 	.word	0x08005d4d
 8005d18:	08005d45 	.word	0x08005d45
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d22:	e222      	b.n	800616a <UART_SetConfig+0x5a6>
 8005d24:	2304      	movs	r3, #4
 8005d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d2a:	e21e      	b.n	800616a <UART_SetConfig+0x5a6>
 8005d2c:	2308      	movs	r3, #8
 8005d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d32:	e21a      	b.n	800616a <UART_SetConfig+0x5a6>
 8005d34:	2310      	movs	r3, #16
 8005d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d3a:	e216      	b.n	800616a <UART_SetConfig+0x5a6>
 8005d3c:	2320      	movs	r3, #32
 8005d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d42:	e212      	b.n	800616a <UART_SetConfig+0x5a6>
 8005d44:	2340      	movs	r3, #64	@ 0x40
 8005d46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d4a:	e20e      	b.n	800616a <UART_SetConfig+0x5a6>
 8005d4c:	2380      	movs	r3, #128	@ 0x80
 8005d4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d52:	e20a      	b.n	800616a <UART_SetConfig+0x5a6>
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a69      	ldr	r2, [pc, #420]	@ (8005f00 <UART_SetConfig+0x33c>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d130      	bne.n	8005dc0 <UART_SetConfig+0x1fc>
 8005d5e:	4b67      	ldr	r3, [pc, #412]	@ (8005efc <UART_SetConfig+0x338>)
 8005d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d62:	f003 0307 	and.w	r3, r3, #7
 8005d66:	2b05      	cmp	r3, #5
 8005d68:	d826      	bhi.n	8005db8 <UART_SetConfig+0x1f4>
 8005d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d70 <UART_SetConfig+0x1ac>)
 8005d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d70:	08005d89 	.word	0x08005d89
 8005d74:	08005d91 	.word	0x08005d91
 8005d78:	08005d99 	.word	0x08005d99
 8005d7c:	08005da1 	.word	0x08005da1
 8005d80:	08005da9 	.word	0x08005da9
 8005d84:	08005db1 	.word	0x08005db1
 8005d88:	2300      	movs	r3, #0
 8005d8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d8e:	e1ec      	b.n	800616a <UART_SetConfig+0x5a6>
 8005d90:	2304      	movs	r3, #4
 8005d92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d96:	e1e8      	b.n	800616a <UART_SetConfig+0x5a6>
 8005d98:	2308      	movs	r3, #8
 8005d9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d9e:	e1e4      	b.n	800616a <UART_SetConfig+0x5a6>
 8005da0:	2310      	movs	r3, #16
 8005da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005da6:	e1e0      	b.n	800616a <UART_SetConfig+0x5a6>
 8005da8:	2320      	movs	r3, #32
 8005daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dae:	e1dc      	b.n	800616a <UART_SetConfig+0x5a6>
 8005db0:	2340      	movs	r3, #64	@ 0x40
 8005db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005db6:	e1d8      	b.n	800616a <UART_SetConfig+0x5a6>
 8005db8:	2380      	movs	r3, #128	@ 0x80
 8005dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dbe:	e1d4      	b.n	800616a <UART_SetConfig+0x5a6>
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a4f      	ldr	r2, [pc, #316]	@ (8005f04 <UART_SetConfig+0x340>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d130      	bne.n	8005e2c <UART_SetConfig+0x268>
 8005dca:	4b4c      	ldr	r3, [pc, #304]	@ (8005efc <UART_SetConfig+0x338>)
 8005dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dce:	f003 0307 	and.w	r3, r3, #7
 8005dd2:	2b05      	cmp	r3, #5
 8005dd4:	d826      	bhi.n	8005e24 <UART_SetConfig+0x260>
 8005dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ddc <UART_SetConfig+0x218>)
 8005dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ddc:	08005df5 	.word	0x08005df5
 8005de0:	08005dfd 	.word	0x08005dfd
 8005de4:	08005e05 	.word	0x08005e05
 8005de8:	08005e0d 	.word	0x08005e0d
 8005dec:	08005e15 	.word	0x08005e15
 8005df0:	08005e1d 	.word	0x08005e1d
 8005df4:	2300      	movs	r3, #0
 8005df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dfa:	e1b6      	b.n	800616a <UART_SetConfig+0x5a6>
 8005dfc:	2304      	movs	r3, #4
 8005dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e02:	e1b2      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e04:	2308      	movs	r3, #8
 8005e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e0a:	e1ae      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e0c:	2310      	movs	r3, #16
 8005e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e12:	e1aa      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e14:	2320      	movs	r3, #32
 8005e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e1a:	e1a6      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e1c:	2340      	movs	r3, #64	@ 0x40
 8005e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e22:	e1a2      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e24:	2380      	movs	r3, #128	@ 0x80
 8005e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e2a:	e19e      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a35      	ldr	r2, [pc, #212]	@ (8005f08 <UART_SetConfig+0x344>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d130      	bne.n	8005e98 <UART_SetConfig+0x2d4>
 8005e36:	4b31      	ldr	r3, [pc, #196]	@ (8005efc <UART_SetConfig+0x338>)
 8005e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e3a:	f003 0307 	and.w	r3, r3, #7
 8005e3e:	2b05      	cmp	r3, #5
 8005e40:	d826      	bhi.n	8005e90 <UART_SetConfig+0x2cc>
 8005e42:	a201      	add	r2, pc, #4	@ (adr r2, 8005e48 <UART_SetConfig+0x284>)
 8005e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e48:	08005e61 	.word	0x08005e61
 8005e4c:	08005e69 	.word	0x08005e69
 8005e50:	08005e71 	.word	0x08005e71
 8005e54:	08005e79 	.word	0x08005e79
 8005e58:	08005e81 	.word	0x08005e81
 8005e5c:	08005e89 	.word	0x08005e89
 8005e60:	2300      	movs	r3, #0
 8005e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e66:	e180      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e68:	2304      	movs	r3, #4
 8005e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e6e:	e17c      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e70:	2308      	movs	r3, #8
 8005e72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e76:	e178      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e78:	2310      	movs	r3, #16
 8005e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e7e:	e174      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e80:	2320      	movs	r3, #32
 8005e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e86:	e170      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e88:	2340      	movs	r3, #64	@ 0x40
 8005e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e8e:	e16c      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e90:	2380      	movs	r3, #128	@ 0x80
 8005e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e96:	e168      	b.n	800616a <UART_SetConfig+0x5a6>
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8005f0c <UART_SetConfig+0x348>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d142      	bne.n	8005f28 <UART_SetConfig+0x364>
 8005ea2:	4b16      	ldr	r3, [pc, #88]	@ (8005efc <UART_SetConfig+0x338>)
 8005ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ea6:	f003 0307 	and.w	r3, r3, #7
 8005eaa:	2b05      	cmp	r3, #5
 8005eac:	d838      	bhi.n	8005f20 <UART_SetConfig+0x35c>
 8005eae:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb4 <UART_SetConfig+0x2f0>)
 8005eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb4:	08005ecd 	.word	0x08005ecd
 8005eb8:	08005ed5 	.word	0x08005ed5
 8005ebc:	08005edd 	.word	0x08005edd
 8005ec0:	08005ee5 	.word	0x08005ee5
 8005ec4:	08005f11 	.word	0x08005f11
 8005ec8:	08005f19 	.word	0x08005f19
 8005ecc:	2300      	movs	r3, #0
 8005ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ed2:	e14a      	b.n	800616a <UART_SetConfig+0x5a6>
 8005ed4:	2304      	movs	r3, #4
 8005ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eda:	e146      	b.n	800616a <UART_SetConfig+0x5a6>
 8005edc:	2308      	movs	r3, #8
 8005ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ee2:	e142      	b.n	800616a <UART_SetConfig+0x5a6>
 8005ee4:	2310      	movs	r3, #16
 8005ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eea:	e13e      	b.n	800616a <UART_SetConfig+0x5a6>
 8005eec:	cfff69f3 	.word	0xcfff69f3
 8005ef0:	58000c00 	.word	0x58000c00
 8005ef4:	11fff4ff 	.word	0x11fff4ff
 8005ef8:	40011000 	.word	0x40011000
 8005efc:	58024400 	.word	0x58024400
 8005f00:	40004400 	.word	0x40004400
 8005f04:	40004800 	.word	0x40004800
 8005f08:	40004c00 	.word	0x40004c00
 8005f0c:	40005000 	.word	0x40005000
 8005f10:	2320      	movs	r3, #32
 8005f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f16:	e128      	b.n	800616a <UART_SetConfig+0x5a6>
 8005f18:	2340      	movs	r3, #64	@ 0x40
 8005f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f1e:	e124      	b.n	800616a <UART_SetConfig+0x5a6>
 8005f20:	2380      	movs	r3, #128	@ 0x80
 8005f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f26:	e120      	b.n	800616a <UART_SetConfig+0x5a6>
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4acb      	ldr	r2, [pc, #812]	@ (800625c <UART_SetConfig+0x698>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d176      	bne.n	8006020 <UART_SetConfig+0x45c>
 8005f32:	4bcb      	ldr	r3, [pc, #812]	@ (8006260 <UART_SetConfig+0x69c>)
 8005f34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f3a:	2b28      	cmp	r3, #40	@ 0x28
 8005f3c:	d86c      	bhi.n	8006018 <UART_SetConfig+0x454>
 8005f3e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f44 <UART_SetConfig+0x380>)
 8005f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f44:	08005fe9 	.word	0x08005fe9
 8005f48:	08006019 	.word	0x08006019
 8005f4c:	08006019 	.word	0x08006019
 8005f50:	08006019 	.word	0x08006019
 8005f54:	08006019 	.word	0x08006019
 8005f58:	08006019 	.word	0x08006019
 8005f5c:	08006019 	.word	0x08006019
 8005f60:	08006019 	.word	0x08006019
 8005f64:	08005ff1 	.word	0x08005ff1
 8005f68:	08006019 	.word	0x08006019
 8005f6c:	08006019 	.word	0x08006019
 8005f70:	08006019 	.word	0x08006019
 8005f74:	08006019 	.word	0x08006019
 8005f78:	08006019 	.word	0x08006019
 8005f7c:	08006019 	.word	0x08006019
 8005f80:	08006019 	.word	0x08006019
 8005f84:	08005ff9 	.word	0x08005ff9
 8005f88:	08006019 	.word	0x08006019
 8005f8c:	08006019 	.word	0x08006019
 8005f90:	08006019 	.word	0x08006019
 8005f94:	08006019 	.word	0x08006019
 8005f98:	08006019 	.word	0x08006019
 8005f9c:	08006019 	.word	0x08006019
 8005fa0:	08006019 	.word	0x08006019
 8005fa4:	08006001 	.word	0x08006001
 8005fa8:	08006019 	.word	0x08006019
 8005fac:	08006019 	.word	0x08006019
 8005fb0:	08006019 	.word	0x08006019
 8005fb4:	08006019 	.word	0x08006019
 8005fb8:	08006019 	.word	0x08006019
 8005fbc:	08006019 	.word	0x08006019
 8005fc0:	08006019 	.word	0x08006019
 8005fc4:	08006009 	.word	0x08006009
 8005fc8:	08006019 	.word	0x08006019
 8005fcc:	08006019 	.word	0x08006019
 8005fd0:	08006019 	.word	0x08006019
 8005fd4:	08006019 	.word	0x08006019
 8005fd8:	08006019 	.word	0x08006019
 8005fdc:	08006019 	.word	0x08006019
 8005fe0:	08006019 	.word	0x08006019
 8005fe4:	08006011 	.word	0x08006011
 8005fe8:	2301      	movs	r3, #1
 8005fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fee:	e0bc      	b.n	800616a <UART_SetConfig+0x5a6>
 8005ff0:	2304      	movs	r3, #4
 8005ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ff6:	e0b8      	b.n	800616a <UART_SetConfig+0x5a6>
 8005ff8:	2308      	movs	r3, #8
 8005ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ffe:	e0b4      	b.n	800616a <UART_SetConfig+0x5a6>
 8006000:	2310      	movs	r3, #16
 8006002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006006:	e0b0      	b.n	800616a <UART_SetConfig+0x5a6>
 8006008:	2320      	movs	r3, #32
 800600a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800600e:	e0ac      	b.n	800616a <UART_SetConfig+0x5a6>
 8006010:	2340      	movs	r3, #64	@ 0x40
 8006012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006016:	e0a8      	b.n	800616a <UART_SetConfig+0x5a6>
 8006018:	2380      	movs	r3, #128	@ 0x80
 800601a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800601e:	e0a4      	b.n	800616a <UART_SetConfig+0x5a6>
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a8f      	ldr	r2, [pc, #572]	@ (8006264 <UART_SetConfig+0x6a0>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d130      	bne.n	800608c <UART_SetConfig+0x4c8>
 800602a:	4b8d      	ldr	r3, [pc, #564]	@ (8006260 <UART_SetConfig+0x69c>)
 800602c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800602e:	f003 0307 	and.w	r3, r3, #7
 8006032:	2b05      	cmp	r3, #5
 8006034:	d826      	bhi.n	8006084 <UART_SetConfig+0x4c0>
 8006036:	a201      	add	r2, pc, #4	@ (adr r2, 800603c <UART_SetConfig+0x478>)
 8006038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800603c:	08006055 	.word	0x08006055
 8006040:	0800605d 	.word	0x0800605d
 8006044:	08006065 	.word	0x08006065
 8006048:	0800606d 	.word	0x0800606d
 800604c:	08006075 	.word	0x08006075
 8006050:	0800607d 	.word	0x0800607d
 8006054:	2300      	movs	r3, #0
 8006056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800605a:	e086      	b.n	800616a <UART_SetConfig+0x5a6>
 800605c:	2304      	movs	r3, #4
 800605e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006062:	e082      	b.n	800616a <UART_SetConfig+0x5a6>
 8006064:	2308      	movs	r3, #8
 8006066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800606a:	e07e      	b.n	800616a <UART_SetConfig+0x5a6>
 800606c:	2310      	movs	r3, #16
 800606e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006072:	e07a      	b.n	800616a <UART_SetConfig+0x5a6>
 8006074:	2320      	movs	r3, #32
 8006076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800607a:	e076      	b.n	800616a <UART_SetConfig+0x5a6>
 800607c:	2340      	movs	r3, #64	@ 0x40
 800607e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006082:	e072      	b.n	800616a <UART_SetConfig+0x5a6>
 8006084:	2380      	movs	r3, #128	@ 0x80
 8006086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800608a:	e06e      	b.n	800616a <UART_SetConfig+0x5a6>
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a75      	ldr	r2, [pc, #468]	@ (8006268 <UART_SetConfig+0x6a4>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d130      	bne.n	80060f8 <UART_SetConfig+0x534>
 8006096:	4b72      	ldr	r3, [pc, #456]	@ (8006260 <UART_SetConfig+0x69c>)
 8006098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800609a:	f003 0307 	and.w	r3, r3, #7
 800609e:	2b05      	cmp	r3, #5
 80060a0:	d826      	bhi.n	80060f0 <UART_SetConfig+0x52c>
 80060a2:	a201      	add	r2, pc, #4	@ (adr r2, 80060a8 <UART_SetConfig+0x4e4>)
 80060a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a8:	080060c1 	.word	0x080060c1
 80060ac:	080060c9 	.word	0x080060c9
 80060b0:	080060d1 	.word	0x080060d1
 80060b4:	080060d9 	.word	0x080060d9
 80060b8:	080060e1 	.word	0x080060e1
 80060bc:	080060e9 	.word	0x080060e9
 80060c0:	2300      	movs	r3, #0
 80060c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060c6:	e050      	b.n	800616a <UART_SetConfig+0x5a6>
 80060c8:	2304      	movs	r3, #4
 80060ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ce:	e04c      	b.n	800616a <UART_SetConfig+0x5a6>
 80060d0:	2308      	movs	r3, #8
 80060d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060d6:	e048      	b.n	800616a <UART_SetConfig+0x5a6>
 80060d8:	2310      	movs	r3, #16
 80060da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060de:	e044      	b.n	800616a <UART_SetConfig+0x5a6>
 80060e0:	2320      	movs	r3, #32
 80060e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060e6:	e040      	b.n	800616a <UART_SetConfig+0x5a6>
 80060e8:	2340      	movs	r3, #64	@ 0x40
 80060ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ee:	e03c      	b.n	800616a <UART_SetConfig+0x5a6>
 80060f0:	2380      	movs	r3, #128	@ 0x80
 80060f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060f6:	e038      	b.n	800616a <UART_SetConfig+0x5a6>
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a5b      	ldr	r2, [pc, #364]	@ (800626c <UART_SetConfig+0x6a8>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d130      	bne.n	8006164 <UART_SetConfig+0x5a0>
 8006102:	4b57      	ldr	r3, [pc, #348]	@ (8006260 <UART_SetConfig+0x69c>)
 8006104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006106:	f003 0307 	and.w	r3, r3, #7
 800610a:	2b05      	cmp	r3, #5
 800610c:	d826      	bhi.n	800615c <UART_SetConfig+0x598>
 800610e:	a201      	add	r2, pc, #4	@ (adr r2, 8006114 <UART_SetConfig+0x550>)
 8006110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006114:	0800612d 	.word	0x0800612d
 8006118:	08006135 	.word	0x08006135
 800611c:	0800613d 	.word	0x0800613d
 8006120:	08006145 	.word	0x08006145
 8006124:	0800614d 	.word	0x0800614d
 8006128:	08006155 	.word	0x08006155
 800612c:	2302      	movs	r3, #2
 800612e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006132:	e01a      	b.n	800616a <UART_SetConfig+0x5a6>
 8006134:	2304      	movs	r3, #4
 8006136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800613a:	e016      	b.n	800616a <UART_SetConfig+0x5a6>
 800613c:	2308      	movs	r3, #8
 800613e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006142:	e012      	b.n	800616a <UART_SetConfig+0x5a6>
 8006144:	2310      	movs	r3, #16
 8006146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800614a:	e00e      	b.n	800616a <UART_SetConfig+0x5a6>
 800614c:	2320      	movs	r3, #32
 800614e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006152:	e00a      	b.n	800616a <UART_SetConfig+0x5a6>
 8006154:	2340      	movs	r3, #64	@ 0x40
 8006156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800615a:	e006      	b.n	800616a <UART_SetConfig+0x5a6>
 800615c:	2380      	movs	r3, #128	@ 0x80
 800615e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006162:	e002      	b.n	800616a <UART_SetConfig+0x5a6>
 8006164:	2380      	movs	r3, #128	@ 0x80
 8006166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a3f      	ldr	r2, [pc, #252]	@ (800626c <UART_SetConfig+0x6a8>)
 8006170:	4293      	cmp	r3, r2
 8006172:	f040 80f8 	bne.w	8006366 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006176:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800617a:	2b20      	cmp	r3, #32
 800617c:	dc46      	bgt.n	800620c <UART_SetConfig+0x648>
 800617e:	2b02      	cmp	r3, #2
 8006180:	f2c0 8082 	blt.w	8006288 <UART_SetConfig+0x6c4>
 8006184:	3b02      	subs	r3, #2
 8006186:	2b1e      	cmp	r3, #30
 8006188:	d87e      	bhi.n	8006288 <UART_SetConfig+0x6c4>
 800618a:	a201      	add	r2, pc, #4	@ (adr r2, 8006190 <UART_SetConfig+0x5cc>)
 800618c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006190:	08006213 	.word	0x08006213
 8006194:	08006289 	.word	0x08006289
 8006198:	0800621b 	.word	0x0800621b
 800619c:	08006289 	.word	0x08006289
 80061a0:	08006289 	.word	0x08006289
 80061a4:	08006289 	.word	0x08006289
 80061a8:	0800622b 	.word	0x0800622b
 80061ac:	08006289 	.word	0x08006289
 80061b0:	08006289 	.word	0x08006289
 80061b4:	08006289 	.word	0x08006289
 80061b8:	08006289 	.word	0x08006289
 80061bc:	08006289 	.word	0x08006289
 80061c0:	08006289 	.word	0x08006289
 80061c4:	08006289 	.word	0x08006289
 80061c8:	0800623b 	.word	0x0800623b
 80061cc:	08006289 	.word	0x08006289
 80061d0:	08006289 	.word	0x08006289
 80061d4:	08006289 	.word	0x08006289
 80061d8:	08006289 	.word	0x08006289
 80061dc:	08006289 	.word	0x08006289
 80061e0:	08006289 	.word	0x08006289
 80061e4:	08006289 	.word	0x08006289
 80061e8:	08006289 	.word	0x08006289
 80061ec:	08006289 	.word	0x08006289
 80061f0:	08006289 	.word	0x08006289
 80061f4:	08006289 	.word	0x08006289
 80061f8:	08006289 	.word	0x08006289
 80061fc:	08006289 	.word	0x08006289
 8006200:	08006289 	.word	0x08006289
 8006204:	08006289 	.word	0x08006289
 8006208:	0800627b 	.word	0x0800627b
 800620c:	2b40      	cmp	r3, #64	@ 0x40
 800620e:	d037      	beq.n	8006280 <UART_SetConfig+0x6bc>
 8006210:	e03a      	b.n	8006288 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006212:	f7ff f85b 	bl	80052cc <HAL_RCCEx_GetD3PCLK1Freq>
 8006216:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006218:	e03c      	b.n	8006294 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800621a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800621e:	4618      	mov	r0, r3
 8006220:	f7ff f86a 	bl	80052f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006226:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006228:	e034      	b.n	8006294 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800622a:	f107 0318 	add.w	r3, r7, #24
 800622e:	4618      	mov	r0, r3
 8006230:	f7ff f9b6 	bl	80055a0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006238:	e02c      	b.n	8006294 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800623a:	4b09      	ldr	r3, [pc, #36]	@ (8006260 <UART_SetConfig+0x69c>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 0320 	and.w	r3, r3, #32
 8006242:	2b00      	cmp	r3, #0
 8006244:	d016      	beq.n	8006274 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006246:	4b06      	ldr	r3, [pc, #24]	@ (8006260 <UART_SetConfig+0x69c>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	08db      	lsrs	r3, r3, #3
 800624c:	f003 0303 	and.w	r3, r3, #3
 8006250:	4a07      	ldr	r2, [pc, #28]	@ (8006270 <UART_SetConfig+0x6ac>)
 8006252:	fa22 f303 	lsr.w	r3, r2, r3
 8006256:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006258:	e01c      	b.n	8006294 <UART_SetConfig+0x6d0>
 800625a:	bf00      	nop
 800625c:	40011400 	.word	0x40011400
 8006260:	58024400 	.word	0x58024400
 8006264:	40007800 	.word	0x40007800
 8006268:	40007c00 	.word	0x40007c00
 800626c:	58000c00 	.word	0x58000c00
 8006270:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006274:	4b9d      	ldr	r3, [pc, #628]	@ (80064ec <UART_SetConfig+0x928>)
 8006276:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006278:	e00c      	b.n	8006294 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800627a:	4b9d      	ldr	r3, [pc, #628]	@ (80064f0 <UART_SetConfig+0x92c>)
 800627c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800627e:	e009      	b.n	8006294 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006280:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006286:	e005      	b.n	8006294 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006288:	2300      	movs	r3, #0
 800628a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006292:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006296:	2b00      	cmp	r3, #0
 8006298:	f000 81de 	beq.w	8006658 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a0:	4a94      	ldr	r2, [pc, #592]	@ (80064f4 <UART_SetConfig+0x930>)
 80062a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062a6:	461a      	mov	r2, r3
 80062a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80062ae:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	685a      	ldr	r2, [r3, #4]
 80062b4:	4613      	mov	r3, r2
 80062b6:	005b      	lsls	r3, r3, #1
 80062b8:	4413      	add	r3, r2
 80062ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062bc:	429a      	cmp	r2, r3
 80062be:	d305      	bcc.n	80062cc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80062c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d903      	bls.n	80062d4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80062d2:	e1c1      	b.n	8006658 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062d6:	2200      	movs	r2, #0
 80062d8:	60bb      	str	r3, [r7, #8]
 80062da:	60fa      	str	r2, [r7, #12]
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e0:	4a84      	ldr	r2, [pc, #528]	@ (80064f4 <UART_SetConfig+0x930>)
 80062e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	2200      	movs	r2, #0
 80062ea:	603b      	str	r3, [r7, #0]
 80062ec:	607a      	str	r2, [r7, #4]
 80062ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80062f6:	f7fa f843 	bl	8000380 <__aeabi_uldivmod>
 80062fa:	4602      	mov	r2, r0
 80062fc:	460b      	mov	r3, r1
 80062fe:	4610      	mov	r0, r2
 8006300:	4619      	mov	r1, r3
 8006302:	f04f 0200 	mov.w	r2, #0
 8006306:	f04f 0300 	mov.w	r3, #0
 800630a:	020b      	lsls	r3, r1, #8
 800630c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006310:	0202      	lsls	r2, r0, #8
 8006312:	6979      	ldr	r1, [r7, #20]
 8006314:	6849      	ldr	r1, [r1, #4]
 8006316:	0849      	lsrs	r1, r1, #1
 8006318:	2000      	movs	r0, #0
 800631a:	460c      	mov	r4, r1
 800631c:	4605      	mov	r5, r0
 800631e:	eb12 0804 	adds.w	r8, r2, r4
 8006322:	eb43 0905 	adc.w	r9, r3, r5
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	2200      	movs	r2, #0
 800632c:	469a      	mov	sl, r3
 800632e:	4693      	mov	fp, r2
 8006330:	4652      	mov	r2, sl
 8006332:	465b      	mov	r3, fp
 8006334:	4640      	mov	r0, r8
 8006336:	4649      	mov	r1, r9
 8006338:	f7fa f822 	bl	8000380 <__aeabi_uldivmod>
 800633c:	4602      	mov	r2, r0
 800633e:	460b      	mov	r3, r1
 8006340:	4613      	mov	r3, r2
 8006342:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006346:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800634a:	d308      	bcc.n	800635e <UART_SetConfig+0x79a>
 800634c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800634e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006352:	d204      	bcs.n	800635e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800635a:	60da      	str	r2, [r3, #12]
 800635c:	e17c      	b.n	8006658 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006364:	e178      	b.n	8006658 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	69db      	ldr	r3, [r3, #28]
 800636a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800636e:	f040 80c5 	bne.w	80064fc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006372:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006376:	2b20      	cmp	r3, #32
 8006378:	dc48      	bgt.n	800640c <UART_SetConfig+0x848>
 800637a:	2b00      	cmp	r3, #0
 800637c:	db7b      	blt.n	8006476 <UART_SetConfig+0x8b2>
 800637e:	2b20      	cmp	r3, #32
 8006380:	d879      	bhi.n	8006476 <UART_SetConfig+0x8b2>
 8006382:	a201      	add	r2, pc, #4	@ (adr r2, 8006388 <UART_SetConfig+0x7c4>)
 8006384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006388:	08006413 	.word	0x08006413
 800638c:	0800641b 	.word	0x0800641b
 8006390:	08006477 	.word	0x08006477
 8006394:	08006477 	.word	0x08006477
 8006398:	08006423 	.word	0x08006423
 800639c:	08006477 	.word	0x08006477
 80063a0:	08006477 	.word	0x08006477
 80063a4:	08006477 	.word	0x08006477
 80063a8:	08006433 	.word	0x08006433
 80063ac:	08006477 	.word	0x08006477
 80063b0:	08006477 	.word	0x08006477
 80063b4:	08006477 	.word	0x08006477
 80063b8:	08006477 	.word	0x08006477
 80063bc:	08006477 	.word	0x08006477
 80063c0:	08006477 	.word	0x08006477
 80063c4:	08006477 	.word	0x08006477
 80063c8:	08006443 	.word	0x08006443
 80063cc:	08006477 	.word	0x08006477
 80063d0:	08006477 	.word	0x08006477
 80063d4:	08006477 	.word	0x08006477
 80063d8:	08006477 	.word	0x08006477
 80063dc:	08006477 	.word	0x08006477
 80063e0:	08006477 	.word	0x08006477
 80063e4:	08006477 	.word	0x08006477
 80063e8:	08006477 	.word	0x08006477
 80063ec:	08006477 	.word	0x08006477
 80063f0:	08006477 	.word	0x08006477
 80063f4:	08006477 	.word	0x08006477
 80063f8:	08006477 	.word	0x08006477
 80063fc:	08006477 	.word	0x08006477
 8006400:	08006477 	.word	0x08006477
 8006404:	08006477 	.word	0x08006477
 8006408:	08006469 	.word	0x08006469
 800640c:	2b40      	cmp	r3, #64	@ 0x40
 800640e:	d02e      	beq.n	800646e <UART_SetConfig+0x8aa>
 8006410:	e031      	b.n	8006476 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006412:	f7fd fd25 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 8006416:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006418:	e033      	b.n	8006482 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800641a:	f7fd fd37 	bl	8003e8c <HAL_RCC_GetPCLK2Freq>
 800641e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006420:	e02f      	b.n	8006482 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006422:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006426:	4618      	mov	r0, r3
 8006428:	f7fe ff66 	bl	80052f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800642c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800642e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006430:	e027      	b.n	8006482 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006432:	f107 0318 	add.w	r3, r7, #24
 8006436:	4618      	mov	r0, r3
 8006438:	f7ff f8b2 	bl	80055a0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006440:	e01f      	b.n	8006482 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006442:	4b2d      	ldr	r3, [pc, #180]	@ (80064f8 <UART_SetConfig+0x934>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f003 0320 	and.w	r3, r3, #32
 800644a:	2b00      	cmp	r3, #0
 800644c:	d009      	beq.n	8006462 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800644e:	4b2a      	ldr	r3, [pc, #168]	@ (80064f8 <UART_SetConfig+0x934>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	08db      	lsrs	r3, r3, #3
 8006454:	f003 0303 	and.w	r3, r3, #3
 8006458:	4a24      	ldr	r2, [pc, #144]	@ (80064ec <UART_SetConfig+0x928>)
 800645a:	fa22 f303 	lsr.w	r3, r2, r3
 800645e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006460:	e00f      	b.n	8006482 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006462:	4b22      	ldr	r3, [pc, #136]	@ (80064ec <UART_SetConfig+0x928>)
 8006464:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006466:	e00c      	b.n	8006482 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006468:	4b21      	ldr	r3, [pc, #132]	@ (80064f0 <UART_SetConfig+0x92c>)
 800646a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800646c:	e009      	b.n	8006482 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800646e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006474:	e005      	b.n	8006482 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006476:	2300      	movs	r3, #0
 8006478:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006480:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006484:	2b00      	cmp	r3, #0
 8006486:	f000 80e7 	beq.w	8006658 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800648e:	4a19      	ldr	r2, [pc, #100]	@ (80064f4 <UART_SetConfig+0x930>)
 8006490:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006494:	461a      	mov	r2, r3
 8006496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006498:	fbb3 f3f2 	udiv	r3, r3, r2
 800649c:	005a      	lsls	r2, r3, #1
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	085b      	lsrs	r3, r3, #1
 80064a4:	441a      	add	r2, r3
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80064ae:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064b2:	2b0f      	cmp	r3, #15
 80064b4:	d916      	bls.n	80064e4 <UART_SetConfig+0x920>
 80064b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064bc:	d212      	bcs.n	80064e4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	f023 030f 	bic.w	r3, r3, #15
 80064c6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ca:	085b      	lsrs	r3, r3, #1
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	f003 0307 	and.w	r3, r3, #7
 80064d2:	b29a      	uxth	r2, r3
 80064d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80064d6:	4313      	orrs	r3, r2
 80064d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80064e0:	60da      	str	r2, [r3, #12]
 80064e2:	e0b9      	b.n	8006658 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80064ea:	e0b5      	b.n	8006658 <UART_SetConfig+0xa94>
 80064ec:	03d09000 	.word	0x03d09000
 80064f0:	003d0900 	.word	0x003d0900
 80064f4:	0800b5f8 	.word	0x0800b5f8
 80064f8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80064fc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006500:	2b20      	cmp	r3, #32
 8006502:	dc49      	bgt.n	8006598 <UART_SetConfig+0x9d4>
 8006504:	2b00      	cmp	r3, #0
 8006506:	db7c      	blt.n	8006602 <UART_SetConfig+0xa3e>
 8006508:	2b20      	cmp	r3, #32
 800650a:	d87a      	bhi.n	8006602 <UART_SetConfig+0xa3e>
 800650c:	a201      	add	r2, pc, #4	@ (adr r2, 8006514 <UART_SetConfig+0x950>)
 800650e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006512:	bf00      	nop
 8006514:	0800659f 	.word	0x0800659f
 8006518:	080065a7 	.word	0x080065a7
 800651c:	08006603 	.word	0x08006603
 8006520:	08006603 	.word	0x08006603
 8006524:	080065af 	.word	0x080065af
 8006528:	08006603 	.word	0x08006603
 800652c:	08006603 	.word	0x08006603
 8006530:	08006603 	.word	0x08006603
 8006534:	080065bf 	.word	0x080065bf
 8006538:	08006603 	.word	0x08006603
 800653c:	08006603 	.word	0x08006603
 8006540:	08006603 	.word	0x08006603
 8006544:	08006603 	.word	0x08006603
 8006548:	08006603 	.word	0x08006603
 800654c:	08006603 	.word	0x08006603
 8006550:	08006603 	.word	0x08006603
 8006554:	080065cf 	.word	0x080065cf
 8006558:	08006603 	.word	0x08006603
 800655c:	08006603 	.word	0x08006603
 8006560:	08006603 	.word	0x08006603
 8006564:	08006603 	.word	0x08006603
 8006568:	08006603 	.word	0x08006603
 800656c:	08006603 	.word	0x08006603
 8006570:	08006603 	.word	0x08006603
 8006574:	08006603 	.word	0x08006603
 8006578:	08006603 	.word	0x08006603
 800657c:	08006603 	.word	0x08006603
 8006580:	08006603 	.word	0x08006603
 8006584:	08006603 	.word	0x08006603
 8006588:	08006603 	.word	0x08006603
 800658c:	08006603 	.word	0x08006603
 8006590:	08006603 	.word	0x08006603
 8006594:	080065f5 	.word	0x080065f5
 8006598:	2b40      	cmp	r3, #64	@ 0x40
 800659a:	d02e      	beq.n	80065fa <UART_SetConfig+0xa36>
 800659c:	e031      	b.n	8006602 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800659e:	f7fd fc5f 	bl	8003e60 <HAL_RCC_GetPCLK1Freq>
 80065a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80065a4:	e033      	b.n	800660e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065a6:	f7fd fc71 	bl	8003e8c <HAL_RCC_GetPCLK2Freq>
 80065aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80065ac:	e02f      	b.n	800660e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065b2:	4618      	mov	r0, r3
 80065b4:	f7fe fea0 	bl	80052f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80065b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065bc:	e027      	b.n	800660e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065be:	f107 0318 	add.w	r3, r7, #24
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7fe ffec 	bl	80055a0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065cc:	e01f      	b.n	800660e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065ce:	4b2d      	ldr	r3, [pc, #180]	@ (8006684 <UART_SetConfig+0xac0>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 0320 	and.w	r3, r3, #32
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d009      	beq.n	80065ee <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80065da:	4b2a      	ldr	r3, [pc, #168]	@ (8006684 <UART_SetConfig+0xac0>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	08db      	lsrs	r3, r3, #3
 80065e0:	f003 0303 	and.w	r3, r3, #3
 80065e4:	4a28      	ldr	r2, [pc, #160]	@ (8006688 <UART_SetConfig+0xac4>)
 80065e6:	fa22 f303 	lsr.w	r3, r2, r3
 80065ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80065ec:	e00f      	b.n	800660e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80065ee:	4b26      	ldr	r3, [pc, #152]	@ (8006688 <UART_SetConfig+0xac4>)
 80065f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065f2:	e00c      	b.n	800660e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80065f4:	4b25      	ldr	r3, [pc, #148]	@ (800668c <UART_SetConfig+0xac8>)
 80065f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065f8:	e009      	b.n	800660e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006600:	e005      	b.n	800660e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006602:	2300      	movs	r3, #0
 8006604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800660c:	bf00      	nop
    }

    if (pclk != 0U)
 800660e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006610:	2b00      	cmp	r3, #0
 8006612:	d021      	beq.n	8006658 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006618:	4a1d      	ldr	r2, [pc, #116]	@ (8006690 <UART_SetConfig+0xacc>)
 800661a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800661e:	461a      	mov	r2, r3
 8006620:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006622:	fbb3 f2f2 	udiv	r2, r3, r2
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	085b      	lsrs	r3, r3, #1
 800662c:	441a      	add	r2, r3
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	fbb2 f3f3 	udiv	r3, r2, r3
 8006636:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800663a:	2b0f      	cmp	r3, #15
 800663c:	d909      	bls.n	8006652 <UART_SetConfig+0xa8e>
 800663e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006640:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006644:	d205      	bcs.n	8006652 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006648:	b29a      	uxth	r2, r3
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	60da      	str	r2, [r3, #12]
 8006650:	e002      	b.n	8006658 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	2201      	movs	r2, #1
 800665c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	2201      	movs	r2, #1
 8006664:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	2200      	movs	r2, #0
 800666c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	2200      	movs	r2, #0
 8006672:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006674:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006678:	4618      	mov	r0, r3
 800667a:	3748      	adds	r7, #72	@ 0x48
 800667c:	46bd      	mov	sp, r7
 800667e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006682:	bf00      	nop
 8006684:	58024400 	.word	0x58024400
 8006688:	03d09000 	.word	0x03d09000
 800668c:	003d0900 	.word	0x003d0900
 8006690:	0800b5f8 	.word	0x0800b5f8

08006694 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a0:	f003 0308 	and.w	r3, r3, #8
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d00a      	beq.n	80066be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	430a      	orrs	r2, r1
 80066bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d00a      	beq.n	80066e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	430a      	orrs	r2, r1
 80066de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e4:	f003 0302 	and.w	r3, r3, #2
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d00a      	beq.n	8006702 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	430a      	orrs	r2, r1
 8006700:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006706:	f003 0304 	and.w	r3, r3, #4
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00a      	beq.n	8006724 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	430a      	orrs	r2, r1
 8006722:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006728:	f003 0310 	and.w	r3, r3, #16
 800672c:	2b00      	cmp	r3, #0
 800672e:	d00a      	beq.n	8006746 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	430a      	orrs	r2, r1
 8006744:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800674a:	f003 0320 	and.w	r3, r3, #32
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00a      	beq.n	8006768 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	430a      	orrs	r2, r1
 8006766:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800676c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006770:	2b00      	cmp	r3, #0
 8006772:	d01a      	beq.n	80067aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	430a      	orrs	r2, r1
 8006788:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800678e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006792:	d10a      	bne.n	80067aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	430a      	orrs	r2, r1
 80067a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d00a      	beq.n	80067cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	430a      	orrs	r2, r1
 80067ca:	605a      	str	r2, [r3, #4]
  }
}
 80067cc:	bf00      	nop
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b098      	sub	sp, #96	@ 0x60
 80067dc:	af02      	add	r7, sp, #8
 80067de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067e8:	f7fa fcb0 	bl	800114c <HAL_GetTick>
 80067ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 0308 	and.w	r3, r3, #8
 80067f8:	2b08      	cmp	r3, #8
 80067fa:	d12f      	bne.n	800685c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006800:	9300      	str	r3, [sp, #0]
 8006802:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006804:	2200      	movs	r2, #0
 8006806:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 f88e 	bl	800692c <UART_WaitOnFlagUntilTimeout>
 8006810:	4603      	mov	r3, r0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d022      	beq.n	800685c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800681e:	e853 3f00 	ldrex	r3, [r3]
 8006822:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006826:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800682a:	653b      	str	r3, [r7, #80]	@ 0x50
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	461a      	mov	r2, r3
 8006832:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006834:	647b      	str	r3, [r7, #68]	@ 0x44
 8006836:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006838:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800683a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800683c:	e841 2300 	strex	r3, r2, [r1]
 8006840:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006844:	2b00      	cmp	r3, #0
 8006846:	d1e6      	bne.n	8006816 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2220      	movs	r2, #32
 800684c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	e063      	b.n	8006924 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0304 	and.w	r3, r3, #4
 8006866:	2b04      	cmp	r3, #4
 8006868:	d149      	bne.n	80068fe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800686a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800686e:	9300      	str	r3, [sp, #0]
 8006870:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006872:	2200      	movs	r2, #0
 8006874:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f000 f857 	bl	800692c <UART_WaitOnFlagUntilTimeout>
 800687e:	4603      	mov	r3, r0
 8006880:	2b00      	cmp	r3, #0
 8006882:	d03c      	beq.n	80068fe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688c:	e853 3f00 	ldrex	r3, [r3]
 8006890:	623b      	str	r3, [r7, #32]
   return(result);
 8006892:	6a3b      	ldr	r3, [r7, #32]
 8006894:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006898:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	461a      	mov	r2, r3
 80068a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80068a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068aa:	e841 2300 	strex	r3, r2, [r1]
 80068ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1e6      	bne.n	8006884 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	3308      	adds	r3, #8
 80068bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	e853 3f00 	ldrex	r3, [r3]
 80068c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f023 0301 	bic.w	r3, r3, #1
 80068cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	3308      	adds	r3, #8
 80068d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068d6:	61fa      	str	r2, [r7, #28]
 80068d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068da:	69b9      	ldr	r1, [r7, #24]
 80068dc:	69fa      	ldr	r2, [r7, #28]
 80068de:	e841 2300 	strex	r3, r2, [r1]
 80068e2:	617b      	str	r3, [r7, #20]
   return(result);
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d1e5      	bne.n	80068b6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2220      	movs	r2, #32
 80068ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e012      	b.n	8006924 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2220      	movs	r2, #32
 8006902:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2220      	movs	r2, #32
 800690a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006922:	2300      	movs	r3, #0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3758      	adds	r7, #88	@ 0x58
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	603b      	str	r3, [r7, #0]
 8006938:	4613      	mov	r3, r2
 800693a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800693c:	e04f      	b.n	80069de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006944:	d04b      	beq.n	80069de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006946:	f7fa fc01 	bl	800114c <HAL_GetTick>
 800694a:	4602      	mov	r2, r0
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	69ba      	ldr	r2, [r7, #24]
 8006952:	429a      	cmp	r2, r3
 8006954:	d302      	bcc.n	800695c <UART_WaitOnFlagUntilTimeout+0x30>
 8006956:	69bb      	ldr	r3, [r7, #24]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d101      	bne.n	8006960 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800695c:	2303      	movs	r3, #3
 800695e:	e04e      	b.n	80069fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f003 0304 	and.w	r3, r3, #4
 800696a:	2b00      	cmp	r3, #0
 800696c:	d037      	beq.n	80069de <UART_WaitOnFlagUntilTimeout+0xb2>
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	2b80      	cmp	r3, #128	@ 0x80
 8006972:	d034      	beq.n	80069de <UART_WaitOnFlagUntilTimeout+0xb2>
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	2b40      	cmp	r3, #64	@ 0x40
 8006978:	d031      	beq.n	80069de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	f003 0308 	and.w	r3, r3, #8
 8006984:	2b08      	cmp	r3, #8
 8006986:	d110      	bne.n	80069aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2208      	movs	r2, #8
 800698e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f000 f839 	bl	8006a08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2208      	movs	r2, #8
 800699a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2200      	movs	r2, #0
 80069a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e029      	b.n	80069fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	69db      	ldr	r3, [r3, #28]
 80069b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069b8:	d111      	bne.n	80069de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	f000 f81f 	bl	8006a08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2220      	movs	r2, #32
 80069ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2200      	movs	r2, #0
 80069d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	e00f      	b.n	80069fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	69da      	ldr	r2, [r3, #28]
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	4013      	ands	r3, r2
 80069e8:	68ba      	ldr	r2, [r7, #8]
 80069ea:	429a      	cmp	r2, r3
 80069ec:	bf0c      	ite	eq
 80069ee:	2301      	moveq	r3, #1
 80069f0:	2300      	movne	r3, #0
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	461a      	mov	r2, r3
 80069f6:	79fb      	ldrb	r3, [r7, #7]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d0a0      	beq.n	800693e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
	...

08006a08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b095      	sub	sp, #84	@ 0x54
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a18:	e853 3f00 	ldrex	r3, [r3]
 8006a1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a30:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a36:	e841 2300 	strex	r3, r2, [r1]
 8006a3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1e6      	bne.n	8006a10 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3308      	adds	r3, #8
 8006a48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4a:	6a3b      	ldr	r3, [r7, #32]
 8006a4c:	e853 3f00 	ldrex	r3, [r3]
 8006a50:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a52:	69fa      	ldr	r2, [r7, #28]
 8006a54:	4b1e      	ldr	r3, [pc, #120]	@ (8006ad0 <UART_EndRxTransfer+0xc8>)
 8006a56:	4013      	ands	r3, r2
 8006a58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	3308      	adds	r3, #8
 8006a60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a64:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a6a:	e841 2300 	strex	r3, r2, [r1]
 8006a6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1e5      	bne.n	8006a42 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d118      	bne.n	8006ab0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	e853 3f00 	ldrex	r3, [r3]
 8006a8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	f023 0310 	bic.w	r3, r3, #16
 8006a92:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	461a      	mov	r2, r3
 8006a9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a9c:	61bb      	str	r3, [r7, #24]
 8006a9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa0:	6979      	ldr	r1, [r7, #20]
 8006aa2:	69ba      	ldr	r2, [r7, #24]
 8006aa4:	e841 2300 	strex	r3, r2, [r1]
 8006aa8:	613b      	str	r3, [r7, #16]
   return(result);
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d1e6      	bne.n	8006a7e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2220      	movs	r2, #32
 8006ab4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006ac4:	bf00      	nop
 8006ac6:	3754      	adds	r7, #84	@ 0x54
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr
 8006ad0:	effffffe 	.word	0xeffffffe

08006ad4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ad4:	b084      	sub	sp, #16
 8006ad6:	b580      	push	{r7, lr}
 8006ad8:	b084      	sub	sp, #16
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
 8006ade:	f107 001c 	add.w	r0, r7, #28
 8006ae2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006ae6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d121      	bne.n	8006b32 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006af2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	68da      	ldr	r2, [r3, #12]
 8006afe:	4b2c      	ldr	r3, [pc, #176]	@ (8006bb0 <USB_CoreInit+0xdc>)
 8006b00:	4013      	ands	r3, r2
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006b12:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d105      	bne.n	8006b26 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f001 faf6 	bl	8008118 <USB_CoreReset>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	73fb      	strb	r3, [r7, #15]
 8006b30:	e01b      	b.n	8006b6a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f001 faea 	bl	8008118 <USB_CoreReset>
 8006b44:	4603      	mov	r3, r0
 8006b46:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006b48:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d106      	bne.n	8006b5e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b54:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	639a      	str	r2, [r3, #56]	@ 0x38
 8006b5c:	e005      	b.n	8006b6a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b62:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006b6a:	7fbb      	ldrb	r3, [r7, #30]
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d116      	bne.n	8006b9e <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b74:	b29a      	uxth	r2, r3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb4 <USB_CoreInit+0xe0>)
 8006b80:	4313      	orrs	r3, r2
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	f043 0206 	orr.w	r2, r3, #6
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	f043 0220 	orr.w	r2, r3, #32
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3710      	adds	r7, #16
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006baa:	b004      	add	sp, #16
 8006bac:	4770      	bx	lr
 8006bae:	bf00      	nop
 8006bb0:	ffbdffbf 	.word	0xffbdffbf
 8006bb4:	03ee0000 	.word	0x03ee0000

08006bb8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b087      	sub	sp, #28
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006bc6:	79fb      	ldrb	r3, [r7, #7]
 8006bc8:	2b02      	cmp	r3, #2
 8006bca:	d165      	bne.n	8006c98 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	4a41      	ldr	r2, [pc, #260]	@ (8006cd4 <USB_SetTurnaroundTime+0x11c>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d906      	bls.n	8006be2 <USB_SetTurnaroundTime+0x2a>
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	4a40      	ldr	r2, [pc, #256]	@ (8006cd8 <USB_SetTurnaroundTime+0x120>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d202      	bcs.n	8006be2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006bdc:	230f      	movs	r3, #15
 8006bde:	617b      	str	r3, [r7, #20]
 8006be0:	e062      	b.n	8006ca8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	4a3c      	ldr	r2, [pc, #240]	@ (8006cd8 <USB_SetTurnaroundTime+0x120>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d306      	bcc.n	8006bf8 <USB_SetTurnaroundTime+0x40>
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	4a3b      	ldr	r2, [pc, #236]	@ (8006cdc <USB_SetTurnaroundTime+0x124>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d202      	bcs.n	8006bf8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006bf2:	230e      	movs	r3, #14
 8006bf4:	617b      	str	r3, [r7, #20]
 8006bf6:	e057      	b.n	8006ca8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	4a38      	ldr	r2, [pc, #224]	@ (8006cdc <USB_SetTurnaroundTime+0x124>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d306      	bcc.n	8006c0e <USB_SetTurnaroundTime+0x56>
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	4a37      	ldr	r2, [pc, #220]	@ (8006ce0 <USB_SetTurnaroundTime+0x128>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d202      	bcs.n	8006c0e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006c08:	230d      	movs	r3, #13
 8006c0a:	617b      	str	r3, [r7, #20]
 8006c0c:	e04c      	b.n	8006ca8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	4a33      	ldr	r2, [pc, #204]	@ (8006ce0 <USB_SetTurnaroundTime+0x128>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d306      	bcc.n	8006c24 <USB_SetTurnaroundTime+0x6c>
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	4a32      	ldr	r2, [pc, #200]	@ (8006ce4 <USB_SetTurnaroundTime+0x12c>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d802      	bhi.n	8006c24 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006c1e:	230c      	movs	r3, #12
 8006c20:	617b      	str	r3, [r7, #20]
 8006c22:	e041      	b.n	8006ca8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	4a2f      	ldr	r2, [pc, #188]	@ (8006ce4 <USB_SetTurnaroundTime+0x12c>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d906      	bls.n	8006c3a <USB_SetTurnaroundTime+0x82>
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	4a2e      	ldr	r2, [pc, #184]	@ (8006ce8 <USB_SetTurnaroundTime+0x130>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d802      	bhi.n	8006c3a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006c34:	230b      	movs	r3, #11
 8006c36:	617b      	str	r3, [r7, #20]
 8006c38:	e036      	b.n	8006ca8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	4a2a      	ldr	r2, [pc, #168]	@ (8006ce8 <USB_SetTurnaroundTime+0x130>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d906      	bls.n	8006c50 <USB_SetTurnaroundTime+0x98>
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	4a29      	ldr	r2, [pc, #164]	@ (8006cec <USB_SetTurnaroundTime+0x134>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d802      	bhi.n	8006c50 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006c4a:	230a      	movs	r3, #10
 8006c4c:	617b      	str	r3, [r7, #20]
 8006c4e:	e02b      	b.n	8006ca8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	4a26      	ldr	r2, [pc, #152]	@ (8006cec <USB_SetTurnaroundTime+0x134>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d906      	bls.n	8006c66 <USB_SetTurnaroundTime+0xae>
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	4a25      	ldr	r2, [pc, #148]	@ (8006cf0 <USB_SetTurnaroundTime+0x138>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d202      	bcs.n	8006c66 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006c60:	2309      	movs	r3, #9
 8006c62:	617b      	str	r3, [r7, #20]
 8006c64:	e020      	b.n	8006ca8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	4a21      	ldr	r2, [pc, #132]	@ (8006cf0 <USB_SetTurnaroundTime+0x138>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d306      	bcc.n	8006c7c <USB_SetTurnaroundTime+0xc4>
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	4a20      	ldr	r2, [pc, #128]	@ (8006cf4 <USB_SetTurnaroundTime+0x13c>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d802      	bhi.n	8006c7c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006c76:	2308      	movs	r3, #8
 8006c78:	617b      	str	r3, [r7, #20]
 8006c7a:	e015      	b.n	8006ca8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	4a1d      	ldr	r2, [pc, #116]	@ (8006cf4 <USB_SetTurnaroundTime+0x13c>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d906      	bls.n	8006c92 <USB_SetTurnaroundTime+0xda>
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	4a1c      	ldr	r2, [pc, #112]	@ (8006cf8 <USB_SetTurnaroundTime+0x140>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d202      	bcs.n	8006c92 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006c8c:	2307      	movs	r3, #7
 8006c8e:	617b      	str	r3, [r7, #20]
 8006c90:	e00a      	b.n	8006ca8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006c92:	2306      	movs	r3, #6
 8006c94:	617b      	str	r3, [r7, #20]
 8006c96:	e007      	b.n	8006ca8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006c98:	79fb      	ldrb	r3, [r7, #7]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d102      	bne.n	8006ca4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006c9e:	2309      	movs	r3, #9
 8006ca0:	617b      	str	r3, [r7, #20]
 8006ca2:	e001      	b.n	8006ca8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006ca4:	2309      	movs	r3, #9
 8006ca6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	68da      	ldr	r2, [r3, #12]
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	029b      	lsls	r3, r3, #10
 8006cbc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006cc0:	431a      	orrs	r2, r3
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	371c      	adds	r7, #28
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr
 8006cd4:	00d8acbf 	.word	0x00d8acbf
 8006cd8:	00e4e1c0 	.word	0x00e4e1c0
 8006cdc:	00f42400 	.word	0x00f42400
 8006ce0:	01067380 	.word	0x01067380
 8006ce4:	011a499f 	.word	0x011a499f
 8006ce8:	01312cff 	.word	0x01312cff
 8006cec:	014ca43f 	.word	0x014ca43f
 8006cf0:	016e3600 	.word	0x016e3600
 8006cf4:	01a6ab1f 	.word	0x01a6ab1f
 8006cf8:	01e84800 	.word	0x01e84800

08006cfc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	f043 0201 	orr.w	r2, r3, #1
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	370c      	adds	r7, #12
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr

08006d1e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d1e:	b480      	push	{r7}
 8006d20:	b083      	sub	sp, #12
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	f023 0201 	bic.w	r2, r3, #1
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	460b      	mov	r3, r1
 8006d4a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006d5c:	78fb      	ldrb	r3, [r7, #3]
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d115      	bne.n	8006d8e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006d6e:	200a      	movs	r0, #10
 8006d70:	f7fa f9f8 	bl	8001164 <HAL_Delay>
      ms += 10U;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	330a      	adds	r3, #10
 8006d78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f001 f93b 	bl	8007ff6 <USB_GetMode>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d01e      	beq.n	8006dc4 <USB_SetCurrentMode+0x84>
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2bc7      	cmp	r3, #199	@ 0xc7
 8006d8a:	d9f0      	bls.n	8006d6e <USB_SetCurrentMode+0x2e>
 8006d8c:	e01a      	b.n	8006dc4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006d8e:	78fb      	ldrb	r3, [r7, #3]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d115      	bne.n	8006dc0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006da0:	200a      	movs	r0, #10
 8006da2:	f7fa f9df 	bl	8001164 <HAL_Delay>
      ms += 10U;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	330a      	adds	r3, #10
 8006daa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f001 f922 	bl	8007ff6 <USB_GetMode>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d005      	beq.n	8006dc4 <USB_SetCurrentMode+0x84>
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2bc7      	cmp	r3, #199	@ 0xc7
 8006dbc:	d9f0      	bls.n	8006da0 <USB_SetCurrentMode+0x60>
 8006dbe:	e001      	b.n	8006dc4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	e005      	b.n	8006dd0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2bc8      	cmp	r3, #200	@ 0xc8
 8006dc8:	d101      	bne.n	8006dce <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e000      	b.n	8006dd0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006dce:	2300      	movs	r3, #0
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3710      	adds	r7, #16
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006dd8:	b084      	sub	sp, #16
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b086      	sub	sp, #24
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
 8006de2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006de6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006dea:	2300      	movs	r3, #0
 8006dec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006df2:	2300      	movs	r3, #0
 8006df4:	613b      	str	r3, [r7, #16]
 8006df6:	e009      	b.n	8006e0c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	3340      	adds	r3, #64	@ 0x40
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	4413      	add	r3, r2
 8006e02:	2200      	movs	r2, #0
 8006e04:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	3301      	adds	r3, #1
 8006e0a:	613b      	str	r3, [r7, #16]
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	2b0e      	cmp	r3, #14
 8006e10:	d9f2      	bls.n	8006df8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006e12:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d11c      	bne.n	8006e54 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e28:	f043 0302 	orr.w	r3, r3, #2
 8006e2c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e32:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	601a      	str	r2, [r3, #0]
 8006e52:	e005      	b.n	8006e60 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e58:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006e66:	461a      	mov	r2, r3
 8006e68:	2300      	movs	r3, #0
 8006e6a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e6c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d10d      	bne.n	8006e90 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006e74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d104      	bne.n	8006e86 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006e7c:	2100      	movs	r1, #0
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f000 f968 	bl	8007154 <USB_SetDevSpeed>
 8006e84:	e008      	b.n	8006e98 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006e86:	2101      	movs	r1, #1
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 f963 	bl	8007154 <USB_SetDevSpeed>
 8006e8e:	e003      	b.n	8006e98 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006e90:	2103      	movs	r1, #3
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f95e 	bl	8007154 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006e98:	2110      	movs	r1, #16
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 f8fa 	bl	8007094 <USB_FlushTxFifo>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d001      	beq.n	8006eaa <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 f924 	bl	80070f8 <USB_FlushRxFifo>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d001      	beq.n	8006eba <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ecc:	461a      	mov	r2, r3
 8006ece:	2300      	movs	r3, #0
 8006ed0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ed8:	461a      	mov	r2, r3
 8006eda:	2300      	movs	r3, #0
 8006edc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ede:	2300      	movs	r3, #0
 8006ee0:	613b      	str	r3, [r7, #16]
 8006ee2:	e043      	b.n	8006f6c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	015a      	lsls	r2, r3, #5
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	4413      	add	r3, r2
 8006eec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ef6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006efa:	d118      	bne.n	8006f2e <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d10a      	bne.n	8006f18 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	015a      	lsls	r2, r3, #5
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	4413      	add	r3, r2
 8006f0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f0e:	461a      	mov	r2, r3
 8006f10:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006f14:	6013      	str	r3, [r2, #0]
 8006f16:	e013      	b.n	8006f40 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	015a      	lsls	r2, r3, #5
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	4413      	add	r3, r2
 8006f20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f24:	461a      	mov	r2, r3
 8006f26:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006f2a:	6013      	str	r3, [r2, #0]
 8006f2c:	e008      	b.n	8006f40 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	015a      	lsls	r2, r3, #5
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	4413      	add	r3, r2
 8006f36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	015a      	lsls	r2, r3, #5
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	4413      	add	r3, r2
 8006f48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	2300      	movs	r3, #0
 8006f50:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	015a      	lsls	r2, r3, #5
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	4413      	add	r3, r2
 8006f5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f5e:	461a      	mov	r2, r3
 8006f60:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006f64:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	3301      	adds	r3, #1
 8006f6a:	613b      	str	r3, [r7, #16]
 8006f6c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006f70:	461a      	mov	r2, r3
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d3b5      	bcc.n	8006ee4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f78:	2300      	movs	r3, #0
 8006f7a:	613b      	str	r3, [r7, #16]
 8006f7c:	e043      	b.n	8007006 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	015a      	lsls	r2, r3, #5
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	4413      	add	r3, r2
 8006f86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f94:	d118      	bne.n	8006fc8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d10a      	bne.n	8006fb2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	015a      	lsls	r2, r3, #5
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fa8:	461a      	mov	r2, r3
 8006faa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006fae:	6013      	str	r3, [r2, #0]
 8006fb0:	e013      	b.n	8006fda <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	015a      	lsls	r2, r3, #5
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	4413      	add	r3, r2
 8006fba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006fc4:	6013      	str	r3, [r2, #0]
 8006fc6:	e008      	b.n	8006fda <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	015a      	lsls	r2, r3, #5
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	4413      	add	r3, r2
 8006fd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	015a      	lsls	r2, r3, #5
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	2300      	movs	r3, #0
 8006fea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	015a      	lsls	r2, r3, #5
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	4413      	add	r3, r2
 8006ff4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006ffe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	3301      	adds	r3, #1
 8007004:	613b      	str	r3, [r7, #16]
 8007006:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800700a:	461a      	mov	r2, r3
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	4293      	cmp	r3, r2
 8007010:	d3b5      	bcc.n	8006f7e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	68fa      	ldr	r2, [r7, #12]
 800701c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007020:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007024:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007032:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007034:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007038:	2b00      	cmp	r3, #0
 800703a:	d105      	bne.n	8007048 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	f043 0210 	orr.w	r2, r3, #16
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	699a      	ldr	r2, [r3, #24]
 800704c:	4b0f      	ldr	r3, [pc, #60]	@ (800708c <USB_DevInit+0x2b4>)
 800704e:	4313      	orrs	r3, r2
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007054:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007058:	2b00      	cmp	r3, #0
 800705a:	d005      	beq.n	8007068 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	699b      	ldr	r3, [r3, #24]
 8007060:	f043 0208 	orr.w	r2, r3, #8
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007068:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800706c:	2b01      	cmp	r3, #1
 800706e:	d105      	bne.n	800707c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	699a      	ldr	r2, [r3, #24]
 8007074:	4b06      	ldr	r3, [pc, #24]	@ (8007090 <USB_DevInit+0x2b8>)
 8007076:	4313      	orrs	r3, r2
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800707c:	7dfb      	ldrb	r3, [r7, #23]
}
 800707e:	4618      	mov	r0, r3
 8007080:	3718      	adds	r7, #24
 8007082:	46bd      	mov	sp, r7
 8007084:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007088:	b004      	add	sp, #16
 800708a:	4770      	bx	lr
 800708c:	803c3800 	.word	0x803c3800
 8007090:	40000004 	.word	0x40000004

08007094 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007094:	b480      	push	{r7}
 8007096:	b085      	sub	sp, #20
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800709e:	2300      	movs	r3, #0
 80070a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	3301      	adds	r3, #1
 80070a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070ae:	d901      	bls.n	80070b4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80070b0:	2303      	movs	r3, #3
 80070b2:	e01b      	b.n	80070ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	691b      	ldr	r3, [r3, #16]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	daf2      	bge.n	80070a2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80070bc:	2300      	movs	r3, #0
 80070be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	019b      	lsls	r3, r3, #6
 80070c4:	f043 0220 	orr.w	r2, r3, #32
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	3301      	adds	r3, #1
 80070d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070d8:	d901      	bls.n	80070de <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e006      	b.n	80070ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	f003 0320 	and.w	r3, r3, #32
 80070e6:	2b20      	cmp	r3, #32
 80070e8:	d0f0      	beq.n	80070cc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80070ea:	2300      	movs	r3, #0
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3714      	adds	r7, #20
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr

080070f8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b085      	sub	sp, #20
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007100:	2300      	movs	r3, #0
 8007102:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	3301      	adds	r3, #1
 8007108:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007110:	d901      	bls.n	8007116 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007112:	2303      	movs	r3, #3
 8007114:	e018      	b.n	8007148 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	691b      	ldr	r3, [r3, #16]
 800711a:	2b00      	cmp	r3, #0
 800711c:	daf2      	bge.n	8007104 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800711e:	2300      	movs	r3, #0
 8007120:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2210      	movs	r2, #16
 8007126:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	3301      	adds	r3, #1
 800712c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007134:	d901      	bls.n	800713a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e006      	b.n	8007148 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	f003 0310 	and.w	r3, r3, #16
 8007142:	2b10      	cmp	r3, #16
 8007144:	d0f0      	beq.n	8007128 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3714      	adds	r7, #20
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007154:	b480      	push	{r7}
 8007156:	b085      	sub	sp, #20
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
 800715c:	460b      	mov	r3, r1
 800715e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	78fb      	ldrb	r3, [r7, #3]
 800716e:	68f9      	ldr	r1, [r7, #12]
 8007170:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007174:	4313      	orrs	r3, r2
 8007176:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	3714      	adds	r7, #20
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr

08007186 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007186:	b480      	push	{r7}
 8007188:	b087      	sub	sp, #28
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	f003 0306 	and.w	r3, r3, #6
 800719e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d102      	bne.n	80071ac <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80071a6:	2300      	movs	r3, #0
 80071a8:	75fb      	strb	r3, [r7, #23]
 80071aa:	e00a      	b.n	80071c2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2b02      	cmp	r3, #2
 80071b0:	d002      	beq.n	80071b8 <USB_GetDevSpeed+0x32>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2b06      	cmp	r3, #6
 80071b6:	d102      	bne.n	80071be <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80071b8:	2302      	movs	r3, #2
 80071ba:	75fb      	strb	r3, [r7, #23]
 80071bc:	e001      	b.n	80071c2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80071be:	230f      	movs	r3, #15
 80071c0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80071c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	371c      	adds	r7, #28
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr

080071d0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b085      	sub	sp, #20
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	785b      	ldrb	r3, [r3, #1]
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d139      	bne.n	8007260 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071f2:	69da      	ldr	r2, [r3, #28]
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	781b      	ldrb	r3, [r3, #0]
 80071f8:	f003 030f 	and.w	r3, r3, #15
 80071fc:	2101      	movs	r1, #1
 80071fe:	fa01 f303 	lsl.w	r3, r1, r3
 8007202:	b29b      	uxth	r3, r3
 8007204:	68f9      	ldr	r1, [r7, #12]
 8007206:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800720a:	4313      	orrs	r3, r2
 800720c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	015a      	lsls	r2, r3, #5
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	4413      	add	r3, r2
 8007216:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007220:	2b00      	cmp	r3, #0
 8007222:	d153      	bne.n	80072cc <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	015a      	lsls	r2, r3, #5
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	4413      	add	r3, r2
 800722c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	791b      	ldrb	r3, [r3, #4]
 800723e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007240:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	059b      	lsls	r3, r3, #22
 8007246:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007248:	431a      	orrs	r2, r3
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	0159      	lsls	r1, r3, #5
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	440b      	add	r3, r1
 8007252:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007256:	4619      	mov	r1, r3
 8007258:	4b20      	ldr	r3, [pc, #128]	@ (80072dc <USB_ActivateEndpoint+0x10c>)
 800725a:	4313      	orrs	r3, r2
 800725c:	600b      	str	r3, [r1, #0]
 800725e:	e035      	b.n	80072cc <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007266:	69da      	ldr	r2, [r3, #28]
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	f003 030f 	and.w	r3, r3, #15
 8007270:	2101      	movs	r1, #1
 8007272:	fa01 f303 	lsl.w	r3, r1, r3
 8007276:	041b      	lsls	r3, r3, #16
 8007278:	68f9      	ldr	r1, [r7, #12]
 800727a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800727e:	4313      	orrs	r3, r2
 8007280:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	015a      	lsls	r2, r3, #5
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	4413      	add	r3, r2
 800728a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007294:	2b00      	cmp	r3, #0
 8007296:	d119      	bne.n	80072cc <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	015a      	lsls	r2, r3, #5
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	4413      	add	r3, r2
 80072a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	791b      	ldrb	r3, [r3, #4]
 80072b2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80072b4:	430b      	orrs	r3, r1
 80072b6:	431a      	orrs	r2, r3
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	0159      	lsls	r1, r3, #5
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	440b      	add	r3, r1
 80072c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072c4:	4619      	mov	r1, r3
 80072c6:	4b05      	ldr	r3, [pc, #20]	@ (80072dc <USB_ActivateEndpoint+0x10c>)
 80072c8:	4313      	orrs	r3, r2
 80072ca:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80072cc:	2300      	movs	r3, #0
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3714      	adds	r7, #20
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop
 80072dc:	10008000 	.word	0x10008000

080072e0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	781b      	ldrb	r3, [r3, #0]
 80072f2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	785b      	ldrb	r3, [r3, #1]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d161      	bne.n	80073c0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	015a      	lsls	r2, r3, #5
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	4413      	add	r3, r2
 8007304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800730e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007312:	d11f      	bne.n	8007354 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	015a      	lsls	r2, r3, #5
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	4413      	add	r3, r2
 800731c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	68ba      	ldr	r2, [r7, #8]
 8007324:	0151      	lsls	r1, r2, #5
 8007326:	68fa      	ldr	r2, [r7, #12]
 8007328:	440a      	add	r2, r1
 800732a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800732e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007332:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	015a      	lsls	r2, r3, #5
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	4413      	add	r3, r2
 800733c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68ba      	ldr	r2, [r7, #8]
 8007344:	0151      	lsls	r1, r2, #5
 8007346:	68fa      	ldr	r2, [r7, #12]
 8007348:	440a      	add	r2, r1
 800734a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800734e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007352:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800735a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	781b      	ldrb	r3, [r3, #0]
 8007360:	f003 030f 	and.w	r3, r3, #15
 8007364:	2101      	movs	r1, #1
 8007366:	fa01 f303 	lsl.w	r3, r1, r3
 800736a:	b29b      	uxth	r3, r3
 800736c:	43db      	mvns	r3, r3
 800736e:	68f9      	ldr	r1, [r7, #12]
 8007370:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007374:	4013      	ands	r3, r2
 8007376:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800737e:	69da      	ldr	r2, [r3, #28]
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	781b      	ldrb	r3, [r3, #0]
 8007384:	f003 030f 	and.w	r3, r3, #15
 8007388:	2101      	movs	r1, #1
 800738a:	fa01 f303 	lsl.w	r3, r1, r3
 800738e:	b29b      	uxth	r3, r3
 8007390:	43db      	mvns	r3, r3
 8007392:	68f9      	ldr	r1, [r7, #12]
 8007394:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007398:	4013      	ands	r3, r2
 800739a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	015a      	lsls	r2, r3, #5
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	4413      	add	r3, r2
 80073a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	0159      	lsls	r1, r3, #5
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	440b      	add	r3, r1
 80073b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073b6:	4619      	mov	r1, r3
 80073b8:	4b35      	ldr	r3, [pc, #212]	@ (8007490 <USB_DeactivateEndpoint+0x1b0>)
 80073ba:	4013      	ands	r3, r2
 80073bc:	600b      	str	r3, [r1, #0]
 80073be:	e060      	b.n	8007482 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	015a      	lsls	r2, r3, #5
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	4413      	add	r3, r2
 80073c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073d6:	d11f      	bne.n	8007418 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	015a      	lsls	r2, r3, #5
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	4413      	add	r3, r2
 80073e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	68ba      	ldr	r2, [r7, #8]
 80073e8:	0151      	lsls	r1, r2, #5
 80073ea:	68fa      	ldr	r2, [r7, #12]
 80073ec:	440a      	add	r2, r1
 80073ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073f2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80073f6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	015a      	lsls	r2, r3, #5
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	4413      	add	r3, r2
 8007400:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	68ba      	ldr	r2, [r7, #8]
 8007408:	0151      	lsls	r1, r2, #5
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	440a      	add	r2, r1
 800740e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007412:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007416:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800741e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	f003 030f 	and.w	r3, r3, #15
 8007428:	2101      	movs	r1, #1
 800742a:	fa01 f303 	lsl.w	r3, r1, r3
 800742e:	041b      	lsls	r3, r3, #16
 8007430:	43db      	mvns	r3, r3
 8007432:	68f9      	ldr	r1, [r7, #12]
 8007434:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007438:	4013      	ands	r3, r2
 800743a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007442:	69da      	ldr	r2, [r3, #28]
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	f003 030f 	and.w	r3, r3, #15
 800744c:	2101      	movs	r1, #1
 800744e:	fa01 f303 	lsl.w	r3, r1, r3
 8007452:	041b      	lsls	r3, r3, #16
 8007454:	43db      	mvns	r3, r3
 8007456:	68f9      	ldr	r1, [r7, #12]
 8007458:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800745c:	4013      	ands	r3, r2
 800745e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	015a      	lsls	r2, r3, #5
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	4413      	add	r3, r2
 8007468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800746c:	681a      	ldr	r2, [r3, #0]
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	0159      	lsls	r1, r3, #5
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	440b      	add	r3, r1
 8007476:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800747a:	4619      	mov	r1, r3
 800747c:	4b05      	ldr	r3, [pc, #20]	@ (8007494 <USB_DeactivateEndpoint+0x1b4>)
 800747e:	4013      	ands	r3, r2
 8007480:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007482:	2300      	movs	r3, #0
}
 8007484:	4618      	mov	r0, r3
 8007486:	3714      	adds	r7, #20
 8007488:	46bd      	mov	sp, r7
 800748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748e:	4770      	bx	lr
 8007490:	ec337800 	.word	0xec337800
 8007494:	eff37800 	.word	0xeff37800

08007498 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b08a      	sub	sp, #40	@ 0x28
 800749c:	af02      	add	r7, sp, #8
 800749e:	60f8      	str	r0, [r7, #12]
 80074a0:	60b9      	str	r1, [r7, #8]
 80074a2:	4613      	mov	r3, r2
 80074a4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	781b      	ldrb	r3, [r3, #0]
 80074ae:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	785b      	ldrb	r3, [r3, #1]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	f040 8181 	bne.w	80077bc <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	691b      	ldr	r3, [r3, #16]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d132      	bne.n	8007528 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	015a      	lsls	r2, r3, #5
 80074c6:	69fb      	ldr	r3, [r7, #28]
 80074c8:	4413      	add	r3, r2
 80074ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074ce:	691a      	ldr	r2, [r3, #16]
 80074d0:	69bb      	ldr	r3, [r7, #24]
 80074d2:	0159      	lsls	r1, r3, #5
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	440b      	add	r3, r1
 80074d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074dc:	4619      	mov	r1, r3
 80074de:	4ba5      	ldr	r3, [pc, #660]	@ (8007774 <USB_EPStartXfer+0x2dc>)
 80074e0:	4013      	ands	r3, r2
 80074e2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	015a      	lsls	r2, r3, #5
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	4413      	add	r3, r2
 80074ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074f0:	691b      	ldr	r3, [r3, #16]
 80074f2:	69ba      	ldr	r2, [r7, #24]
 80074f4:	0151      	lsls	r1, r2, #5
 80074f6:	69fa      	ldr	r2, [r7, #28]
 80074f8:	440a      	add	r2, r1
 80074fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007502:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007504:	69bb      	ldr	r3, [r7, #24]
 8007506:	015a      	lsls	r2, r3, #5
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	4413      	add	r3, r2
 800750c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007510:	691a      	ldr	r2, [r3, #16]
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	0159      	lsls	r1, r3, #5
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	440b      	add	r3, r1
 800751a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800751e:	4619      	mov	r1, r3
 8007520:	4b95      	ldr	r3, [pc, #596]	@ (8007778 <USB_EPStartXfer+0x2e0>)
 8007522:	4013      	ands	r3, r2
 8007524:	610b      	str	r3, [r1, #16]
 8007526:	e092      	b.n	800764e <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	015a      	lsls	r2, r3, #5
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	4413      	add	r3, r2
 8007530:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007534:	691a      	ldr	r2, [r3, #16]
 8007536:	69bb      	ldr	r3, [r7, #24]
 8007538:	0159      	lsls	r1, r3, #5
 800753a:	69fb      	ldr	r3, [r7, #28]
 800753c:	440b      	add	r3, r1
 800753e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007542:	4619      	mov	r1, r3
 8007544:	4b8c      	ldr	r3, [pc, #560]	@ (8007778 <USB_EPStartXfer+0x2e0>)
 8007546:	4013      	ands	r3, r2
 8007548:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800754a:	69bb      	ldr	r3, [r7, #24]
 800754c:	015a      	lsls	r2, r3, #5
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	4413      	add	r3, r2
 8007552:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007556:	691a      	ldr	r2, [r3, #16]
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	0159      	lsls	r1, r3, #5
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	440b      	add	r3, r1
 8007560:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007564:	4619      	mov	r1, r3
 8007566:	4b83      	ldr	r3, [pc, #524]	@ (8007774 <USB_EPStartXfer+0x2dc>)
 8007568:	4013      	ands	r3, r2
 800756a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800756c:	69bb      	ldr	r3, [r7, #24]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d11a      	bne.n	80075a8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	691a      	ldr	r2, [r3, #16]
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	429a      	cmp	r2, r3
 800757c:	d903      	bls.n	8007586 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	689a      	ldr	r2, [r3, #8]
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	015a      	lsls	r2, r3, #5
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	4413      	add	r3, r2
 800758e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007592:	691b      	ldr	r3, [r3, #16]
 8007594:	69ba      	ldr	r2, [r7, #24]
 8007596:	0151      	lsls	r1, r2, #5
 8007598:	69fa      	ldr	r2, [r7, #28]
 800759a:	440a      	add	r2, r1
 800759c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80075a4:	6113      	str	r3, [r2, #16]
 80075a6:	e01b      	b.n	80075e0 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	015a      	lsls	r2, r3, #5
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	4413      	add	r3, r2
 80075b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075b4:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	6919      	ldr	r1, [r3, #16]
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	440b      	add	r3, r1
 80075c0:	1e59      	subs	r1, r3, #1
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80075ca:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80075cc:	4b6b      	ldr	r3, [pc, #428]	@ (800777c <USB_EPStartXfer+0x2e4>)
 80075ce:	400b      	ands	r3, r1
 80075d0:	69b9      	ldr	r1, [r7, #24]
 80075d2:	0148      	lsls	r0, r1, #5
 80075d4:	69f9      	ldr	r1, [r7, #28]
 80075d6:	4401      	add	r1, r0
 80075d8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80075dc:	4313      	orrs	r3, r2
 80075de:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	015a      	lsls	r2, r3, #5
 80075e4:	69fb      	ldr	r3, [r7, #28]
 80075e6:	4413      	add	r3, r2
 80075e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075ec:	691a      	ldr	r2, [r3, #16]
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	691b      	ldr	r3, [r3, #16]
 80075f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075f6:	69b9      	ldr	r1, [r7, #24]
 80075f8:	0148      	lsls	r0, r1, #5
 80075fa:	69f9      	ldr	r1, [r7, #28]
 80075fc:	4401      	add	r1, r0
 80075fe:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007602:	4313      	orrs	r3, r2
 8007604:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	791b      	ldrb	r3, [r3, #4]
 800760a:	2b01      	cmp	r3, #1
 800760c:	d11f      	bne.n	800764e <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	015a      	lsls	r2, r3, #5
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	4413      	add	r3, r2
 8007616:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800761a:	691b      	ldr	r3, [r3, #16]
 800761c:	69ba      	ldr	r2, [r7, #24]
 800761e:	0151      	lsls	r1, r2, #5
 8007620:	69fa      	ldr	r2, [r7, #28]
 8007622:	440a      	add	r2, r1
 8007624:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007628:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800762c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	015a      	lsls	r2, r3, #5
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	4413      	add	r3, r2
 8007636:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800763a:	691b      	ldr	r3, [r3, #16]
 800763c:	69ba      	ldr	r2, [r7, #24]
 800763e:	0151      	lsls	r1, r2, #5
 8007640:	69fa      	ldr	r2, [r7, #28]
 8007642:	440a      	add	r2, r1
 8007644:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007648:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800764c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800764e:	79fb      	ldrb	r3, [r7, #7]
 8007650:	2b01      	cmp	r3, #1
 8007652:	d14b      	bne.n	80076ec <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	69db      	ldr	r3, [r3, #28]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d009      	beq.n	8007670 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800765c:	69bb      	ldr	r3, [r7, #24]
 800765e:	015a      	lsls	r2, r3, #5
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	4413      	add	r3, r2
 8007664:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007668:	461a      	mov	r2, r3
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	69db      	ldr	r3, [r3, #28]
 800766e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	791b      	ldrb	r3, [r3, #4]
 8007674:	2b01      	cmp	r3, #1
 8007676:	d128      	bne.n	80076ca <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007684:	2b00      	cmp	r3, #0
 8007686:	d110      	bne.n	80076aa <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	015a      	lsls	r2, r3, #5
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	4413      	add	r3, r2
 8007690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	69ba      	ldr	r2, [r7, #24]
 8007698:	0151      	lsls	r1, r2, #5
 800769a:	69fa      	ldr	r2, [r7, #28]
 800769c:	440a      	add	r2, r1
 800769e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076a2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80076a6:	6013      	str	r3, [r2, #0]
 80076a8:	e00f      	b.n	80076ca <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80076aa:	69bb      	ldr	r3, [r7, #24]
 80076ac:	015a      	lsls	r2, r3, #5
 80076ae:	69fb      	ldr	r3, [r7, #28]
 80076b0:	4413      	add	r3, r2
 80076b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	69ba      	ldr	r2, [r7, #24]
 80076ba:	0151      	lsls	r1, r2, #5
 80076bc:	69fa      	ldr	r2, [r7, #28]
 80076be:	440a      	add	r2, r1
 80076c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076c8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80076ca:	69bb      	ldr	r3, [r7, #24]
 80076cc:	015a      	lsls	r2, r3, #5
 80076ce:	69fb      	ldr	r3, [r7, #28]
 80076d0:	4413      	add	r3, r2
 80076d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	69ba      	ldr	r2, [r7, #24]
 80076da:	0151      	lsls	r1, r2, #5
 80076dc:	69fa      	ldr	r2, [r7, #28]
 80076de:	440a      	add	r2, r1
 80076e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076e4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80076e8:	6013      	str	r3, [r2, #0]
 80076ea:	e16a      	b.n	80079c2 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80076ec:	69bb      	ldr	r3, [r7, #24]
 80076ee:	015a      	lsls	r2, r3, #5
 80076f0:	69fb      	ldr	r3, [r7, #28]
 80076f2:	4413      	add	r3, r2
 80076f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	69ba      	ldr	r2, [r7, #24]
 80076fc:	0151      	lsls	r1, r2, #5
 80076fe:	69fa      	ldr	r2, [r7, #28]
 8007700:	440a      	add	r2, r1
 8007702:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007706:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800770a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	791b      	ldrb	r3, [r3, #4]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d015      	beq.n	8007740 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	691b      	ldr	r3, [r3, #16]
 8007718:	2b00      	cmp	r3, #0
 800771a:	f000 8152 	beq.w	80079c2 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007724:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	f003 030f 	and.w	r3, r3, #15
 800772e:	2101      	movs	r1, #1
 8007730:	fa01 f303 	lsl.w	r3, r1, r3
 8007734:	69f9      	ldr	r1, [r7, #28]
 8007736:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800773a:	4313      	orrs	r3, r2
 800773c:	634b      	str	r3, [r1, #52]	@ 0x34
 800773e:	e140      	b.n	80079c2 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800774c:	2b00      	cmp	r3, #0
 800774e:	d117      	bne.n	8007780 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007750:	69bb      	ldr	r3, [r7, #24]
 8007752:	015a      	lsls	r2, r3, #5
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	4413      	add	r3, r2
 8007758:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	69ba      	ldr	r2, [r7, #24]
 8007760:	0151      	lsls	r1, r2, #5
 8007762:	69fa      	ldr	r2, [r7, #28]
 8007764:	440a      	add	r2, r1
 8007766:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800776a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800776e:	6013      	str	r3, [r2, #0]
 8007770:	e016      	b.n	80077a0 <USB_EPStartXfer+0x308>
 8007772:	bf00      	nop
 8007774:	e007ffff 	.word	0xe007ffff
 8007778:	fff80000 	.word	0xfff80000
 800777c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007780:	69bb      	ldr	r3, [r7, #24]
 8007782:	015a      	lsls	r2, r3, #5
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	4413      	add	r3, r2
 8007788:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	69ba      	ldr	r2, [r7, #24]
 8007790:	0151      	lsls	r1, r2, #5
 8007792:	69fa      	ldr	r2, [r7, #28]
 8007794:	440a      	add	r2, r1
 8007796:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800779a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800779e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	68d9      	ldr	r1, [r3, #12]
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	781a      	ldrb	r2, [r3, #0]
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	691b      	ldr	r3, [r3, #16]
 80077ac:	b298      	uxth	r0, r3
 80077ae:	79fb      	ldrb	r3, [r7, #7]
 80077b0:	9300      	str	r3, [sp, #0]
 80077b2:	4603      	mov	r3, r0
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f000 f9b9 	bl	8007b2c <USB_WritePacket>
 80077ba:	e102      	b.n	80079c2 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80077bc:	69bb      	ldr	r3, [r7, #24]
 80077be:	015a      	lsls	r2, r3, #5
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	4413      	add	r3, r2
 80077c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077c8:	691a      	ldr	r2, [r3, #16]
 80077ca:	69bb      	ldr	r3, [r7, #24]
 80077cc:	0159      	lsls	r1, r3, #5
 80077ce:	69fb      	ldr	r3, [r7, #28]
 80077d0:	440b      	add	r3, r1
 80077d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077d6:	4619      	mov	r1, r3
 80077d8:	4b7c      	ldr	r3, [pc, #496]	@ (80079cc <USB_EPStartXfer+0x534>)
 80077da:	4013      	ands	r3, r2
 80077dc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	015a      	lsls	r2, r3, #5
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	4413      	add	r3, r2
 80077e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077ea:	691a      	ldr	r2, [r3, #16]
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	0159      	lsls	r1, r3, #5
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	440b      	add	r3, r1
 80077f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077f8:	4619      	mov	r1, r3
 80077fa:	4b75      	ldr	r3, [pc, #468]	@ (80079d0 <USB_EPStartXfer+0x538>)
 80077fc:	4013      	ands	r3, r2
 80077fe:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8007800:	69bb      	ldr	r3, [r7, #24]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d12f      	bne.n	8007866 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d003      	beq.n	8007816 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	689a      	ldr	r2, [r3, #8]
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	689a      	ldr	r2, [r3, #8]
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800781e:	69bb      	ldr	r3, [r7, #24]
 8007820:	015a      	lsls	r2, r3, #5
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	4413      	add	r3, r2
 8007826:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800782a:	691a      	ldr	r2, [r3, #16]
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	6a1b      	ldr	r3, [r3, #32]
 8007830:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007834:	69b9      	ldr	r1, [r7, #24]
 8007836:	0148      	lsls	r0, r1, #5
 8007838:	69f9      	ldr	r1, [r7, #28]
 800783a:	4401      	add	r1, r0
 800783c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007840:	4313      	orrs	r3, r2
 8007842:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007844:	69bb      	ldr	r3, [r7, #24]
 8007846:	015a      	lsls	r2, r3, #5
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	4413      	add	r3, r2
 800784c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007850:	691b      	ldr	r3, [r3, #16]
 8007852:	69ba      	ldr	r2, [r7, #24]
 8007854:	0151      	lsls	r1, r2, #5
 8007856:	69fa      	ldr	r2, [r7, #28]
 8007858:	440a      	add	r2, r1
 800785a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800785e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007862:	6113      	str	r3, [r2, #16]
 8007864:	e05f      	b.n	8007926 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	691b      	ldr	r3, [r3, #16]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d123      	bne.n	80078b6 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	015a      	lsls	r2, r3, #5
 8007872:	69fb      	ldr	r3, [r7, #28]
 8007874:	4413      	add	r3, r2
 8007876:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800787a:	691a      	ldr	r2, [r3, #16]
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007884:	69b9      	ldr	r1, [r7, #24]
 8007886:	0148      	lsls	r0, r1, #5
 8007888:	69f9      	ldr	r1, [r7, #28]
 800788a:	4401      	add	r1, r0
 800788c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007890:	4313      	orrs	r3, r2
 8007892:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007894:	69bb      	ldr	r3, [r7, #24]
 8007896:	015a      	lsls	r2, r3, #5
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	4413      	add	r3, r2
 800789c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	69ba      	ldr	r2, [r7, #24]
 80078a4:	0151      	lsls	r1, r2, #5
 80078a6:	69fa      	ldr	r2, [r7, #28]
 80078a8:	440a      	add	r2, r1
 80078aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80078b2:	6113      	str	r3, [r2, #16]
 80078b4:	e037      	b.n	8007926 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	691a      	ldr	r2, [r3, #16]
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	4413      	add	r3, r2
 80078c0:	1e5a      	subs	r2, r3, #1
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078ca:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	8afa      	ldrh	r2, [r7, #22]
 80078d2:	fb03 f202 	mul.w	r2, r3, r2
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	015a      	lsls	r2, r3, #5
 80078de:	69fb      	ldr	r3, [r7, #28]
 80078e0:	4413      	add	r3, r2
 80078e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078e6:	691a      	ldr	r2, [r3, #16]
 80078e8:	8afb      	ldrh	r3, [r7, #22]
 80078ea:	04d9      	lsls	r1, r3, #19
 80078ec:	4b39      	ldr	r3, [pc, #228]	@ (80079d4 <USB_EPStartXfer+0x53c>)
 80078ee:	400b      	ands	r3, r1
 80078f0:	69b9      	ldr	r1, [r7, #24]
 80078f2:	0148      	lsls	r0, r1, #5
 80078f4:	69f9      	ldr	r1, [r7, #28]
 80078f6:	4401      	add	r1, r0
 80078f8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80078fc:	4313      	orrs	r3, r2
 80078fe:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007900:	69bb      	ldr	r3, [r7, #24]
 8007902:	015a      	lsls	r2, r3, #5
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	4413      	add	r3, r2
 8007908:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800790c:	691a      	ldr	r2, [r3, #16]
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	6a1b      	ldr	r3, [r3, #32]
 8007912:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007916:	69b9      	ldr	r1, [r7, #24]
 8007918:	0148      	lsls	r0, r1, #5
 800791a:	69f9      	ldr	r1, [r7, #28]
 800791c:	4401      	add	r1, r0
 800791e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007922:	4313      	orrs	r3, r2
 8007924:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007926:	79fb      	ldrb	r3, [r7, #7]
 8007928:	2b01      	cmp	r3, #1
 800792a:	d10d      	bne.n	8007948 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d009      	beq.n	8007948 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	68d9      	ldr	r1, [r3, #12]
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	015a      	lsls	r2, r3, #5
 800793c:	69fb      	ldr	r3, [r7, #28]
 800793e:	4413      	add	r3, r2
 8007940:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007944:	460a      	mov	r2, r1
 8007946:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	791b      	ldrb	r3, [r3, #4]
 800794c:	2b01      	cmp	r3, #1
 800794e:	d128      	bne.n	80079a2 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007950:	69fb      	ldr	r3, [r7, #28]
 8007952:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007956:	689b      	ldr	r3, [r3, #8]
 8007958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800795c:	2b00      	cmp	r3, #0
 800795e:	d110      	bne.n	8007982 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	015a      	lsls	r2, r3, #5
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	4413      	add	r3, r2
 8007968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	69ba      	ldr	r2, [r7, #24]
 8007970:	0151      	lsls	r1, r2, #5
 8007972:	69fa      	ldr	r2, [r7, #28]
 8007974:	440a      	add	r2, r1
 8007976:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800797a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800797e:	6013      	str	r3, [r2, #0]
 8007980:	e00f      	b.n	80079a2 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007982:	69bb      	ldr	r3, [r7, #24]
 8007984:	015a      	lsls	r2, r3, #5
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	4413      	add	r3, r2
 800798a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	69ba      	ldr	r2, [r7, #24]
 8007992:	0151      	lsls	r1, r2, #5
 8007994:	69fa      	ldr	r2, [r7, #28]
 8007996:	440a      	add	r2, r1
 8007998:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800799c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079a0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80079a2:	69bb      	ldr	r3, [r7, #24]
 80079a4:	015a      	lsls	r2, r3, #5
 80079a6:	69fb      	ldr	r3, [r7, #28]
 80079a8:	4413      	add	r3, r2
 80079aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	69ba      	ldr	r2, [r7, #24]
 80079b2:	0151      	lsls	r1, r2, #5
 80079b4:	69fa      	ldr	r2, [r7, #28]
 80079b6:	440a      	add	r2, r1
 80079b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079bc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80079c0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3720      	adds	r7, #32
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}
 80079cc:	fff80000 	.word	0xfff80000
 80079d0:	e007ffff 	.word	0xe007ffff
 80079d4:	1ff80000 	.word	0x1ff80000

080079d8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80079d8:	b480      	push	{r7}
 80079da:	b087      	sub	sp, #28
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80079e2:	2300      	movs	r3, #0
 80079e4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80079e6:	2300      	movs	r3, #0
 80079e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	785b      	ldrb	r3, [r3, #1]
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d14a      	bne.n	8007a8c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	781b      	ldrb	r3, [r3, #0]
 80079fa:	015a      	lsls	r2, r3, #5
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	4413      	add	r3, r2
 8007a00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a0a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a0e:	f040 8086 	bne.w	8007b1e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	015a      	lsls	r2, r3, #5
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	4413      	add	r3, r2
 8007a1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	683a      	ldr	r2, [r7, #0]
 8007a24:	7812      	ldrb	r2, [r2, #0]
 8007a26:	0151      	lsls	r1, r2, #5
 8007a28:	693a      	ldr	r2, [r7, #16]
 8007a2a:	440a      	add	r2, r1
 8007a2c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a30:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007a34:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	781b      	ldrb	r3, [r3, #0]
 8007a3a:	015a      	lsls	r2, r3, #5
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	4413      	add	r3, r2
 8007a40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	7812      	ldrb	r2, [r2, #0]
 8007a4a:	0151      	lsls	r1, r2, #5
 8007a4c:	693a      	ldr	r2, [r7, #16]
 8007a4e:	440a      	add	r2, r1
 8007a50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a54:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a58:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	3301      	adds	r3, #1
 8007a5e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d902      	bls.n	8007a70 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	75fb      	strb	r3, [r7, #23]
          break;
 8007a6e:	e056      	b.n	8007b1e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	015a      	lsls	r2, r3, #5
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	4413      	add	r3, r2
 8007a7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a88:	d0e7      	beq.n	8007a5a <USB_EPStopXfer+0x82>
 8007a8a:	e048      	b.n	8007b1e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	015a      	lsls	r2, r3, #5
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	4413      	add	r3, r2
 8007a96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007aa0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007aa4:	d13b      	bne.n	8007b1e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	015a      	lsls	r2, r3, #5
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	4413      	add	r3, r2
 8007ab0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	7812      	ldrb	r2, [r2, #0]
 8007aba:	0151      	lsls	r1, r2, #5
 8007abc:	693a      	ldr	r2, [r7, #16]
 8007abe:	440a      	add	r2, r1
 8007ac0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ac4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007ac8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	015a      	lsls	r2, r3, #5
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	683a      	ldr	r2, [r7, #0]
 8007adc:	7812      	ldrb	r2, [r2, #0]
 8007ade:	0151      	lsls	r1, r2, #5
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	440a      	add	r2, r1
 8007ae4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ae8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007aec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	3301      	adds	r3, #1
 8007af2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d902      	bls.n	8007b04 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	75fb      	strb	r3, [r7, #23]
          break;
 8007b02:	e00c      	b.n	8007b1e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	015a      	lsls	r2, r3, #5
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b1c:	d0e7      	beq.n	8007aee <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007b1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	371c      	adds	r7, #28
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b089      	sub	sp, #36	@ 0x24
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	4611      	mov	r1, r2
 8007b38:	461a      	mov	r2, r3
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	71fb      	strb	r3, [r7, #7]
 8007b3e:	4613      	mov	r3, r2
 8007b40:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007b4a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d123      	bne.n	8007b9a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007b52:	88bb      	ldrh	r3, [r7, #4]
 8007b54:	3303      	adds	r3, #3
 8007b56:	089b      	lsrs	r3, r3, #2
 8007b58:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	61bb      	str	r3, [r7, #24]
 8007b5e:	e018      	b.n	8007b92 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007b60:	79fb      	ldrb	r3, [r7, #7]
 8007b62:	031a      	lsls	r2, r3, #12
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	4413      	add	r3, r2
 8007b68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b6c:	461a      	mov	r2, r3
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007b74:	69fb      	ldr	r3, [r7, #28]
 8007b76:	3301      	adds	r3, #1
 8007b78:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b7a:	69fb      	ldr	r3, [r7, #28]
 8007b7c:	3301      	adds	r3, #1
 8007b7e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	3301      	adds	r3, #1
 8007b84:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b86:	69fb      	ldr	r3, [r7, #28]
 8007b88:	3301      	adds	r3, #1
 8007b8a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	3301      	adds	r3, #1
 8007b90:	61bb      	str	r3, [r7, #24]
 8007b92:	69ba      	ldr	r2, [r7, #24]
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d3e2      	bcc.n	8007b60 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007b9a:	2300      	movs	r3, #0
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3724      	adds	r7, #36	@ 0x24
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b08b      	sub	sp, #44	@ 0x2c
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	60f8      	str	r0, [r7, #12]
 8007bb0:	60b9      	str	r1, [r7, #8]
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007bbe:	88fb      	ldrh	r3, [r7, #6]
 8007bc0:	089b      	lsrs	r3, r3, #2
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007bc6:	88fb      	ldrh	r3, [r7, #6]
 8007bc8:	f003 0303 	and.w	r3, r3, #3
 8007bcc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007bce:	2300      	movs	r3, #0
 8007bd0:	623b      	str	r3, [r7, #32]
 8007bd2:	e014      	b.n	8007bfe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bde:	601a      	str	r2, [r3, #0]
    pDest++;
 8007be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be2:	3301      	adds	r3, #1
 8007be4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be8:	3301      	adds	r3, #1
 8007bea:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bee:	3301      	adds	r3, #1
 8007bf0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007bf8:	6a3b      	ldr	r3, [r7, #32]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	623b      	str	r3, [r7, #32]
 8007bfe:	6a3a      	ldr	r2, [r7, #32]
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d3e6      	bcc.n	8007bd4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007c06:	8bfb      	ldrh	r3, [r7, #30]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d01e      	beq.n	8007c4a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007c10:	69bb      	ldr	r3, [r7, #24]
 8007c12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c16:	461a      	mov	r2, r3
 8007c18:	f107 0310 	add.w	r3, r7, #16
 8007c1c:	6812      	ldr	r2, [r2, #0]
 8007c1e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007c20:	693a      	ldr	r2, [r7, #16]
 8007c22:	6a3b      	ldr	r3, [r7, #32]
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	00db      	lsls	r3, r3, #3
 8007c28:	fa22 f303 	lsr.w	r3, r2, r3
 8007c2c:	b2da      	uxtb	r2, r3
 8007c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c30:	701a      	strb	r2, [r3, #0]
      i++;
 8007c32:	6a3b      	ldr	r3, [r7, #32]
 8007c34:	3301      	adds	r3, #1
 8007c36:	623b      	str	r3, [r7, #32]
      pDest++;
 8007c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007c3e:	8bfb      	ldrh	r3, [r7, #30]
 8007c40:	3b01      	subs	r3, #1
 8007c42:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007c44:	8bfb      	ldrh	r3, [r7, #30]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d1ea      	bne.n	8007c20 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	372c      	adds	r7, #44	@ 0x2c
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b085      	sub	sp, #20
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	785b      	ldrb	r3, [r3, #1]
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	d12c      	bne.n	8007cce <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	015a      	lsls	r2, r3, #5
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	4413      	add	r3, r2
 8007c7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	db12      	blt.n	8007cac <USB_EPSetStall+0x54>
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d00f      	beq.n	8007cac <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	015a      	lsls	r2, r3, #5
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	4413      	add	r3, r2
 8007c94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68ba      	ldr	r2, [r7, #8]
 8007c9c:	0151      	lsls	r1, r2, #5
 8007c9e:	68fa      	ldr	r2, [r7, #12]
 8007ca0:	440a      	add	r2, r1
 8007ca2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ca6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007caa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	015a      	lsls	r2, r3, #5
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	4413      	add	r3, r2
 8007cb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68ba      	ldr	r2, [r7, #8]
 8007cbc:	0151      	lsls	r1, r2, #5
 8007cbe:	68fa      	ldr	r2, [r7, #12]
 8007cc0:	440a      	add	r2, r1
 8007cc2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cc6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007cca:	6013      	str	r3, [r2, #0]
 8007ccc:	e02b      	b.n	8007d26 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	015a      	lsls	r2, r3, #5
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	4413      	add	r3, r2
 8007cd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	db12      	blt.n	8007d06 <USB_EPSetStall+0xae>
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00f      	beq.n	8007d06 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	015a      	lsls	r2, r3, #5
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	4413      	add	r3, r2
 8007cee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68ba      	ldr	r2, [r7, #8]
 8007cf6:	0151      	lsls	r1, r2, #5
 8007cf8:	68fa      	ldr	r2, [r7, #12]
 8007cfa:	440a      	add	r2, r1
 8007cfc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d00:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d04:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	015a      	lsls	r2, r3, #5
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	68ba      	ldr	r2, [r7, #8]
 8007d16:	0151      	lsls	r1, r2, #5
 8007d18:	68fa      	ldr	r2, [r7, #12]
 8007d1a:	440a      	add	r2, r1
 8007d1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d20:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d24:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3714      	adds	r7, #20
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	785b      	ldrb	r3, [r3, #1]
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d128      	bne.n	8007da2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	015a      	lsls	r2, r3, #5
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	4413      	add	r3, r2
 8007d58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	68ba      	ldr	r2, [r7, #8]
 8007d60:	0151      	lsls	r1, r2, #5
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	440a      	add	r2, r1
 8007d66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d6a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007d6e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	791b      	ldrb	r3, [r3, #4]
 8007d74:	2b03      	cmp	r3, #3
 8007d76:	d003      	beq.n	8007d80 <USB_EPClearStall+0x4c>
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	791b      	ldrb	r3, [r3, #4]
 8007d7c:	2b02      	cmp	r3, #2
 8007d7e:	d138      	bne.n	8007df2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	015a      	lsls	r2, r3, #5
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	4413      	add	r3, r2
 8007d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	0151      	lsls	r1, r2, #5
 8007d92:	68fa      	ldr	r2, [r7, #12]
 8007d94:	440a      	add	r2, r1
 8007d96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d9e:	6013      	str	r3, [r2, #0]
 8007da0:	e027      	b.n	8007df2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	015a      	lsls	r2, r3, #5
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	4413      	add	r3, r2
 8007daa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68ba      	ldr	r2, [r7, #8]
 8007db2:	0151      	lsls	r1, r2, #5
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	440a      	add	r2, r1
 8007db8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dbc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007dc0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	791b      	ldrb	r3, [r3, #4]
 8007dc6:	2b03      	cmp	r3, #3
 8007dc8:	d003      	beq.n	8007dd2 <USB_EPClearStall+0x9e>
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	791b      	ldrb	r3, [r3, #4]
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	d10f      	bne.n	8007df2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	015a      	lsls	r2, r3, #5
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	4413      	add	r3, r2
 8007dda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68ba      	ldr	r2, [r7, #8]
 8007de2:	0151      	lsls	r1, r2, #5
 8007de4:	68fa      	ldr	r2, [r7, #12]
 8007de6:	440a      	add	r2, r1
 8007de8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007df0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007df2:	2300      	movs	r3, #0
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3714      	adds	r7, #20
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b085      	sub	sp, #20
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	460b      	mov	r3, r1
 8007e0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	68fa      	ldr	r2, [r7, #12]
 8007e1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e1e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007e22:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	78fb      	ldrb	r3, [r7, #3]
 8007e2e:	011b      	lsls	r3, r3, #4
 8007e30:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007e34:	68f9      	ldr	r1, [r7, #12]
 8007e36:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007e3e:	2300      	movs	r3, #0
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3714      	adds	r7, #20
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b085      	sub	sp, #20
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	68fa      	ldr	r2, [r7, #12]
 8007e62:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007e66:	f023 0303 	bic.w	r3, r3, #3
 8007e6a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e7a:	f023 0302 	bic.w	r3, r3, #2
 8007e7e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007e80:	2300      	movs	r3, #0
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3714      	adds	r7, #20
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr

08007e8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e8e:	b480      	push	{r7}
 8007e90:	b085      	sub	sp, #20
 8007e92:	af00      	add	r7, sp, #0
 8007e94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	68fa      	ldr	r2, [r7, #12]
 8007ea4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ea8:	f023 0303 	bic.w	r3, r3, #3
 8007eac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	68fa      	ldr	r2, [r7, #12]
 8007eb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ebc:	f043 0302 	orr.w	r3, r3, #2
 8007ec0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ec2:	2300      	movs	r3, #0
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	3714      	adds	r7, #20
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr

08007ed0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b085      	sub	sp, #20
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	695b      	ldr	r3, [r3, #20]
 8007edc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	699b      	ldr	r3, [r3, #24]
 8007ee2:	68fa      	ldr	r2, [r7, #12]
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3714      	adds	r7, #20
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef4:	4770      	bx	lr

08007ef6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007ef6:	b480      	push	{r7}
 8007ef8:	b085      	sub	sp, #20
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f08:	699b      	ldr	r3, [r3, #24]
 8007f0a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f12:	69db      	ldr	r3, [r3, #28]
 8007f14:	68ba      	ldr	r2, [r7, #8]
 8007f16:	4013      	ands	r3, r2
 8007f18:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	0c1b      	lsrs	r3, r3, #16
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3714      	adds	r7, #20
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr

08007f2a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f2a:	b480      	push	{r7}
 8007f2c:	b085      	sub	sp, #20
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f3c:	699b      	ldr	r3, [r3, #24]
 8007f3e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f46:	69db      	ldr	r3, [r3, #28]
 8007f48:	68ba      	ldr	r2, [r7, #8]
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	b29b      	uxth	r3, r3
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3714      	adds	r7, #20
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr

08007f5e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007f5e:	b480      	push	{r7}
 8007f60:	b085      	sub	sp, #20
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	6078      	str	r0, [r7, #4]
 8007f66:	460b      	mov	r3, r1
 8007f68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007f6e:	78fb      	ldrb	r3, [r7, #3]
 8007f70:	015a      	lsls	r2, r3, #5
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	4413      	add	r3, r2
 8007f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f84:	695b      	ldr	r3, [r3, #20]
 8007f86:	68ba      	ldr	r2, [r7, #8]
 8007f88:	4013      	ands	r3, r2
 8007f8a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007f8c:	68bb      	ldr	r3, [r7, #8]
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3714      	adds	r7, #20
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr

08007f9a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007f9a:	b480      	push	{r7}
 8007f9c:	b087      	sub	sp, #28
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
 8007fa2:	460b      	mov	r3, r1
 8007fa4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fb0:	691b      	ldr	r3, [r3, #16]
 8007fb2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fbc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007fbe:	78fb      	ldrb	r3, [r7, #3]
 8007fc0:	f003 030f 	and.w	r3, r3, #15
 8007fc4:	68fa      	ldr	r2, [r7, #12]
 8007fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8007fca:	01db      	lsls	r3, r3, #7
 8007fcc:	b2db      	uxtb	r3, r3
 8007fce:	693a      	ldr	r2, [r7, #16]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007fd4:	78fb      	ldrb	r3, [r7, #3]
 8007fd6:	015a      	lsls	r2, r3, #5
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	4413      	add	r3, r2
 8007fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fe0:	689b      	ldr	r3, [r3, #8]
 8007fe2:	693a      	ldr	r2, [r7, #16]
 8007fe4:	4013      	ands	r3, r2
 8007fe6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007fe8:	68bb      	ldr	r3, [r7, #8]
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	371c      	adds	r7, #28
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr

08007ff6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007ff6:	b480      	push	{r7}
 8007ff8:	b083      	sub	sp, #12
 8007ffa:	af00      	add	r7, sp, #0
 8007ffc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	695b      	ldr	r3, [r3, #20]
 8008002:	f003 0301 	and.w	r3, r3, #1
}
 8008006:	4618      	mov	r0, r3
 8008008:	370c      	adds	r7, #12
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
	...

08008014 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008014:	b480      	push	{r7}
 8008016:	b085      	sub	sp, #20
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800802e:	4619      	mov	r1, r3
 8008030:	4b09      	ldr	r3, [pc, #36]	@ (8008058 <USB_ActivateSetup+0x44>)
 8008032:	4013      	ands	r3, r2
 8008034:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	68fa      	ldr	r2, [r7, #12]
 8008040:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008044:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008048:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800804a:	2300      	movs	r3, #0
}
 800804c:	4618      	mov	r0, r3
 800804e:	3714      	adds	r7, #20
 8008050:	46bd      	mov	sp, r7
 8008052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008056:	4770      	bx	lr
 8008058:	fffff800 	.word	0xfffff800

0800805c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800805c:	b480      	push	{r7}
 800805e:	b087      	sub	sp, #28
 8008060:	af00      	add	r7, sp, #0
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	460b      	mov	r3, r1
 8008066:	607a      	str	r2, [r7, #4]
 8008068:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	333c      	adds	r3, #60	@ 0x3c
 8008072:	3304      	adds	r3, #4
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	4a26      	ldr	r2, [pc, #152]	@ (8008114 <USB_EP0_OutStart+0xb8>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d90a      	bls.n	8008096 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800808c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008090:	d101      	bne.n	8008096 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008092:	2300      	movs	r3, #0
 8008094:	e037      	b.n	8008106 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800809c:	461a      	mov	r2, r3
 800809e:	2300      	movs	r3, #0
 80080a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	697a      	ldr	r2, [r7, #20]
 80080ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80080b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080bc:	691b      	ldr	r3, [r3, #16]
 80080be:	697a      	ldr	r2, [r7, #20]
 80080c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080c4:	f043 0318 	orr.w	r3, r3, #24
 80080c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080d0:	691b      	ldr	r3, [r3, #16]
 80080d2:	697a      	ldr	r2, [r7, #20]
 80080d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080d8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80080dc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80080de:	7afb      	ldrb	r3, [r7, #11]
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d10f      	bne.n	8008104 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080ea:	461a      	mov	r2, r3
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	697a      	ldr	r2, [r7, #20]
 80080fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080fe:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008102:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008104:	2300      	movs	r3, #0
}
 8008106:	4618      	mov	r0, r3
 8008108:	371c      	adds	r7, #28
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr
 8008112:	bf00      	nop
 8008114:	4f54300a 	.word	0x4f54300a

08008118 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008118:	b480      	push	{r7}
 800811a:	b085      	sub	sp, #20
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008120:	2300      	movs	r3, #0
 8008122:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	3301      	adds	r3, #1
 8008128:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008130:	d901      	bls.n	8008136 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008132:	2303      	movs	r3, #3
 8008134:	e01b      	b.n	800816e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	691b      	ldr	r3, [r3, #16]
 800813a:	2b00      	cmp	r3, #0
 800813c:	daf2      	bge.n	8008124 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800813e:	2300      	movs	r3, #0
 8008140:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	691b      	ldr	r3, [r3, #16]
 8008146:	f043 0201 	orr.w	r2, r3, #1
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	3301      	adds	r3, #1
 8008152:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800815a:	d901      	bls.n	8008160 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800815c:	2303      	movs	r3, #3
 800815e:	e006      	b.n	800816e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	f003 0301 	and.w	r3, r3, #1
 8008168:	2b01      	cmp	r3, #1
 800816a:	d0f0      	beq.n	800814e <USB_CoreReset+0x36>

  return HAL_OK;
 800816c:	2300      	movs	r3, #0
}
 800816e:	4618      	mov	r0, r3
 8008170:	3714      	adds	r7, #20
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
	...

0800817c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b084      	sub	sp, #16
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	460b      	mov	r3, r1
 8008186:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008188:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800818c:	f002 fcfe 	bl	800ab8c <USBD_static_malloc>
 8008190:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d109      	bne.n	80081ac <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	32b0      	adds	r2, #176	@ 0xb0
 80081a2:	2100      	movs	r1, #0
 80081a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80081a8:	2302      	movs	r3, #2
 80081aa:	e0d4      	b.n	8008356 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80081ac:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80081b0:	2100      	movs	r1, #0
 80081b2:	68f8      	ldr	r0, [r7, #12]
 80081b4:	f002 fd4e 	bl	800ac54 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	32b0      	adds	r2, #176	@ 0xb0
 80081c2:	68f9      	ldr	r1, [r7, #12]
 80081c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	32b0      	adds	r2, #176	@ 0xb0
 80081d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	7c1b      	ldrb	r3, [r3, #16]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d138      	bne.n	8008256 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80081e4:	4b5e      	ldr	r3, [pc, #376]	@ (8008360 <USBD_CDC_Init+0x1e4>)
 80081e6:	7819      	ldrb	r1, [r3, #0]
 80081e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80081ec:	2202      	movs	r2, #2
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f002 fba9 	bl	800a946 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80081f4:	4b5a      	ldr	r3, [pc, #360]	@ (8008360 <USBD_CDC_Init+0x1e4>)
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	f003 020f 	and.w	r2, r3, #15
 80081fc:	6879      	ldr	r1, [r7, #4]
 80081fe:	4613      	mov	r3, r2
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	4413      	add	r3, r2
 8008204:	009b      	lsls	r3, r3, #2
 8008206:	440b      	add	r3, r1
 8008208:	3324      	adds	r3, #36	@ 0x24
 800820a:	2201      	movs	r2, #1
 800820c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800820e:	4b55      	ldr	r3, [pc, #340]	@ (8008364 <USBD_CDC_Init+0x1e8>)
 8008210:	7819      	ldrb	r1, [r3, #0]
 8008212:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008216:	2202      	movs	r2, #2
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f002 fb94 	bl	800a946 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800821e:	4b51      	ldr	r3, [pc, #324]	@ (8008364 <USBD_CDC_Init+0x1e8>)
 8008220:	781b      	ldrb	r3, [r3, #0]
 8008222:	f003 020f 	and.w	r2, r3, #15
 8008226:	6879      	ldr	r1, [r7, #4]
 8008228:	4613      	mov	r3, r2
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	4413      	add	r3, r2
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	440b      	add	r3, r1
 8008232:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008236:	2201      	movs	r2, #1
 8008238:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800823a:	4b4b      	ldr	r3, [pc, #300]	@ (8008368 <USBD_CDC_Init+0x1ec>)
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	f003 020f 	and.w	r2, r3, #15
 8008242:	6879      	ldr	r1, [r7, #4]
 8008244:	4613      	mov	r3, r2
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	4413      	add	r3, r2
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	440b      	add	r3, r1
 800824e:	3326      	adds	r3, #38	@ 0x26
 8008250:	2210      	movs	r2, #16
 8008252:	801a      	strh	r2, [r3, #0]
 8008254:	e035      	b.n	80082c2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008256:	4b42      	ldr	r3, [pc, #264]	@ (8008360 <USBD_CDC_Init+0x1e4>)
 8008258:	7819      	ldrb	r1, [r3, #0]
 800825a:	2340      	movs	r3, #64	@ 0x40
 800825c:	2202      	movs	r2, #2
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f002 fb71 	bl	800a946 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008264:	4b3e      	ldr	r3, [pc, #248]	@ (8008360 <USBD_CDC_Init+0x1e4>)
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	f003 020f 	and.w	r2, r3, #15
 800826c:	6879      	ldr	r1, [r7, #4]
 800826e:	4613      	mov	r3, r2
 8008270:	009b      	lsls	r3, r3, #2
 8008272:	4413      	add	r3, r2
 8008274:	009b      	lsls	r3, r3, #2
 8008276:	440b      	add	r3, r1
 8008278:	3324      	adds	r3, #36	@ 0x24
 800827a:	2201      	movs	r2, #1
 800827c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800827e:	4b39      	ldr	r3, [pc, #228]	@ (8008364 <USBD_CDC_Init+0x1e8>)
 8008280:	7819      	ldrb	r1, [r3, #0]
 8008282:	2340      	movs	r3, #64	@ 0x40
 8008284:	2202      	movs	r2, #2
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f002 fb5d 	bl	800a946 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800828c:	4b35      	ldr	r3, [pc, #212]	@ (8008364 <USBD_CDC_Init+0x1e8>)
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	f003 020f 	and.w	r2, r3, #15
 8008294:	6879      	ldr	r1, [r7, #4]
 8008296:	4613      	mov	r3, r2
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	4413      	add	r3, r2
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	440b      	add	r3, r1
 80082a0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80082a4:	2201      	movs	r2, #1
 80082a6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80082a8:	4b2f      	ldr	r3, [pc, #188]	@ (8008368 <USBD_CDC_Init+0x1ec>)
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	f003 020f 	and.w	r2, r3, #15
 80082b0:	6879      	ldr	r1, [r7, #4]
 80082b2:	4613      	mov	r3, r2
 80082b4:	009b      	lsls	r3, r3, #2
 80082b6:	4413      	add	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	440b      	add	r3, r1
 80082bc:	3326      	adds	r3, #38	@ 0x26
 80082be:	2210      	movs	r2, #16
 80082c0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80082c2:	4b29      	ldr	r3, [pc, #164]	@ (8008368 <USBD_CDC_Init+0x1ec>)
 80082c4:	7819      	ldrb	r1, [r3, #0]
 80082c6:	2308      	movs	r3, #8
 80082c8:	2203      	movs	r2, #3
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f002 fb3b 	bl	800a946 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80082d0:	4b25      	ldr	r3, [pc, #148]	@ (8008368 <USBD_CDC_Init+0x1ec>)
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	f003 020f 	and.w	r2, r3, #15
 80082d8:	6879      	ldr	r1, [r7, #4]
 80082da:	4613      	mov	r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	4413      	add	r3, r2
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	440b      	add	r3, r1
 80082e4:	3324      	adds	r3, #36	@ 0x24
 80082e6:	2201      	movs	r2, #1
 80082e8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80082f8:	687a      	ldr	r2, [r7, #4]
 80082fa:	33b0      	adds	r3, #176	@ 0xb0
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	4413      	add	r3, r2
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2200      	movs	r2, #0
 800830a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2200      	movs	r2, #0
 8008312:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800831c:	2b00      	cmp	r3, #0
 800831e:	d101      	bne.n	8008324 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008320:	2302      	movs	r3, #2
 8008322:	e018      	b.n	8008356 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	7c1b      	ldrb	r3, [r3, #16]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d10a      	bne.n	8008342 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800832c:	4b0d      	ldr	r3, [pc, #52]	@ (8008364 <USBD_CDC_Init+0x1e8>)
 800832e:	7819      	ldrb	r1, [r3, #0]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008336:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f002 fbf2 	bl	800ab24 <USBD_LL_PrepareReceive>
 8008340:	e008      	b.n	8008354 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008342:	4b08      	ldr	r3, [pc, #32]	@ (8008364 <USBD_CDC_Init+0x1e8>)
 8008344:	7819      	ldrb	r1, [r3, #0]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800834c:	2340      	movs	r3, #64	@ 0x40
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f002 fbe8 	bl	800ab24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008354:	2300      	movs	r3, #0
}
 8008356:	4618      	mov	r0, r3
 8008358:	3710      	adds	r7, #16
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}
 800835e:	bf00      	nop
 8008360:	240000b3 	.word	0x240000b3
 8008364:	240000b4 	.word	0x240000b4
 8008368:	240000b5 	.word	0x240000b5

0800836c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b082      	sub	sp, #8
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	460b      	mov	r3, r1
 8008376:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008378:	4b3a      	ldr	r3, [pc, #232]	@ (8008464 <USBD_CDC_DeInit+0xf8>)
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	4619      	mov	r1, r3
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f002 fb07 	bl	800a992 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008384:	4b37      	ldr	r3, [pc, #220]	@ (8008464 <USBD_CDC_DeInit+0xf8>)
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	f003 020f 	and.w	r2, r3, #15
 800838c:	6879      	ldr	r1, [r7, #4]
 800838e:	4613      	mov	r3, r2
 8008390:	009b      	lsls	r3, r3, #2
 8008392:	4413      	add	r3, r2
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	440b      	add	r3, r1
 8008398:	3324      	adds	r3, #36	@ 0x24
 800839a:	2200      	movs	r2, #0
 800839c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800839e:	4b32      	ldr	r3, [pc, #200]	@ (8008468 <USBD_CDC_DeInit+0xfc>)
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	4619      	mov	r1, r3
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f002 faf4 	bl	800a992 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80083aa:	4b2f      	ldr	r3, [pc, #188]	@ (8008468 <USBD_CDC_DeInit+0xfc>)
 80083ac:	781b      	ldrb	r3, [r3, #0]
 80083ae:	f003 020f 	and.w	r2, r3, #15
 80083b2:	6879      	ldr	r1, [r7, #4]
 80083b4:	4613      	mov	r3, r2
 80083b6:	009b      	lsls	r3, r3, #2
 80083b8:	4413      	add	r3, r2
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	440b      	add	r3, r1
 80083be:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80083c2:	2200      	movs	r2, #0
 80083c4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80083c6:	4b29      	ldr	r3, [pc, #164]	@ (800846c <USBD_CDC_DeInit+0x100>)
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	4619      	mov	r1, r3
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f002 fae0 	bl	800a992 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80083d2:	4b26      	ldr	r3, [pc, #152]	@ (800846c <USBD_CDC_DeInit+0x100>)
 80083d4:	781b      	ldrb	r3, [r3, #0]
 80083d6:	f003 020f 	and.w	r2, r3, #15
 80083da:	6879      	ldr	r1, [r7, #4]
 80083dc:	4613      	mov	r3, r2
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	4413      	add	r3, r2
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	440b      	add	r3, r1
 80083e6:	3324      	adds	r3, #36	@ 0x24
 80083e8:	2200      	movs	r2, #0
 80083ea:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80083ec:	4b1f      	ldr	r3, [pc, #124]	@ (800846c <USBD_CDC_DeInit+0x100>)
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	f003 020f 	and.w	r2, r3, #15
 80083f4:	6879      	ldr	r1, [r7, #4]
 80083f6:	4613      	mov	r3, r2
 80083f8:	009b      	lsls	r3, r3, #2
 80083fa:	4413      	add	r3, r2
 80083fc:	009b      	lsls	r3, r3, #2
 80083fe:	440b      	add	r3, r1
 8008400:	3326      	adds	r3, #38	@ 0x26
 8008402:	2200      	movs	r2, #0
 8008404:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	32b0      	adds	r2, #176	@ 0xb0
 8008410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d01f      	beq.n	8008458 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	33b0      	adds	r3, #176	@ 0xb0
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	4413      	add	r3, r2
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	32b0      	adds	r2, #176	@ 0xb0
 8008436:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800843a:	4618      	mov	r0, r3
 800843c:	f002 fbb4 	bl	800aba8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	32b0      	adds	r2, #176	@ 0xb0
 800844a:	2100      	movs	r1, #0
 800844c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2200      	movs	r2, #0
 8008454:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008458:	2300      	movs	r3, #0
}
 800845a:	4618      	mov	r0, r3
 800845c:	3708      	adds	r7, #8
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	240000b3 	.word	0x240000b3
 8008468:	240000b4 	.word	0x240000b4
 800846c:	240000b5 	.word	0x240000b5

08008470 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b086      	sub	sp, #24
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	32b0      	adds	r2, #176	@ 0xb0
 8008484:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008488:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800848a:	2300      	movs	r3, #0
 800848c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800848e:	2300      	movs	r3, #0
 8008490:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008492:	2300      	movs	r3, #0
 8008494:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008496:	693b      	ldr	r3, [r7, #16]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d101      	bne.n	80084a0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800849c:	2303      	movs	r3, #3
 800849e:	e0bf      	b.n	8008620 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d050      	beq.n	800854e <USBD_CDC_Setup+0xde>
 80084ac:	2b20      	cmp	r3, #32
 80084ae:	f040 80af 	bne.w	8008610 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	88db      	ldrh	r3, [r3, #6]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d03a      	beq.n	8008530 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	b25b      	sxtb	r3, r3
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	da1b      	bge.n	80084fc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	33b0      	adds	r3, #176	@ 0xb0
 80084ce:	009b      	lsls	r3, r3, #2
 80084d0:	4413      	add	r3, r2
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	689b      	ldr	r3, [r3, #8]
 80084d6:	683a      	ldr	r2, [r7, #0]
 80084d8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80084da:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80084dc:	683a      	ldr	r2, [r7, #0]
 80084de:	88d2      	ldrh	r2, [r2, #6]
 80084e0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	88db      	ldrh	r3, [r3, #6]
 80084e6:	2b07      	cmp	r3, #7
 80084e8:	bf28      	it	cs
 80084ea:	2307      	movcs	r3, #7
 80084ec:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	89fa      	ldrh	r2, [r7, #14]
 80084f2:	4619      	mov	r1, r3
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f001 fdbd 	bl	800a074 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80084fa:	e090      	b.n	800861e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	785a      	ldrb	r2, [r3, #1]
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	88db      	ldrh	r3, [r3, #6]
 800850a:	2b3f      	cmp	r3, #63	@ 0x3f
 800850c:	d803      	bhi.n	8008516 <USBD_CDC_Setup+0xa6>
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	88db      	ldrh	r3, [r3, #6]
 8008512:	b2da      	uxtb	r2, r3
 8008514:	e000      	b.n	8008518 <USBD_CDC_Setup+0xa8>
 8008516:	2240      	movs	r2, #64	@ 0x40
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800851e:	6939      	ldr	r1, [r7, #16]
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008526:	461a      	mov	r2, r3
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f001 fdcf 	bl	800a0cc <USBD_CtlPrepareRx>
      break;
 800852e:	e076      	b.n	800861e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	33b0      	adds	r3, #176	@ 0xb0
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	4413      	add	r3, r2
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	683a      	ldr	r2, [r7, #0]
 8008544:	7850      	ldrb	r0, [r2, #1]
 8008546:	2200      	movs	r2, #0
 8008548:	6839      	ldr	r1, [r7, #0]
 800854a:	4798      	blx	r3
      break;
 800854c:	e067      	b.n	800861e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	785b      	ldrb	r3, [r3, #1]
 8008552:	2b0b      	cmp	r3, #11
 8008554:	d851      	bhi.n	80085fa <USBD_CDC_Setup+0x18a>
 8008556:	a201      	add	r2, pc, #4	@ (adr r2, 800855c <USBD_CDC_Setup+0xec>)
 8008558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855c:	0800858d 	.word	0x0800858d
 8008560:	08008609 	.word	0x08008609
 8008564:	080085fb 	.word	0x080085fb
 8008568:	080085fb 	.word	0x080085fb
 800856c:	080085fb 	.word	0x080085fb
 8008570:	080085fb 	.word	0x080085fb
 8008574:	080085fb 	.word	0x080085fb
 8008578:	080085fb 	.word	0x080085fb
 800857c:	080085fb 	.word	0x080085fb
 8008580:	080085fb 	.word	0x080085fb
 8008584:	080085b7 	.word	0x080085b7
 8008588:	080085e1 	.word	0x080085e1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008592:	b2db      	uxtb	r3, r3
 8008594:	2b03      	cmp	r3, #3
 8008596:	d107      	bne.n	80085a8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008598:	f107 030a 	add.w	r3, r7, #10
 800859c:	2202      	movs	r2, #2
 800859e:	4619      	mov	r1, r3
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f001 fd67 	bl	800a074 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80085a6:	e032      	b.n	800860e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80085a8:	6839      	ldr	r1, [r7, #0]
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f001 fce5 	bl	8009f7a <USBD_CtlError>
            ret = USBD_FAIL;
 80085b0:	2303      	movs	r3, #3
 80085b2:	75fb      	strb	r3, [r7, #23]
          break;
 80085b4:	e02b      	b.n	800860e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085bc:	b2db      	uxtb	r3, r3
 80085be:	2b03      	cmp	r3, #3
 80085c0:	d107      	bne.n	80085d2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80085c2:	f107 030d 	add.w	r3, r7, #13
 80085c6:	2201      	movs	r2, #1
 80085c8:	4619      	mov	r1, r3
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f001 fd52 	bl	800a074 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80085d0:	e01d      	b.n	800860e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80085d2:	6839      	ldr	r1, [r7, #0]
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f001 fcd0 	bl	8009f7a <USBD_CtlError>
            ret = USBD_FAIL;
 80085da:	2303      	movs	r3, #3
 80085dc:	75fb      	strb	r3, [r7, #23]
          break;
 80085de:	e016      	b.n	800860e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	2b03      	cmp	r3, #3
 80085ea:	d00f      	beq.n	800860c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80085ec:	6839      	ldr	r1, [r7, #0]
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f001 fcc3 	bl	8009f7a <USBD_CtlError>
            ret = USBD_FAIL;
 80085f4:	2303      	movs	r3, #3
 80085f6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80085f8:	e008      	b.n	800860c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80085fa:	6839      	ldr	r1, [r7, #0]
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f001 fcbc 	bl	8009f7a <USBD_CtlError>
          ret = USBD_FAIL;
 8008602:	2303      	movs	r3, #3
 8008604:	75fb      	strb	r3, [r7, #23]
          break;
 8008606:	e002      	b.n	800860e <USBD_CDC_Setup+0x19e>
          break;
 8008608:	bf00      	nop
 800860a:	e008      	b.n	800861e <USBD_CDC_Setup+0x1ae>
          break;
 800860c:	bf00      	nop
      }
      break;
 800860e:	e006      	b.n	800861e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008610:	6839      	ldr	r1, [r7, #0]
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f001 fcb1 	bl	8009f7a <USBD_CtlError>
      ret = USBD_FAIL;
 8008618:	2303      	movs	r3, #3
 800861a:	75fb      	strb	r3, [r7, #23]
      break;
 800861c:	bf00      	nop
  }

  return (uint8_t)ret;
 800861e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008620:	4618      	mov	r0, r3
 8008622:	3718      	adds	r7, #24
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}

08008628 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b084      	sub	sp, #16
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
 8008630:	460b      	mov	r3, r1
 8008632:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800863a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	32b0      	adds	r2, #176	@ 0xb0
 8008646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d101      	bne.n	8008652 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800864e:	2303      	movs	r3, #3
 8008650:	e065      	b.n	800871e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	32b0      	adds	r2, #176	@ 0xb0
 800865c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008660:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008662:	78fb      	ldrb	r3, [r7, #3]
 8008664:	f003 020f 	and.w	r2, r3, #15
 8008668:	6879      	ldr	r1, [r7, #4]
 800866a:	4613      	mov	r3, r2
 800866c:	009b      	lsls	r3, r3, #2
 800866e:	4413      	add	r3, r2
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	440b      	add	r3, r1
 8008674:	3318      	adds	r3, #24
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d02f      	beq.n	80086dc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800867c:	78fb      	ldrb	r3, [r7, #3]
 800867e:	f003 020f 	and.w	r2, r3, #15
 8008682:	6879      	ldr	r1, [r7, #4]
 8008684:	4613      	mov	r3, r2
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	4413      	add	r3, r2
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	440b      	add	r3, r1
 800868e:	3318      	adds	r3, #24
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	78fb      	ldrb	r3, [r7, #3]
 8008694:	f003 010f 	and.w	r1, r3, #15
 8008698:	68f8      	ldr	r0, [r7, #12]
 800869a:	460b      	mov	r3, r1
 800869c:	00db      	lsls	r3, r3, #3
 800869e:	440b      	add	r3, r1
 80086a0:	009b      	lsls	r3, r3, #2
 80086a2:	4403      	add	r3, r0
 80086a4:	331c      	adds	r3, #28
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	fbb2 f1f3 	udiv	r1, r2, r3
 80086ac:	fb01 f303 	mul.w	r3, r1, r3
 80086b0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d112      	bne.n	80086dc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80086b6:	78fb      	ldrb	r3, [r7, #3]
 80086b8:	f003 020f 	and.w	r2, r3, #15
 80086bc:	6879      	ldr	r1, [r7, #4]
 80086be:	4613      	mov	r3, r2
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	4413      	add	r3, r2
 80086c4:	009b      	lsls	r3, r3, #2
 80086c6:	440b      	add	r3, r1
 80086c8:	3318      	adds	r3, #24
 80086ca:	2200      	movs	r2, #0
 80086cc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80086ce:	78f9      	ldrb	r1, [r7, #3]
 80086d0:	2300      	movs	r3, #0
 80086d2:	2200      	movs	r2, #0
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f002 fa04 	bl	800aae2 <USBD_LL_Transmit>
 80086da:	e01f      	b.n	800871c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	2200      	movs	r2, #0
 80086e0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80086ea:	687a      	ldr	r2, [r7, #4]
 80086ec:	33b0      	adds	r3, #176	@ 0xb0
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	4413      	add	r3, r2
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	691b      	ldr	r3, [r3, #16]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d010      	beq.n	800871c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008700:	687a      	ldr	r2, [r7, #4]
 8008702:	33b0      	adds	r3, #176	@ 0xb0
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	4413      	add	r3, r2
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	691b      	ldr	r3, [r3, #16]
 800870c:	68ba      	ldr	r2, [r7, #8]
 800870e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008712:	68ba      	ldr	r2, [r7, #8]
 8008714:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008718:	78fa      	ldrb	r2, [r7, #3]
 800871a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800871c:	2300      	movs	r3, #0
}
 800871e:	4618      	mov	r0, r3
 8008720:	3710      	adds	r7, #16
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}

08008726 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008726:	b580      	push	{r7, lr}
 8008728:	b084      	sub	sp, #16
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
 800872e:	460b      	mov	r3, r1
 8008730:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	32b0      	adds	r2, #176	@ 0xb0
 800873c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008740:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	32b0      	adds	r2, #176	@ 0xb0
 800874c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d101      	bne.n	8008758 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008754:	2303      	movs	r3, #3
 8008756:	e01a      	b.n	800878e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008758:	78fb      	ldrb	r3, [r7, #3]
 800875a:	4619      	mov	r1, r3
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f002 fa02 	bl	800ab66 <USBD_LL_GetRxDataSize>
 8008762:	4602      	mov	r2, r0
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	33b0      	adds	r3, #176	@ 0xb0
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	4413      	add	r3, r2
 8008778:	685b      	ldr	r3, [r3, #4]
 800877a:	68db      	ldr	r3, [r3, #12]
 800877c:	68fa      	ldr	r2, [r7, #12]
 800877e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008782:	68fa      	ldr	r2, [r7, #12]
 8008784:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008788:	4611      	mov	r1, r2
 800878a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800878c:	2300      	movs	r3, #0
}
 800878e:	4618      	mov	r0, r3
 8008790:	3710      	adds	r7, #16
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}

08008796 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008796:	b580      	push	{r7, lr}
 8008798:	b084      	sub	sp, #16
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	32b0      	adds	r2, #176	@ 0xb0
 80087a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d101      	bne.n	80087b8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80087b4:	2303      	movs	r3, #3
 80087b6:	e024      	b.n	8008802 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	33b0      	adds	r3, #176	@ 0xb0
 80087c2:	009b      	lsls	r3, r3, #2
 80087c4:	4413      	add	r3, r2
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d019      	beq.n	8008800 <USBD_CDC_EP0_RxReady+0x6a>
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80087d2:	2bff      	cmp	r3, #255	@ 0xff
 80087d4:	d014      	beq.n	8008800 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087dc:	687a      	ldr	r2, [r7, #4]
 80087de:	33b0      	adds	r3, #176	@ 0xb0
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	4413      	add	r3, r2
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	68fa      	ldr	r2, [r7, #12]
 80087ea:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80087ee:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80087f0:	68fa      	ldr	r2, [r7, #12]
 80087f2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80087f6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	22ff      	movs	r2, #255	@ 0xff
 80087fc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
	...

0800880c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b086      	sub	sp, #24
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008814:	2182      	movs	r1, #130	@ 0x82
 8008816:	4818      	ldr	r0, [pc, #96]	@ (8008878 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008818:	f000 fd4f 	bl	80092ba <USBD_GetEpDesc>
 800881c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800881e:	2101      	movs	r1, #1
 8008820:	4815      	ldr	r0, [pc, #84]	@ (8008878 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008822:	f000 fd4a 	bl	80092ba <USBD_GetEpDesc>
 8008826:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008828:	2181      	movs	r1, #129	@ 0x81
 800882a:	4813      	ldr	r0, [pc, #76]	@ (8008878 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800882c:	f000 fd45 	bl	80092ba <USBD_GetEpDesc>
 8008830:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d002      	beq.n	800883e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	2210      	movs	r2, #16
 800883c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d006      	beq.n	8008852 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	2200      	movs	r2, #0
 8008848:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800884c:	711a      	strb	r2, [r3, #4]
 800884e:	2200      	movs	r2, #0
 8008850:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d006      	beq.n	8008866 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2200      	movs	r2, #0
 800885c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008860:	711a      	strb	r2, [r3, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2243      	movs	r2, #67	@ 0x43
 800886a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800886c:	4b02      	ldr	r3, [pc, #8]	@ (8008878 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800886e:	4618      	mov	r0, r3
 8008870:	3718      	adds	r7, #24
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}
 8008876:	bf00      	nop
 8008878:	24000070 	.word	0x24000070

0800887c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b086      	sub	sp, #24
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008884:	2182      	movs	r1, #130	@ 0x82
 8008886:	4818      	ldr	r0, [pc, #96]	@ (80088e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008888:	f000 fd17 	bl	80092ba <USBD_GetEpDesc>
 800888c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800888e:	2101      	movs	r1, #1
 8008890:	4815      	ldr	r0, [pc, #84]	@ (80088e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008892:	f000 fd12 	bl	80092ba <USBD_GetEpDesc>
 8008896:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008898:	2181      	movs	r1, #129	@ 0x81
 800889a:	4813      	ldr	r0, [pc, #76]	@ (80088e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800889c:	f000 fd0d 	bl	80092ba <USBD_GetEpDesc>
 80088a0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d002      	beq.n	80088ae <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	2210      	movs	r2, #16
 80088ac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80088ae:	693b      	ldr	r3, [r7, #16]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d006      	beq.n	80088c2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	2200      	movs	r2, #0
 80088b8:	711a      	strb	r2, [r3, #4]
 80088ba:	2200      	movs	r2, #0
 80088bc:	f042 0202 	orr.w	r2, r2, #2
 80088c0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d006      	beq.n	80088d6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2200      	movs	r2, #0
 80088cc:	711a      	strb	r2, [r3, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	f042 0202 	orr.w	r2, r2, #2
 80088d4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2243      	movs	r2, #67	@ 0x43
 80088da:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80088dc:	4b02      	ldr	r3, [pc, #8]	@ (80088e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3718      	adds	r7, #24
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
 80088e6:	bf00      	nop
 80088e8:	24000070 	.word	0x24000070

080088ec <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b086      	sub	sp, #24
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80088f4:	2182      	movs	r1, #130	@ 0x82
 80088f6:	4818      	ldr	r0, [pc, #96]	@ (8008958 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80088f8:	f000 fcdf 	bl	80092ba <USBD_GetEpDesc>
 80088fc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80088fe:	2101      	movs	r1, #1
 8008900:	4815      	ldr	r0, [pc, #84]	@ (8008958 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008902:	f000 fcda 	bl	80092ba <USBD_GetEpDesc>
 8008906:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008908:	2181      	movs	r1, #129	@ 0x81
 800890a:	4813      	ldr	r0, [pc, #76]	@ (8008958 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800890c:	f000 fcd5 	bl	80092ba <USBD_GetEpDesc>
 8008910:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d002      	beq.n	800891e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	2210      	movs	r2, #16
 800891c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d006      	beq.n	8008932 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	2200      	movs	r2, #0
 8008928:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800892c:	711a      	strb	r2, [r3, #4]
 800892e:	2200      	movs	r2, #0
 8008930:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d006      	beq.n	8008946 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2200      	movs	r2, #0
 800893c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008940:	711a      	strb	r2, [r3, #4]
 8008942:	2200      	movs	r2, #0
 8008944:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2243      	movs	r2, #67	@ 0x43
 800894a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800894c:	4b02      	ldr	r3, [pc, #8]	@ (8008958 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800894e:	4618      	mov	r0, r3
 8008950:	3718      	adds	r7, #24
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	24000070 	.word	0x24000070

0800895c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800895c:	b480      	push	{r7}
 800895e:	b083      	sub	sp, #12
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	220a      	movs	r2, #10
 8008968:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800896a:	4b03      	ldr	r3, [pc, #12]	@ (8008978 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800896c:	4618      	mov	r0, r3
 800896e:	370c      	adds	r7, #12
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr
 8008978:	2400002c 	.word	0x2400002c

0800897c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800897c:	b480      	push	{r7}
 800897e:	b083      	sub	sp, #12
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d101      	bne.n	8008990 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800898c:	2303      	movs	r3, #3
 800898e:	e009      	b.n	80089a4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008996:	687a      	ldr	r2, [r7, #4]
 8008998:	33b0      	adds	r3, #176	@ 0xb0
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	4413      	add	r3, r2
 800899e:	683a      	ldr	r2, [r7, #0]
 80089a0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80089a2:	2300      	movs	r3, #0
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b087      	sub	sp, #28
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	60f8      	str	r0, [r7, #12]
 80089b8:	60b9      	str	r1, [r7, #8]
 80089ba:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	32b0      	adds	r2, #176	@ 0xb0
 80089c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089ca:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d101      	bne.n	80089d6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80089d2:	2303      	movs	r3, #3
 80089d4:	e008      	b.n	80089e8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	68ba      	ldr	r2, [r7, #8]
 80089da:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80089e6:	2300      	movs	r3, #0
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	371c      	adds	r7, #28
 80089ec:	46bd      	mov	sp, r7
 80089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f2:	4770      	bx	lr

080089f4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80089f4:	b480      	push	{r7}
 80089f6:	b085      	sub	sp, #20
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
 80089fc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	32b0      	adds	r2, #176	@ 0xb0
 8008a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a0c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d101      	bne.n	8008a18 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008a14:	2303      	movs	r3, #3
 8008a16:	e004      	b.n	8008a22 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	683a      	ldr	r2, [r7, #0]
 8008a1c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008a20:	2300      	movs	r3, #0
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3714      	adds	r7, #20
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr
	...

08008a30 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	32b0      	adds	r2, #176	@ 0xb0
 8008a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a46:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008a48:	2301      	movs	r3, #1
 8008a4a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d101      	bne.n	8008a56 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008a52:	2303      	movs	r3, #3
 8008a54:	e025      	b.n	8008aa2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d11f      	bne.n	8008aa0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	2201      	movs	r2, #1
 8008a64:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008a68:	4b10      	ldr	r3, [pc, #64]	@ (8008aac <USBD_CDC_TransmitPacket+0x7c>)
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	f003 020f 	and.w	r2, r3, #15
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	4613      	mov	r3, r2
 8008a7a:	009b      	lsls	r3, r3, #2
 8008a7c:	4413      	add	r3, r2
 8008a7e:	009b      	lsls	r3, r3, #2
 8008a80:	4403      	add	r3, r0
 8008a82:	3318      	adds	r3, #24
 8008a84:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008a86:	4b09      	ldr	r3, [pc, #36]	@ (8008aac <USBD_CDC_TransmitPacket+0x7c>)
 8008a88:	7819      	ldrb	r1, [r3, #0]
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f002 f823 	bl	800aae2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
 8008aaa:	bf00      	nop
 8008aac:	240000b3 	.word	0x240000b3

08008ab0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	32b0      	adds	r2, #176	@ 0xb0
 8008ac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ac6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	32b0      	adds	r2, #176	@ 0xb0
 8008ad2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d101      	bne.n	8008ade <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008ada:	2303      	movs	r3, #3
 8008adc:	e018      	b.n	8008b10 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	7c1b      	ldrb	r3, [r3, #16]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d10a      	bne.n	8008afc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8008b18 <USBD_CDC_ReceivePacket+0x68>)
 8008ae8:	7819      	ldrb	r1, [r3, #0]
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008af0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f002 f815 	bl	800ab24 <USBD_LL_PrepareReceive>
 8008afa:	e008      	b.n	8008b0e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008afc:	4b06      	ldr	r3, [pc, #24]	@ (8008b18 <USBD_CDC_ReceivePacket+0x68>)
 8008afe:	7819      	ldrb	r1, [r3, #0]
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b06:	2340      	movs	r3, #64	@ 0x40
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f002 f80b 	bl	800ab24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008b0e:	2300      	movs	r3, #0
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	3710      	adds	r7, #16
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bd80      	pop	{r7, pc}
 8008b18:	240000b4 	.word	0x240000b4

08008b1c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b086      	sub	sp, #24
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	4613      	mov	r3, r2
 8008b28:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d101      	bne.n	8008b34 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008b30:	2303      	movs	r3, #3
 8008b32:	e01f      	b.n	8008b74 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2200      	movs	r2, #0
 8008b38:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2200      	movs	r2, #0
 8008b48:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d003      	beq.n	8008b5a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	68ba      	ldr	r2, [r7, #8]
 8008b56:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	79fa      	ldrb	r2, [r7, #7]
 8008b66:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008b68:	68f8      	ldr	r0, [r7, #12]
 8008b6a:	f001 fe81 	bl	800a870 <USBD_LL_Init>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008b72:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3718      	adds	r7, #24
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008b86:	2300      	movs	r3, #0
 8008b88:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d101      	bne.n	8008b94 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008b90:	2303      	movs	r3, #3
 8008b92:	e025      	b.n	8008be0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	683a      	ldr	r2, [r7, #0]
 8008b98:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	32ae      	adds	r2, #174	@ 0xae
 8008ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00f      	beq.n	8008bd0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	32ae      	adds	r2, #174	@ 0xae
 8008bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bc0:	f107 020e 	add.w	r2, r7, #14
 8008bc4:	4610      	mov	r0, r2
 8008bc6:	4798      	blx	r3
 8008bc8:	4602      	mov	r2, r0
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008bd6:	1c5a      	adds	r2, r3, #1
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008bde:	2300      	movs	r3, #0
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b082      	sub	sp, #8
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f001 fe8d 	bl	800a910 <USBD_LL_Start>
 8008bf6:	4603      	mov	r3, r0
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3708      	adds	r7, #8
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008c08:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	370c      	adds	r7, #12
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c14:	4770      	bx	lr

08008c16 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b084      	sub	sp, #16
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
 8008c1e:	460b      	mov	r3, r1
 8008c20:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c22:	2300      	movs	r3, #0
 8008c24:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d009      	beq.n	8008c44 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	78fa      	ldrb	r2, [r7, #3]
 8008c3a:	4611      	mov	r1, r2
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	4798      	blx	r3
 8008c40:	4603      	mov	r3, r0
 8008c42:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3710      	adds	r7, #16
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}

08008c4e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b084      	sub	sp, #16
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
 8008c56:	460b      	mov	r3, r1
 8008c58:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	78fa      	ldrb	r2, [r7, #3]
 8008c68:	4611      	mov	r1, r2
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	4798      	blx	r3
 8008c6e:	4603      	mov	r3, r0
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d001      	beq.n	8008c78 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008c74:	2303      	movs	r3, #3
 8008c76:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3710      	adds	r7, #16
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}

08008c82 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c82:	b580      	push	{r7, lr}
 8008c84:	b084      	sub	sp, #16
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	6078      	str	r0, [r7, #4]
 8008c8a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008c92:	6839      	ldr	r1, [r7, #0]
 8008c94:	4618      	mov	r0, r3
 8008c96:	f001 f936 	bl	8009f06 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008ca8:	461a      	mov	r2, r3
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008cb6:	f003 031f 	and.w	r3, r3, #31
 8008cba:	2b02      	cmp	r3, #2
 8008cbc:	d01a      	beq.n	8008cf4 <USBD_LL_SetupStage+0x72>
 8008cbe:	2b02      	cmp	r3, #2
 8008cc0:	d822      	bhi.n	8008d08 <USBD_LL_SetupStage+0x86>
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d002      	beq.n	8008ccc <USBD_LL_SetupStage+0x4a>
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	d00a      	beq.n	8008ce0 <USBD_LL_SetupStage+0x5e>
 8008cca:	e01d      	b.n	8008d08 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cd2:	4619      	mov	r1, r3
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f000 fb63 	bl	80093a0 <USBD_StdDevReq>
 8008cda:	4603      	mov	r3, r0
 8008cdc:	73fb      	strb	r3, [r7, #15]
      break;
 8008cde:	e020      	b.n	8008d22 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 fbcb 	bl	8009484 <USBD_StdItfReq>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	73fb      	strb	r3, [r7, #15]
      break;
 8008cf2:	e016      	b.n	8008d22 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 fc2d 	bl	800955c <USBD_StdEPReq>
 8008d02:	4603      	mov	r3, r0
 8008d04:	73fb      	strb	r3, [r7, #15]
      break;
 8008d06:	e00c      	b.n	8008d22 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d0e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	4619      	mov	r1, r3
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f001 fe5a 	bl	800a9d0 <USBD_LL_StallEP>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8008d20:	bf00      	nop
  }

  return ret;
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3710      	adds	r7, #16
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}

08008d2c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b086      	sub	sp, #24
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	60f8      	str	r0, [r7, #12]
 8008d34:	460b      	mov	r3, r1
 8008d36:	607a      	str	r2, [r7, #4]
 8008d38:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008d3e:	7afb      	ldrb	r3, [r7, #11]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d16e      	bne.n	8008e22 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008d4a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008d52:	2b03      	cmp	r3, #3
 8008d54:	f040 8098 	bne.w	8008e88 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	689a      	ldr	r2, [r3, #8]
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	68db      	ldr	r3, [r3, #12]
 8008d60:	429a      	cmp	r2, r3
 8008d62:	d913      	bls.n	8008d8c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	689a      	ldr	r2, [r3, #8]
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	68db      	ldr	r3, [r3, #12]
 8008d6c:	1ad2      	subs	r2, r2, r3
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	68da      	ldr	r2, [r3, #12]
 8008d76:	693b      	ldr	r3, [r7, #16]
 8008d78:	689b      	ldr	r3, [r3, #8]
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	bf28      	it	cs
 8008d7e:	4613      	movcs	r3, r2
 8008d80:	461a      	mov	r2, r3
 8008d82:	6879      	ldr	r1, [r7, #4]
 8008d84:	68f8      	ldr	r0, [r7, #12]
 8008d86:	f001 f9be 	bl	800a106 <USBD_CtlContinueRx>
 8008d8a:	e07d      	b.n	8008e88 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d92:	f003 031f 	and.w	r3, r3, #31
 8008d96:	2b02      	cmp	r3, #2
 8008d98:	d014      	beq.n	8008dc4 <USBD_LL_DataOutStage+0x98>
 8008d9a:	2b02      	cmp	r3, #2
 8008d9c:	d81d      	bhi.n	8008dda <USBD_LL_DataOutStage+0xae>
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d002      	beq.n	8008da8 <USBD_LL_DataOutStage+0x7c>
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	d003      	beq.n	8008dae <USBD_LL_DataOutStage+0x82>
 8008da6:	e018      	b.n	8008dda <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008da8:	2300      	movs	r3, #0
 8008daa:	75bb      	strb	r3, [r7, #22]
            break;
 8008dac:	e018      	b.n	8008de0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008db4:	b2db      	uxtb	r3, r3
 8008db6:	4619      	mov	r1, r3
 8008db8:	68f8      	ldr	r0, [r7, #12]
 8008dba:	f000 fa64 	bl	8009286 <USBD_CoreFindIF>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	75bb      	strb	r3, [r7, #22]
            break;
 8008dc2:	e00d      	b.n	8008de0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	4619      	mov	r1, r3
 8008dce:	68f8      	ldr	r0, [r7, #12]
 8008dd0:	f000 fa66 	bl	80092a0 <USBD_CoreFindEP>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	75bb      	strb	r3, [r7, #22]
            break;
 8008dd8:	e002      	b.n	8008de0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	75bb      	strb	r3, [r7, #22]
            break;
 8008dde:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008de0:	7dbb      	ldrb	r3, [r7, #22]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d119      	bne.n	8008e1a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	2b03      	cmp	r3, #3
 8008df0:	d113      	bne.n	8008e1a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008df2:	7dba      	ldrb	r2, [r7, #22]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	32ae      	adds	r2, #174	@ 0xae
 8008df8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dfc:	691b      	ldr	r3, [r3, #16]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d00b      	beq.n	8008e1a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008e02:	7dba      	ldrb	r2, [r7, #22]
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008e0a:	7dba      	ldrb	r2, [r7, #22]
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	32ae      	adds	r2, #174	@ 0xae
 8008e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e14:	691b      	ldr	r3, [r3, #16]
 8008e16:	68f8      	ldr	r0, [r7, #12]
 8008e18:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008e1a:	68f8      	ldr	r0, [r7, #12]
 8008e1c:	f001 f984 	bl	800a128 <USBD_CtlSendStatus>
 8008e20:	e032      	b.n	8008e88 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008e22:	7afb      	ldrb	r3, [r7, #11]
 8008e24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	4619      	mov	r1, r3
 8008e2c:	68f8      	ldr	r0, [r7, #12]
 8008e2e:	f000 fa37 	bl	80092a0 <USBD_CoreFindEP>
 8008e32:	4603      	mov	r3, r0
 8008e34:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008e36:	7dbb      	ldrb	r3, [r7, #22]
 8008e38:	2bff      	cmp	r3, #255	@ 0xff
 8008e3a:	d025      	beq.n	8008e88 <USBD_LL_DataOutStage+0x15c>
 8008e3c:	7dbb      	ldrb	r3, [r7, #22]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d122      	bne.n	8008e88 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	2b03      	cmp	r3, #3
 8008e4c:	d117      	bne.n	8008e7e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008e4e:	7dba      	ldrb	r2, [r7, #22]
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	32ae      	adds	r2, #174	@ 0xae
 8008e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e58:	699b      	ldr	r3, [r3, #24]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d00f      	beq.n	8008e7e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008e5e:	7dba      	ldrb	r2, [r7, #22]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008e66:	7dba      	ldrb	r2, [r7, #22]
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	32ae      	adds	r2, #174	@ 0xae
 8008e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e70:	699b      	ldr	r3, [r3, #24]
 8008e72:	7afa      	ldrb	r2, [r7, #11]
 8008e74:	4611      	mov	r1, r2
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	4798      	blx	r3
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008e7e:	7dfb      	ldrb	r3, [r7, #23]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d001      	beq.n	8008e88 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008e84:	7dfb      	ldrb	r3, [r7, #23]
 8008e86:	e000      	b.n	8008e8a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008e88:	2300      	movs	r3, #0
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3718      	adds	r7, #24
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b086      	sub	sp, #24
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	60f8      	str	r0, [r7, #12]
 8008e9a:	460b      	mov	r3, r1
 8008e9c:	607a      	str	r2, [r7, #4]
 8008e9e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008ea0:	7afb      	ldrb	r3, [r7, #11]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d16f      	bne.n	8008f86 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	3314      	adds	r3, #20
 8008eaa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008eb2:	2b02      	cmp	r3, #2
 8008eb4:	d15a      	bne.n	8008f6c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	689a      	ldr	r2, [r3, #8]
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	68db      	ldr	r3, [r3, #12]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d914      	bls.n	8008eec <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	689a      	ldr	r2, [r3, #8]
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	1ad2      	subs	r2, r2, r3
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	6879      	ldr	r1, [r7, #4]
 8008ed8:	68f8      	ldr	r0, [r7, #12]
 8008eda:	f001 f8e6 	bl	800a0aa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ede:	2300      	movs	r3, #0
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	2100      	movs	r1, #0
 8008ee4:	68f8      	ldr	r0, [r7, #12]
 8008ee6:	f001 fe1d 	bl	800ab24 <USBD_LL_PrepareReceive>
 8008eea:	e03f      	b.n	8008f6c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008eec:	693b      	ldr	r3, [r7, #16]
 8008eee:	68da      	ldr	r2, [r3, #12]
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	689b      	ldr	r3, [r3, #8]
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d11c      	bne.n	8008f32 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	685a      	ldr	r2, [r3, #4]
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008f00:	429a      	cmp	r2, r3
 8008f02:	d316      	bcc.n	8008f32 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	685a      	ldr	r2, [r3, #4]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008f0e:	429a      	cmp	r2, r3
 8008f10:	d20f      	bcs.n	8008f32 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008f12:	2200      	movs	r2, #0
 8008f14:	2100      	movs	r1, #0
 8008f16:	68f8      	ldr	r0, [r7, #12]
 8008f18:	f001 f8c7 	bl	800a0aa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f24:	2300      	movs	r3, #0
 8008f26:	2200      	movs	r2, #0
 8008f28:	2100      	movs	r1, #0
 8008f2a:	68f8      	ldr	r0, [r7, #12]
 8008f2c:	f001 fdfa 	bl	800ab24 <USBD_LL_PrepareReceive>
 8008f30:	e01c      	b.n	8008f6c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	2b03      	cmp	r3, #3
 8008f3c:	d10f      	bne.n	8008f5e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d009      	beq.n	8008f5e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	68f8      	ldr	r0, [r7, #12]
 8008f5c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f5e:	2180      	movs	r1, #128	@ 0x80
 8008f60:	68f8      	ldr	r0, [r7, #12]
 8008f62:	f001 fd35 	bl	800a9d0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008f66:	68f8      	ldr	r0, [r7, #12]
 8008f68:	f001 f8f1 	bl	800a14e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d03a      	beq.n	8008fec <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008f76:	68f8      	ldr	r0, [r7, #12]
 8008f78:	f7ff fe42 	bl	8008c00 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008f84:	e032      	b.n	8008fec <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008f86:	7afb      	ldrb	r3, [r7, #11]
 8008f88:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	4619      	mov	r1, r3
 8008f90:	68f8      	ldr	r0, [r7, #12]
 8008f92:	f000 f985 	bl	80092a0 <USBD_CoreFindEP>
 8008f96:	4603      	mov	r3, r0
 8008f98:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f9a:	7dfb      	ldrb	r3, [r7, #23]
 8008f9c:	2bff      	cmp	r3, #255	@ 0xff
 8008f9e:	d025      	beq.n	8008fec <USBD_LL_DataInStage+0x15a>
 8008fa0:	7dfb      	ldrb	r3, [r7, #23]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d122      	bne.n	8008fec <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fac:	b2db      	uxtb	r3, r3
 8008fae:	2b03      	cmp	r3, #3
 8008fb0:	d11c      	bne.n	8008fec <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008fb2:	7dfa      	ldrb	r2, [r7, #23]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	32ae      	adds	r2, #174	@ 0xae
 8008fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fbc:	695b      	ldr	r3, [r3, #20]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d014      	beq.n	8008fec <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008fc2:	7dfa      	ldrb	r2, [r7, #23]
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008fca:	7dfa      	ldrb	r2, [r7, #23]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	32ae      	adds	r2, #174	@ 0xae
 8008fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fd4:	695b      	ldr	r3, [r3, #20]
 8008fd6:	7afa      	ldrb	r2, [r7, #11]
 8008fd8:	4611      	mov	r1, r2
 8008fda:	68f8      	ldr	r0, [r7, #12]
 8008fdc:	4798      	blx	r3
 8008fde:	4603      	mov	r3, r0
 8008fe0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008fe2:	7dbb      	ldrb	r3, [r7, #22]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d001      	beq.n	8008fec <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008fe8:	7dbb      	ldrb	r3, [r7, #22]
 8008fea:	e000      	b.n	8008fee <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008fec:	2300      	movs	r3, #0
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3718      	adds	r7, #24
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}

08008ff6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008ff6:	b580      	push	{r7, lr}
 8008ff8:	b084      	sub	sp, #16
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008ffe:	2300      	movs	r3, #0
 8009000:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2201      	movs	r2, #1
 8009006:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2200      	movs	r2, #0
 800900e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2200      	movs	r2, #0
 8009016:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2200      	movs	r2, #0
 800901c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2200      	movs	r2, #0
 8009024:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800902e:	2b00      	cmp	r3, #0
 8009030:	d014      	beq.n	800905c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009038:	685b      	ldr	r3, [r3, #4]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d00e      	beq.n	800905c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	687a      	ldr	r2, [r7, #4]
 8009048:	6852      	ldr	r2, [r2, #4]
 800904a:	b2d2      	uxtb	r2, r2
 800904c:	4611      	mov	r1, r2
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	4798      	blx	r3
 8009052:	4603      	mov	r3, r0
 8009054:	2b00      	cmp	r3, #0
 8009056:	d001      	beq.n	800905c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009058:	2303      	movs	r3, #3
 800905a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800905c:	2340      	movs	r3, #64	@ 0x40
 800905e:	2200      	movs	r2, #0
 8009060:	2100      	movs	r1, #0
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f001 fc6f 	bl	800a946 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2240      	movs	r2, #64	@ 0x40
 8009074:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009078:	2340      	movs	r3, #64	@ 0x40
 800907a:	2200      	movs	r2, #0
 800907c:	2180      	movs	r1, #128	@ 0x80
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f001 fc61 	bl	800a946 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2201      	movs	r2, #1
 8009088:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2240      	movs	r2, #64	@ 0x40
 800908e:	621a      	str	r2, [r3, #32]

  return ret;
 8009090:	7bfb      	ldrb	r3, [r7, #15]
}
 8009092:	4618      	mov	r0, r3
 8009094:	3710      	adds	r7, #16
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}

0800909a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800909a:	b480      	push	{r7}
 800909c:	b083      	sub	sp, #12
 800909e:	af00      	add	r7, sp, #0
 80090a0:	6078      	str	r0, [r7, #4]
 80090a2:	460b      	mov	r3, r1
 80090a4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	78fa      	ldrb	r2, [r7, #3]
 80090aa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80090ac:	2300      	movs	r3, #0
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	370c      	adds	r7, #12
 80090b2:	46bd      	mov	sp, r7
 80090b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b8:	4770      	bx	lr

080090ba <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80090ba:	b480      	push	{r7}
 80090bc:	b083      	sub	sp, #12
 80090be:	af00      	add	r7, sp, #0
 80090c0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090c8:	b2db      	uxtb	r3, r3
 80090ca:	2b04      	cmp	r3, #4
 80090cc:	d006      	beq.n	80090dc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090d4:	b2da      	uxtb	r2, r3
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2204      	movs	r2, #4
 80090e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80090e4:	2300      	movs	r3, #0
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	370c      	adds	r7, #12
 80090ea:	46bd      	mov	sp, r7
 80090ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f0:	4770      	bx	lr

080090f2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80090f2:	b480      	push	{r7}
 80090f4:	b083      	sub	sp, #12
 80090f6:	af00      	add	r7, sp, #0
 80090f8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009100:	b2db      	uxtb	r3, r3
 8009102:	2b04      	cmp	r3, #4
 8009104:	d106      	bne.n	8009114 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800910c:	b2da      	uxtb	r2, r3
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009114:	2300      	movs	r3, #0
}
 8009116:	4618      	mov	r0, r3
 8009118:	370c      	adds	r7, #12
 800911a:	46bd      	mov	sp, r7
 800911c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009120:	4770      	bx	lr

08009122 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009122:	b580      	push	{r7, lr}
 8009124:	b082      	sub	sp, #8
 8009126:	af00      	add	r7, sp, #0
 8009128:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009130:	b2db      	uxtb	r3, r3
 8009132:	2b03      	cmp	r3, #3
 8009134:	d110      	bne.n	8009158 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800913c:	2b00      	cmp	r3, #0
 800913e:	d00b      	beq.n	8009158 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009146:	69db      	ldr	r3, [r3, #28]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d005      	beq.n	8009158 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009152:	69db      	ldr	r3, [r3, #28]
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	3708      	adds	r7, #8
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}

08009162 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009162:	b580      	push	{r7, lr}
 8009164:	b082      	sub	sp, #8
 8009166:	af00      	add	r7, sp, #0
 8009168:	6078      	str	r0, [r7, #4]
 800916a:	460b      	mov	r3, r1
 800916c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	32ae      	adds	r2, #174	@ 0xae
 8009178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d101      	bne.n	8009184 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009180:	2303      	movs	r3, #3
 8009182:	e01c      	b.n	80091be <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800918a:	b2db      	uxtb	r3, r3
 800918c:	2b03      	cmp	r3, #3
 800918e:	d115      	bne.n	80091bc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	32ae      	adds	r2, #174	@ 0xae
 800919a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800919e:	6a1b      	ldr	r3, [r3, #32]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d00b      	beq.n	80091bc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	32ae      	adds	r2, #174	@ 0xae
 80091ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091b2:	6a1b      	ldr	r3, [r3, #32]
 80091b4:	78fa      	ldrb	r2, [r7, #3]
 80091b6:	4611      	mov	r1, r2
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80091bc:	2300      	movs	r3, #0
}
 80091be:	4618      	mov	r0, r3
 80091c0:	3708      	adds	r7, #8
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd80      	pop	{r7, pc}

080091c6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80091c6:	b580      	push	{r7, lr}
 80091c8:	b082      	sub	sp, #8
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	6078      	str	r0, [r7, #4]
 80091ce:	460b      	mov	r3, r1
 80091d0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	32ae      	adds	r2, #174	@ 0xae
 80091dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d101      	bne.n	80091e8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80091e4:	2303      	movs	r3, #3
 80091e6:	e01c      	b.n	8009222 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	2b03      	cmp	r3, #3
 80091f2:	d115      	bne.n	8009220 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	32ae      	adds	r2, #174	@ 0xae
 80091fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009204:	2b00      	cmp	r3, #0
 8009206:	d00b      	beq.n	8009220 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	32ae      	adds	r2, #174	@ 0xae
 8009212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009218:	78fa      	ldrb	r2, [r7, #3]
 800921a:	4611      	mov	r1, r2
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009220:	2300      	movs	r3, #0
}
 8009222:	4618      	mov	r0, r3
 8009224:	3708      	adds	r7, #8
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}

0800922a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800922a:	b480      	push	{r7}
 800922c:	b083      	sub	sp, #12
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009232:	2300      	movs	r3, #0
}
 8009234:	4618      	mov	r0, r3
 8009236:	370c      	adds	r7, #12
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr

08009240 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b084      	sub	sp, #16
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009248:	2300      	movs	r3, #0
 800924a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2201      	movs	r2, #1
 8009250:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800925a:	2b00      	cmp	r3, #0
 800925c:	d00e      	beq.n	800927c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	687a      	ldr	r2, [r7, #4]
 8009268:	6852      	ldr	r2, [r2, #4]
 800926a:	b2d2      	uxtb	r2, r2
 800926c:	4611      	mov	r1, r2
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	4798      	blx	r3
 8009272:	4603      	mov	r3, r0
 8009274:	2b00      	cmp	r3, #0
 8009276:	d001      	beq.n	800927c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009278:	2303      	movs	r3, #3
 800927a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800927c:	7bfb      	ldrb	r3, [r7, #15]
}
 800927e:	4618      	mov	r0, r3
 8009280:	3710      	adds	r7, #16
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}

08009286 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009286:	b480      	push	{r7}
 8009288:	b083      	sub	sp, #12
 800928a:	af00      	add	r7, sp, #0
 800928c:	6078      	str	r0, [r7, #4]
 800928e:	460b      	mov	r3, r1
 8009290:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009292:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009294:	4618      	mov	r0, r3
 8009296:	370c      	adds	r7, #12
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr

080092a0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b083      	sub	sp, #12
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
 80092a8:	460b      	mov	r3, r1
 80092aa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80092ac:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	370c      	adds	r7, #12
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr

080092ba <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80092ba:	b580      	push	{r7, lr}
 80092bc:	b086      	sub	sp, #24
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
 80092c2:	460b      	mov	r3, r1
 80092c4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80092ce:	2300      	movs	r3, #0
 80092d0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	885b      	ldrh	r3, [r3, #2]
 80092d6:	b29b      	uxth	r3, r3
 80092d8:	68fa      	ldr	r2, [r7, #12]
 80092da:	7812      	ldrb	r2, [r2, #0]
 80092dc:	4293      	cmp	r3, r2
 80092de:	d91f      	bls.n	8009320 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	781b      	ldrb	r3, [r3, #0]
 80092e4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80092e6:	e013      	b.n	8009310 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80092e8:	f107 030a 	add.w	r3, r7, #10
 80092ec:	4619      	mov	r1, r3
 80092ee:	6978      	ldr	r0, [r7, #20]
 80092f0:	f000 f81b 	bl	800932a <USBD_GetNextDesc>
 80092f4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	785b      	ldrb	r3, [r3, #1]
 80092fa:	2b05      	cmp	r3, #5
 80092fc:	d108      	bne.n	8009310 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80092fe:	697b      	ldr	r3, [r7, #20]
 8009300:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	789b      	ldrb	r3, [r3, #2]
 8009306:	78fa      	ldrb	r2, [r7, #3]
 8009308:	429a      	cmp	r2, r3
 800930a:	d008      	beq.n	800931e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800930c:	2300      	movs	r3, #0
 800930e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	885b      	ldrh	r3, [r3, #2]
 8009314:	b29a      	uxth	r2, r3
 8009316:	897b      	ldrh	r3, [r7, #10]
 8009318:	429a      	cmp	r2, r3
 800931a:	d8e5      	bhi.n	80092e8 <USBD_GetEpDesc+0x2e>
 800931c:	e000      	b.n	8009320 <USBD_GetEpDesc+0x66>
          break;
 800931e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009320:	693b      	ldr	r3, [r7, #16]
}
 8009322:	4618      	mov	r0, r3
 8009324:	3718      	adds	r7, #24
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}

0800932a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800932a:	b480      	push	{r7}
 800932c:	b085      	sub	sp, #20
 800932e:	af00      	add	r7, sp, #0
 8009330:	6078      	str	r0, [r7, #4]
 8009332:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	881b      	ldrh	r3, [r3, #0]
 800933c:	68fa      	ldr	r2, [r7, #12]
 800933e:	7812      	ldrb	r2, [r2, #0]
 8009340:	4413      	add	r3, r2
 8009342:	b29a      	uxth	r2, r3
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	461a      	mov	r2, r3
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	4413      	add	r3, r2
 8009352:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009354:	68fb      	ldr	r3, [r7, #12]
}
 8009356:	4618      	mov	r0, r3
 8009358:	3714      	adds	r7, #20
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr

08009362 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009362:	b480      	push	{r7}
 8009364:	b087      	sub	sp, #28
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	781b      	ldrb	r3, [r3, #0]
 8009372:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	3301      	adds	r3, #1
 8009378:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	781b      	ldrb	r3, [r3, #0]
 800937e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009380:	8a3b      	ldrh	r3, [r7, #16]
 8009382:	021b      	lsls	r3, r3, #8
 8009384:	b21a      	sxth	r2, r3
 8009386:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800938a:	4313      	orrs	r3, r2
 800938c:	b21b      	sxth	r3, r3
 800938e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009390:	89fb      	ldrh	r3, [r7, #14]
}
 8009392:	4618      	mov	r0, r3
 8009394:	371c      	adds	r7, #28
 8009396:	46bd      	mov	sp, r7
 8009398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939c:	4770      	bx	lr
	...

080093a0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b084      	sub	sp, #16
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80093aa:	2300      	movs	r3, #0
 80093ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80093b6:	2b40      	cmp	r3, #64	@ 0x40
 80093b8:	d005      	beq.n	80093c6 <USBD_StdDevReq+0x26>
 80093ba:	2b40      	cmp	r3, #64	@ 0x40
 80093bc:	d857      	bhi.n	800946e <USBD_StdDevReq+0xce>
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d00f      	beq.n	80093e2 <USBD_StdDevReq+0x42>
 80093c2:	2b20      	cmp	r3, #32
 80093c4:	d153      	bne.n	800946e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	32ae      	adds	r2, #174	@ 0xae
 80093d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	6839      	ldr	r1, [r7, #0]
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	4798      	blx	r3
 80093dc:	4603      	mov	r3, r0
 80093de:	73fb      	strb	r3, [r7, #15]
      break;
 80093e0:	e04a      	b.n	8009478 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	785b      	ldrb	r3, [r3, #1]
 80093e6:	2b09      	cmp	r3, #9
 80093e8:	d83b      	bhi.n	8009462 <USBD_StdDevReq+0xc2>
 80093ea:	a201      	add	r2, pc, #4	@ (adr r2, 80093f0 <USBD_StdDevReq+0x50>)
 80093ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093f0:	08009445 	.word	0x08009445
 80093f4:	08009459 	.word	0x08009459
 80093f8:	08009463 	.word	0x08009463
 80093fc:	0800944f 	.word	0x0800944f
 8009400:	08009463 	.word	0x08009463
 8009404:	08009423 	.word	0x08009423
 8009408:	08009419 	.word	0x08009419
 800940c:	08009463 	.word	0x08009463
 8009410:	0800943b 	.word	0x0800943b
 8009414:	0800942d 	.word	0x0800942d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009418:	6839      	ldr	r1, [r7, #0]
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 fa3c 	bl	8009898 <USBD_GetDescriptor>
          break;
 8009420:	e024      	b.n	800946c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009422:	6839      	ldr	r1, [r7, #0]
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f000 fbcb 	bl	8009bc0 <USBD_SetAddress>
          break;
 800942a:	e01f      	b.n	800946c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800942c:	6839      	ldr	r1, [r7, #0]
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 fc0a 	bl	8009c48 <USBD_SetConfig>
 8009434:	4603      	mov	r3, r0
 8009436:	73fb      	strb	r3, [r7, #15]
          break;
 8009438:	e018      	b.n	800946c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800943a:	6839      	ldr	r1, [r7, #0]
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f000 fcad 	bl	8009d9c <USBD_GetConfig>
          break;
 8009442:	e013      	b.n	800946c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009444:	6839      	ldr	r1, [r7, #0]
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 fcde 	bl	8009e08 <USBD_GetStatus>
          break;
 800944c:	e00e      	b.n	800946c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800944e:	6839      	ldr	r1, [r7, #0]
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f000 fd0d 	bl	8009e70 <USBD_SetFeature>
          break;
 8009456:	e009      	b.n	800946c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009458:	6839      	ldr	r1, [r7, #0]
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f000 fd31 	bl	8009ec2 <USBD_ClrFeature>
          break;
 8009460:	e004      	b.n	800946c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009462:	6839      	ldr	r1, [r7, #0]
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 fd88 	bl	8009f7a <USBD_CtlError>
          break;
 800946a:	bf00      	nop
      }
      break;
 800946c:	e004      	b.n	8009478 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800946e:	6839      	ldr	r1, [r7, #0]
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 fd82 	bl	8009f7a <USBD_CtlError>
      break;
 8009476:	bf00      	nop
  }

  return ret;
 8009478:	7bfb      	ldrb	r3, [r7, #15]
}
 800947a:	4618      	mov	r0, r3
 800947c:	3710      	adds	r7, #16
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
 8009482:	bf00      	nop

08009484 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800948e:	2300      	movs	r3, #0
 8009490:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	781b      	ldrb	r3, [r3, #0]
 8009496:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800949a:	2b40      	cmp	r3, #64	@ 0x40
 800949c:	d005      	beq.n	80094aa <USBD_StdItfReq+0x26>
 800949e:	2b40      	cmp	r3, #64	@ 0x40
 80094a0:	d852      	bhi.n	8009548 <USBD_StdItfReq+0xc4>
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d001      	beq.n	80094aa <USBD_StdItfReq+0x26>
 80094a6:	2b20      	cmp	r3, #32
 80094a8:	d14e      	bne.n	8009548 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	3b01      	subs	r3, #1
 80094b4:	2b02      	cmp	r3, #2
 80094b6:	d840      	bhi.n	800953a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	889b      	ldrh	r3, [r3, #4]
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	2b01      	cmp	r3, #1
 80094c0:	d836      	bhi.n	8009530 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	889b      	ldrh	r3, [r3, #4]
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	4619      	mov	r1, r3
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f7ff fedb 	bl	8009286 <USBD_CoreFindIF>
 80094d0:	4603      	mov	r3, r0
 80094d2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80094d4:	7bbb      	ldrb	r3, [r7, #14]
 80094d6:	2bff      	cmp	r3, #255	@ 0xff
 80094d8:	d01d      	beq.n	8009516 <USBD_StdItfReq+0x92>
 80094da:	7bbb      	ldrb	r3, [r7, #14]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d11a      	bne.n	8009516 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80094e0:	7bba      	ldrb	r2, [r7, #14]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	32ae      	adds	r2, #174	@ 0xae
 80094e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ea:	689b      	ldr	r3, [r3, #8]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d00f      	beq.n	8009510 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80094f0:	7bba      	ldrb	r2, [r7, #14]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80094f8:	7bba      	ldrb	r2, [r7, #14]
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	32ae      	adds	r2, #174	@ 0xae
 80094fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009502:	689b      	ldr	r3, [r3, #8]
 8009504:	6839      	ldr	r1, [r7, #0]
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	4798      	blx	r3
 800950a:	4603      	mov	r3, r0
 800950c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800950e:	e004      	b.n	800951a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009510:	2303      	movs	r3, #3
 8009512:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009514:	e001      	b.n	800951a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009516:	2303      	movs	r3, #3
 8009518:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	88db      	ldrh	r3, [r3, #6]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d110      	bne.n	8009544 <USBD_StdItfReq+0xc0>
 8009522:	7bfb      	ldrb	r3, [r7, #15]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d10d      	bne.n	8009544 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f000 fdfd 	bl	800a128 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800952e:	e009      	b.n	8009544 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009530:	6839      	ldr	r1, [r7, #0]
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 fd21 	bl	8009f7a <USBD_CtlError>
          break;
 8009538:	e004      	b.n	8009544 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800953a:	6839      	ldr	r1, [r7, #0]
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f000 fd1c 	bl	8009f7a <USBD_CtlError>
          break;
 8009542:	e000      	b.n	8009546 <USBD_StdItfReq+0xc2>
          break;
 8009544:	bf00      	nop
      }
      break;
 8009546:	e004      	b.n	8009552 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009548:	6839      	ldr	r1, [r7, #0]
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f000 fd15 	bl	8009f7a <USBD_CtlError>
      break;
 8009550:	bf00      	nop
  }

  return ret;
 8009552:	7bfb      	ldrb	r3, [r7, #15]
}
 8009554:	4618      	mov	r0, r3
 8009556:	3710      	adds	r7, #16
 8009558:	46bd      	mov	sp, r7
 800955a:	bd80      	pop	{r7, pc}

0800955c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b084      	sub	sp, #16
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
 8009564:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009566:	2300      	movs	r3, #0
 8009568:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	889b      	ldrh	r3, [r3, #4]
 800956e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	781b      	ldrb	r3, [r3, #0]
 8009574:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009578:	2b40      	cmp	r3, #64	@ 0x40
 800957a:	d007      	beq.n	800958c <USBD_StdEPReq+0x30>
 800957c:	2b40      	cmp	r3, #64	@ 0x40
 800957e:	f200 817f 	bhi.w	8009880 <USBD_StdEPReq+0x324>
 8009582:	2b00      	cmp	r3, #0
 8009584:	d02a      	beq.n	80095dc <USBD_StdEPReq+0x80>
 8009586:	2b20      	cmp	r3, #32
 8009588:	f040 817a 	bne.w	8009880 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800958c:	7bbb      	ldrb	r3, [r7, #14]
 800958e:	4619      	mov	r1, r3
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f7ff fe85 	bl	80092a0 <USBD_CoreFindEP>
 8009596:	4603      	mov	r3, r0
 8009598:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800959a:	7b7b      	ldrb	r3, [r7, #13]
 800959c:	2bff      	cmp	r3, #255	@ 0xff
 800959e:	f000 8174 	beq.w	800988a <USBD_StdEPReq+0x32e>
 80095a2:	7b7b      	ldrb	r3, [r7, #13]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	f040 8170 	bne.w	800988a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80095aa:	7b7a      	ldrb	r2, [r7, #13]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80095b2:	7b7a      	ldrb	r2, [r7, #13]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	32ae      	adds	r2, #174	@ 0xae
 80095b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	f000 8163 	beq.w	800988a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80095c4:	7b7a      	ldrb	r2, [r7, #13]
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	32ae      	adds	r2, #174	@ 0xae
 80095ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095ce:	689b      	ldr	r3, [r3, #8]
 80095d0:	6839      	ldr	r1, [r7, #0]
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	4798      	blx	r3
 80095d6:	4603      	mov	r3, r0
 80095d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80095da:	e156      	b.n	800988a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	785b      	ldrb	r3, [r3, #1]
 80095e0:	2b03      	cmp	r3, #3
 80095e2:	d008      	beq.n	80095f6 <USBD_StdEPReq+0x9a>
 80095e4:	2b03      	cmp	r3, #3
 80095e6:	f300 8145 	bgt.w	8009874 <USBD_StdEPReq+0x318>
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f000 809b 	beq.w	8009726 <USBD_StdEPReq+0x1ca>
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d03c      	beq.n	800966e <USBD_StdEPReq+0x112>
 80095f4:	e13e      	b.n	8009874 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095fc:	b2db      	uxtb	r3, r3
 80095fe:	2b02      	cmp	r3, #2
 8009600:	d002      	beq.n	8009608 <USBD_StdEPReq+0xac>
 8009602:	2b03      	cmp	r3, #3
 8009604:	d016      	beq.n	8009634 <USBD_StdEPReq+0xd8>
 8009606:	e02c      	b.n	8009662 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009608:	7bbb      	ldrb	r3, [r7, #14]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d00d      	beq.n	800962a <USBD_StdEPReq+0xce>
 800960e:	7bbb      	ldrb	r3, [r7, #14]
 8009610:	2b80      	cmp	r3, #128	@ 0x80
 8009612:	d00a      	beq.n	800962a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009614:	7bbb      	ldrb	r3, [r7, #14]
 8009616:	4619      	mov	r1, r3
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f001 f9d9 	bl	800a9d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800961e:	2180      	movs	r1, #128	@ 0x80
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f001 f9d5 	bl	800a9d0 <USBD_LL_StallEP>
 8009626:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009628:	e020      	b.n	800966c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800962a:	6839      	ldr	r1, [r7, #0]
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f000 fca4 	bl	8009f7a <USBD_CtlError>
              break;
 8009632:	e01b      	b.n	800966c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	885b      	ldrh	r3, [r3, #2]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d10e      	bne.n	800965a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800963c:	7bbb      	ldrb	r3, [r7, #14]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d00b      	beq.n	800965a <USBD_StdEPReq+0xfe>
 8009642:	7bbb      	ldrb	r3, [r7, #14]
 8009644:	2b80      	cmp	r3, #128	@ 0x80
 8009646:	d008      	beq.n	800965a <USBD_StdEPReq+0xfe>
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	88db      	ldrh	r3, [r3, #6]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d104      	bne.n	800965a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009650:	7bbb      	ldrb	r3, [r7, #14]
 8009652:	4619      	mov	r1, r3
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f001 f9bb 	bl	800a9d0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f000 fd64 	bl	800a128 <USBD_CtlSendStatus>

              break;
 8009660:	e004      	b.n	800966c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009662:	6839      	ldr	r1, [r7, #0]
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f000 fc88 	bl	8009f7a <USBD_CtlError>
              break;
 800966a:	bf00      	nop
          }
          break;
 800966c:	e107      	b.n	800987e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009674:	b2db      	uxtb	r3, r3
 8009676:	2b02      	cmp	r3, #2
 8009678:	d002      	beq.n	8009680 <USBD_StdEPReq+0x124>
 800967a:	2b03      	cmp	r3, #3
 800967c:	d016      	beq.n	80096ac <USBD_StdEPReq+0x150>
 800967e:	e04b      	b.n	8009718 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009680:	7bbb      	ldrb	r3, [r7, #14]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d00d      	beq.n	80096a2 <USBD_StdEPReq+0x146>
 8009686:	7bbb      	ldrb	r3, [r7, #14]
 8009688:	2b80      	cmp	r3, #128	@ 0x80
 800968a:	d00a      	beq.n	80096a2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800968c:	7bbb      	ldrb	r3, [r7, #14]
 800968e:	4619      	mov	r1, r3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f001 f99d 	bl	800a9d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009696:	2180      	movs	r1, #128	@ 0x80
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f001 f999 	bl	800a9d0 <USBD_LL_StallEP>
 800969e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80096a0:	e040      	b.n	8009724 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80096a2:	6839      	ldr	r1, [r7, #0]
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f000 fc68 	bl	8009f7a <USBD_CtlError>
              break;
 80096aa:	e03b      	b.n	8009724 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	885b      	ldrh	r3, [r3, #2]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d136      	bne.n	8009722 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80096b4:	7bbb      	ldrb	r3, [r7, #14]
 80096b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d004      	beq.n	80096c8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80096be:	7bbb      	ldrb	r3, [r7, #14]
 80096c0:	4619      	mov	r1, r3
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f001 f9a3 	bl	800aa0e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	f000 fd2d 	bl	800a128 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80096ce:	7bbb      	ldrb	r3, [r7, #14]
 80096d0:	4619      	mov	r1, r3
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f7ff fde4 	bl	80092a0 <USBD_CoreFindEP>
 80096d8:	4603      	mov	r3, r0
 80096da:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80096dc:	7b7b      	ldrb	r3, [r7, #13]
 80096de:	2bff      	cmp	r3, #255	@ 0xff
 80096e0:	d01f      	beq.n	8009722 <USBD_StdEPReq+0x1c6>
 80096e2:	7b7b      	ldrb	r3, [r7, #13]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d11c      	bne.n	8009722 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80096e8:	7b7a      	ldrb	r2, [r7, #13]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80096f0:	7b7a      	ldrb	r2, [r7, #13]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	32ae      	adds	r2, #174	@ 0xae
 80096f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096fa:	689b      	ldr	r3, [r3, #8]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d010      	beq.n	8009722 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009700:	7b7a      	ldrb	r2, [r7, #13]
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	32ae      	adds	r2, #174	@ 0xae
 8009706:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800970a:	689b      	ldr	r3, [r3, #8]
 800970c:	6839      	ldr	r1, [r7, #0]
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	4798      	blx	r3
 8009712:	4603      	mov	r3, r0
 8009714:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009716:	e004      	b.n	8009722 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009718:	6839      	ldr	r1, [r7, #0]
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	f000 fc2d 	bl	8009f7a <USBD_CtlError>
              break;
 8009720:	e000      	b.n	8009724 <USBD_StdEPReq+0x1c8>
              break;
 8009722:	bf00      	nop
          }
          break;
 8009724:	e0ab      	b.n	800987e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800972c:	b2db      	uxtb	r3, r3
 800972e:	2b02      	cmp	r3, #2
 8009730:	d002      	beq.n	8009738 <USBD_StdEPReq+0x1dc>
 8009732:	2b03      	cmp	r3, #3
 8009734:	d032      	beq.n	800979c <USBD_StdEPReq+0x240>
 8009736:	e097      	b.n	8009868 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009738:	7bbb      	ldrb	r3, [r7, #14]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d007      	beq.n	800974e <USBD_StdEPReq+0x1f2>
 800973e:	7bbb      	ldrb	r3, [r7, #14]
 8009740:	2b80      	cmp	r3, #128	@ 0x80
 8009742:	d004      	beq.n	800974e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009744:	6839      	ldr	r1, [r7, #0]
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f000 fc17 	bl	8009f7a <USBD_CtlError>
                break;
 800974c:	e091      	b.n	8009872 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800974e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009752:	2b00      	cmp	r3, #0
 8009754:	da0b      	bge.n	800976e <USBD_StdEPReq+0x212>
 8009756:	7bbb      	ldrb	r3, [r7, #14]
 8009758:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800975c:	4613      	mov	r3, r2
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	4413      	add	r3, r2
 8009762:	009b      	lsls	r3, r3, #2
 8009764:	3310      	adds	r3, #16
 8009766:	687a      	ldr	r2, [r7, #4]
 8009768:	4413      	add	r3, r2
 800976a:	3304      	adds	r3, #4
 800976c:	e00b      	b.n	8009786 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800976e:	7bbb      	ldrb	r3, [r7, #14]
 8009770:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009774:	4613      	mov	r3, r2
 8009776:	009b      	lsls	r3, r3, #2
 8009778:	4413      	add	r3, r2
 800977a:	009b      	lsls	r3, r3, #2
 800977c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009780:	687a      	ldr	r2, [r7, #4]
 8009782:	4413      	add	r3, r2
 8009784:	3304      	adds	r3, #4
 8009786:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	2200      	movs	r2, #0
 800978c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	2202      	movs	r2, #2
 8009792:	4619      	mov	r1, r3
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f000 fc6d 	bl	800a074 <USBD_CtlSendData>
              break;
 800979a:	e06a      	b.n	8009872 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800979c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	da11      	bge.n	80097c8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80097a4:	7bbb      	ldrb	r3, [r7, #14]
 80097a6:	f003 020f 	and.w	r2, r3, #15
 80097aa:	6879      	ldr	r1, [r7, #4]
 80097ac:	4613      	mov	r3, r2
 80097ae:	009b      	lsls	r3, r3, #2
 80097b0:	4413      	add	r3, r2
 80097b2:	009b      	lsls	r3, r3, #2
 80097b4:	440b      	add	r3, r1
 80097b6:	3324      	adds	r3, #36	@ 0x24
 80097b8:	881b      	ldrh	r3, [r3, #0]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d117      	bne.n	80097ee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80097be:	6839      	ldr	r1, [r7, #0]
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f000 fbda 	bl	8009f7a <USBD_CtlError>
                  break;
 80097c6:	e054      	b.n	8009872 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80097c8:	7bbb      	ldrb	r3, [r7, #14]
 80097ca:	f003 020f 	and.w	r2, r3, #15
 80097ce:	6879      	ldr	r1, [r7, #4]
 80097d0:	4613      	mov	r3, r2
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	4413      	add	r3, r2
 80097d6:	009b      	lsls	r3, r3, #2
 80097d8:	440b      	add	r3, r1
 80097da:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80097de:	881b      	ldrh	r3, [r3, #0]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d104      	bne.n	80097ee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80097e4:	6839      	ldr	r1, [r7, #0]
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f000 fbc7 	bl	8009f7a <USBD_CtlError>
                  break;
 80097ec:	e041      	b.n	8009872 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	da0b      	bge.n	800980e <USBD_StdEPReq+0x2b2>
 80097f6:	7bbb      	ldrb	r3, [r7, #14]
 80097f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097fc:	4613      	mov	r3, r2
 80097fe:	009b      	lsls	r3, r3, #2
 8009800:	4413      	add	r3, r2
 8009802:	009b      	lsls	r3, r3, #2
 8009804:	3310      	adds	r3, #16
 8009806:	687a      	ldr	r2, [r7, #4]
 8009808:	4413      	add	r3, r2
 800980a:	3304      	adds	r3, #4
 800980c:	e00b      	b.n	8009826 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800980e:	7bbb      	ldrb	r3, [r7, #14]
 8009810:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009814:	4613      	mov	r3, r2
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	4413      	add	r3, r2
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009820:	687a      	ldr	r2, [r7, #4]
 8009822:	4413      	add	r3, r2
 8009824:	3304      	adds	r3, #4
 8009826:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009828:	7bbb      	ldrb	r3, [r7, #14]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d002      	beq.n	8009834 <USBD_StdEPReq+0x2d8>
 800982e:	7bbb      	ldrb	r3, [r7, #14]
 8009830:	2b80      	cmp	r3, #128	@ 0x80
 8009832:	d103      	bne.n	800983c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	2200      	movs	r2, #0
 8009838:	601a      	str	r2, [r3, #0]
 800983a:	e00e      	b.n	800985a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800983c:	7bbb      	ldrb	r3, [r7, #14]
 800983e:	4619      	mov	r1, r3
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f001 f903 	bl	800aa4c <USBD_LL_IsStallEP>
 8009846:	4603      	mov	r3, r0
 8009848:	2b00      	cmp	r3, #0
 800984a:	d003      	beq.n	8009854 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	2201      	movs	r2, #1
 8009850:	601a      	str	r2, [r3, #0]
 8009852:	e002      	b.n	800985a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	2200      	movs	r2, #0
 8009858:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	2202      	movs	r2, #2
 800985e:	4619      	mov	r1, r3
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f000 fc07 	bl	800a074 <USBD_CtlSendData>
              break;
 8009866:	e004      	b.n	8009872 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009868:	6839      	ldr	r1, [r7, #0]
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 fb85 	bl	8009f7a <USBD_CtlError>
              break;
 8009870:	bf00      	nop
          }
          break;
 8009872:	e004      	b.n	800987e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009874:	6839      	ldr	r1, [r7, #0]
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f000 fb7f 	bl	8009f7a <USBD_CtlError>
          break;
 800987c:	bf00      	nop
      }
      break;
 800987e:	e005      	b.n	800988c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009880:	6839      	ldr	r1, [r7, #0]
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f000 fb79 	bl	8009f7a <USBD_CtlError>
      break;
 8009888:	e000      	b.n	800988c <USBD_StdEPReq+0x330>
      break;
 800988a:	bf00      	nop
  }

  return ret;
 800988c:	7bfb      	ldrb	r3, [r7, #15]
}
 800988e:	4618      	mov	r0, r3
 8009890:	3710      	adds	r7, #16
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
	...

08009898 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b084      	sub	sp, #16
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80098a2:	2300      	movs	r3, #0
 80098a4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80098a6:	2300      	movs	r3, #0
 80098a8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80098aa:	2300      	movs	r3, #0
 80098ac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	885b      	ldrh	r3, [r3, #2]
 80098b2:	0a1b      	lsrs	r3, r3, #8
 80098b4:	b29b      	uxth	r3, r3
 80098b6:	3b01      	subs	r3, #1
 80098b8:	2b0e      	cmp	r3, #14
 80098ba:	f200 8152 	bhi.w	8009b62 <USBD_GetDescriptor+0x2ca>
 80098be:	a201      	add	r2, pc, #4	@ (adr r2, 80098c4 <USBD_GetDescriptor+0x2c>)
 80098c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098c4:	08009935 	.word	0x08009935
 80098c8:	0800994d 	.word	0x0800994d
 80098cc:	0800998d 	.word	0x0800998d
 80098d0:	08009b63 	.word	0x08009b63
 80098d4:	08009b63 	.word	0x08009b63
 80098d8:	08009b03 	.word	0x08009b03
 80098dc:	08009b2f 	.word	0x08009b2f
 80098e0:	08009b63 	.word	0x08009b63
 80098e4:	08009b63 	.word	0x08009b63
 80098e8:	08009b63 	.word	0x08009b63
 80098ec:	08009b63 	.word	0x08009b63
 80098f0:	08009b63 	.word	0x08009b63
 80098f4:	08009b63 	.word	0x08009b63
 80098f8:	08009b63 	.word	0x08009b63
 80098fc:	08009901 	.word	0x08009901
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009906:	69db      	ldr	r3, [r3, #28]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d00b      	beq.n	8009924 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009912:	69db      	ldr	r3, [r3, #28]
 8009914:	687a      	ldr	r2, [r7, #4]
 8009916:	7c12      	ldrb	r2, [r2, #16]
 8009918:	f107 0108 	add.w	r1, r7, #8
 800991c:	4610      	mov	r0, r2
 800991e:	4798      	blx	r3
 8009920:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009922:	e126      	b.n	8009b72 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009924:	6839      	ldr	r1, [r7, #0]
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f000 fb27 	bl	8009f7a <USBD_CtlError>
        err++;
 800992c:	7afb      	ldrb	r3, [r7, #11]
 800992e:	3301      	adds	r3, #1
 8009930:	72fb      	strb	r3, [r7, #11]
      break;
 8009932:	e11e      	b.n	8009b72 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	7c12      	ldrb	r2, [r2, #16]
 8009940:	f107 0108 	add.w	r1, r7, #8
 8009944:	4610      	mov	r0, r2
 8009946:	4798      	blx	r3
 8009948:	60f8      	str	r0, [r7, #12]
      break;
 800994a:	e112      	b.n	8009b72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	7c1b      	ldrb	r3, [r3, #16]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d10d      	bne.n	8009970 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800995a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800995c:	f107 0208 	add.w	r2, r7, #8
 8009960:	4610      	mov	r0, r2
 8009962:	4798      	blx	r3
 8009964:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	3301      	adds	r3, #1
 800996a:	2202      	movs	r2, #2
 800996c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800996e:	e100      	b.n	8009b72 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009978:	f107 0208 	add.w	r2, r7, #8
 800997c:	4610      	mov	r0, r2
 800997e:	4798      	blx	r3
 8009980:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	3301      	adds	r3, #1
 8009986:	2202      	movs	r2, #2
 8009988:	701a      	strb	r2, [r3, #0]
      break;
 800998a:	e0f2      	b.n	8009b72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	885b      	ldrh	r3, [r3, #2]
 8009990:	b2db      	uxtb	r3, r3
 8009992:	2b05      	cmp	r3, #5
 8009994:	f200 80ac 	bhi.w	8009af0 <USBD_GetDescriptor+0x258>
 8009998:	a201      	add	r2, pc, #4	@ (adr r2, 80099a0 <USBD_GetDescriptor+0x108>)
 800999a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800999e:	bf00      	nop
 80099a0:	080099b9 	.word	0x080099b9
 80099a4:	080099ed 	.word	0x080099ed
 80099a8:	08009a21 	.word	0x08009a21
 80099ac:	08009a55 	.word	0x08009a55
 80099b0:	08009a89 	.word	0x08009a89
 80099b4:	08009abd 	.word	0x08009abd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d00b      	beq.n	80099dc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	7c12      	ldrb	r2, [r2, #16]
 80099d0:	f107 0108 	add.w	r1, r7, #8
 80099d4:	4610      	mov	r0, r2
 80099d6:	4798      	blx	r3
 80099d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099da:	e091      	b.n	8009b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80099dc:	6839      	ldr	r1, [r7, #0]
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f000 facb 	bl	8009f7a <USBD_CtlError>
            err++;
 80099e4:	7afb      	ldrb	r3, [r7, #11]
 80099e6:	3301      	adds	r3, #1
 80099e8:	72fb      	strb	r3, [r7, #11]
          break;
 80099ea:	e089      	b.n	8009b00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d00b      	beq.n	8009a10 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099fe:	689b      	ldr	r3, [r3, #8]
 8009a00:	687a      	ldr	r2, [r7, #4]
 8009a02:	7c12      	ldrb	r2, [r2, #16]
 8009a04:	f107 0108 	add.w	r1, r7, #8
 8009a08:	4610      	mov	r0, r2
 8009a0a:	4798      	blx	r3
 8009a0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a0e:	e077      	b.n	8009b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009a10:	6839      	ldr	r1, [r7, #0]
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f000 fab1 	bl	8009f7a <USBD_CtlError>
            err++;
 8009a18:	7afb      	ldrb	r3, [r7, #11]
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	72fb      	strb	r3, [r7, #11]
          break;
 8009a1e:	e06f      	b.n	8009b00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d00b      	beq.n	8009a44 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a32:	68db      	ldr	r3, [r3, #12]
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	7c12      	ldrb	r2, [r2, #16]
 8009a38:	f107 0108 	add.w	r1, r7, #8
 8009a3c:	4610      	mov	r0, r2
 8009a3e:	4798      	blx	r3
 8009a40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a42:	e05d      	b.n	8009b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009a44:	6839      	ldr	r1, [r7, #0]
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f000 fa97 	bl	8009f7a <USBD_CtlError>
            err++;
 8009a4c:	7afb      	ldrb	r3, [r7, #11]
 8009a4e:	3301      	adds	r3, #1
 8009a50:	72fb      	strb	r3, [r7, #11]
          break;
 8009a52:	e055      	b.n	8009b00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a5a:	691b      	ldr	r3, [r3, #16]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d00b      	beq.n	8009a78 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	687a      	ldr	r2, [r7, #4]
 8009a6a:	7c12      	ldrb	r2, [r2, #16]
 8009a6c:	f107 0108 	add.w	r1, r7, #8
 8009a70:	4610      	mov	r0, r2
 8009a72:	4798      	blx	r3
 8009a74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a76:	e043      	b.n	8009b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009a78:	6839      	ldr	r1, [r7, #0]
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f000 fa7d 	bl	8009f7a <USBD_CtlError>
            err++;
 8009a80:	7afb      	ldrb	r3, [r7, #11]
 8009a82:	3301      	adds	r3, #1
 8009a84:	72fb      	strb	r3, [r7, #11]
          break;
 8009a86:	e03b      	b.n	8009b00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a8e:	695b      	ldr	r3, [r3, #20]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d00b      	beq.n	8009aac <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a9a:	695b      	ldr	r3, [r3, #20]
 8009a9c:	687a      	ldr	r2, [r7, #4]
 8009a9e:	7c12      	ldrb	r2, [r2, #16]
 8009aa0:	f107 0108 	add.w	r1, r7, #8
 8009aa4:	4610      	mov	r0, r2
 8009aa6:	4798      	blx	r3
 8009aa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009aaa:	e029      	b.n	8009b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009aac:	6839      	ldr	r1, [r7, #0]
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 fa63 	bl	8009f7a <USBD_CtlError>
            err++;
 8009ab4:	7afb      	ldrb	r3, [r7, #11]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	72fb      	strb	r3, [r7, #11]
          break;
 8009aba:	e021      	b.n	8009b00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ac2:	699b      	ldr	r3, [r3, #24]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d00b      	beq.n	8009ae0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ace:	699b      	ldr	r3, [r3, #24]
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	7c12      	ldrb	r2, [r2, #16]
 8009ad4:	f107 0108 	add.w	r1, r7, #8
 8009ad8:	4610      	mov	r0, r2
 8009ada:	4798      	blx	r3
 8009adc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ade:	e00f      	b.n	8009b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009ae0:	6839      	ldr	r1, [r7, #0]
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	f000 fa49 	bl	8009f7a <USBD_CtlError>
            err++;
 8009ae8:	7afb      	ldrb	r3, [r7, #11]
 8009aea:	3301      	adds	r3, #1
 8009aec:	72fb      	strb	r3, [r7, #11]
          break;
 8009aee:	e007      	b.n	8009b00 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009af0:	6839      	ldr	r1, [r7, #0]
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f000 fa41 	bl	8009f7a <USBD_CtlError>
          err++;
 8009af8:	7afb      	ldrb	r3, [r7, #11]
 8009afa:	3301      	adds	r3, #1
 8009afc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009afe:	bf00      	nop
      }
      break;
 8009b00:	e037      	b.n	8009b72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	7c1b      	ldrb	r3, [r3, #16]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d109      	bne.n	8009b1e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b12:	f107 0208 	add.w	r2, r7, #8
 8009b16:	4610      	mov	r0, r2
 8009b18:	4798      	blx	r3
 8009b1a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b1c:	e029      	b.n	8009b72 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009b1e:	6839      	ldr	r1, [r7, #0]
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 fa2a 	bl	8009f7a <USBD_CtlError>
        err++;
 8009b26:	7afb      	ldrb	r3, [r7, #11]
 8009b28:	3301      	adds	r3, #1
 8009b2a:	72fb      	strb	r3, [r7, #11]
      break;
 8009b2c:	e021      	b.n	8009b72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	7c1b      	ldrb	r3, [r3, #16]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d10d      	bne.n	8009b52 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b3e:	f107 0208 	add.w	r2, r7, #8
 8009b42:	4610      	mov	r0, r2
 8009b44:	4798      	blx	r3
 8009b46:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	2207      	movs	r2, #7
 8009b4e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b50:	e00f      	b.n	8009b72 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009b52:	6839      	ldr	r1, [r7, #0]
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 fa10 	bl	8009f7a <USBD_CtlError>
        err++;
 8009b5a:	7afb      	ldrb	r3, [r7, #11]
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	72fb      	strb	r3, [r7, #11]
      break;
 8009b60:	e007      	b.n	8009b72 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009b62:	6839      	ldr	r1, [r7, #0]
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f000 fa08 	bl	8009f7a <USBD_CtlError>
      err++;
 8009b6a:	7afb      	ldrb	r3, [r7, #11]
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	72fb      	strb	r3, [r7, #11]
      break;
 8009b70:	bf00      	nop
  }

  if (err != 0U)
 8009b72:	7afb      	ldrb	r3, [r7, #11]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d11e      	bne.n	8009bb6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	88db      	ldrh	r3, [r3, #6]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d016      	beq.n	8009bae <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009b80:	893b      	ldrh	r3, [r7, #8]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d00e      	beq.n	8009ba4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	88da      	ldrh	r2, [r3, #6]
 8009b8a:	893b      	ldrh	r3, [r7, #8]
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	bf28      	it	cs
 8009b90:	4613      	movcs	r3, r2
 8009b92:	b29b      	uxth	r3, r3
 8009b94:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009b96:	893b      	ldrh	r3, [r7, #8]
 8009b98:	461a      	mov	r2, r3
 8009b9a:	68f9      	ldr	r1, [r7, #12]
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 fa69 	bl	800a074 <USBD_CtlSendData>
 8009ba2:	e009      	b.n	8009bb8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009ba4:	6839      	ldr	r1, [r7, #0]
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f000 f9e7 	bl	8009f7a <USBD_CtlError>
 8009bac:	e004      	b.n	8009bb8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f000 faba 	bl	800a128 <USBD_CtlSendStatus>
 8009bb4:	e000      	b.n	8009bb8 <USBD_GetDescriptor+0x320>
    return;
 8009bb6:	bf00      	nop
  }
}
 8009bb8:	3710      	adds	r7, #16
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}
 8009bbe:	bf00      	nop

08009bc0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
 8009bc8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	889b      	ldrh	r3, [r3, #4]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d131      	bne.n	8009c36 <USBD_SetAddress+0x76>
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	88db      	ldrh	r3, [r3, #6]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d12d      	bne.n	8009c36 <USBD_SetAddress+0x76>
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	885b      	ldrh	r3, [r3, #2]
 8009bde:	2b7f      	cmp	r3, #127	@ 0x7f
 8009be0:	d829      	bhi.n	8009c36 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	885b      	ldrh	r3, [r3, #2]
 8009be6:	b2db      	uxtb	r3, r3
 8009be8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bec:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	2b03      	cmp	r3, #3
 8009bf8:	d104      	bne.n	8009c04 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009bfa:	6839      	ldr	r1, [r7, #0]
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 f9bc 	bl	8009f7a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c02:	e01d      	b.n	8009c40 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	7bfa      	ldrb	r2, [r7, #15]
 8009c08:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009c0c:	7bfb      	ldrb	r3, [r7, #15]
 8009c0e:	4619      	mov	r1, r3
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 ff47 	bl	800aaa4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009c16:	6878      	ldr	r0, [r7, #4]
 8009c18:	f000 fa86 	bl	800a128 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d004      	beq.n	8009c2c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2202      	movs	r2, #2
 8009c26:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c2a:	e009      	b.n	8009c40 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2201      	movs	r2, #1
 8009c30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c34:	e004      	b.n	8009c40 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009c36:	6839      	ldr	r1, [r7, #0]
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 f99e 	bl	8009f7a <USBD_CtlError>
  }
}
 8009c3e:	bf00      	nop
 8009c40:	bf00      	nop
 8009c42:	3710      	adds	r7, #16
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c52:	2300      	movs	r3, #0
 8009c54:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	885b      	ldrh	r3, [r3, #2]
 8009c5a:	b2da      	uxtb	r2, r3
 8009c5c:	4b4e      	ldr	r3, [pc, #312]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009c5e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009c60:	4b4d      	ldr	r3, [pc, #308]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	d905      	bls.n	8009c74 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009c68:	6839      	ldr	r1, [r7, #0]
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f000 f985 	bl	8009f7a <USBD_CtlError>
    return USBD_FAIL;
 8009c70:	2303      	movs	r3, #3
 8009c72:	e08c      	b.n	8009d8e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	2b02      	cmp	r3, #2
 8009c7e:	d002      	beq.n	8009c86 <USBD_SetConfig+0x3e>
 8009c80:	2b03      	cmp	r3, #3
 8009c82:	d029      	beq.n	8009cd8 <USBD_SetConfig+0x90>
 8009c84:	e075      	b.n	8009d72 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009c86:	4b44      	ldr	r3, [pc, #272]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009c88:	781b      	ldrb	r3, [r3, #0]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d020      	beq.n	8009cd0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009c8e:	4b42      	ldr	r3, [pc, #264]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	461a      	mov	r2, r3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009c98:	4b3f      	ldr	r3, [pc, #252]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009c9a:	781b      	ldrb	r3, [r3, #0]
 8009c9c:	4619      	mov	r1, r3
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f7fe ffb9 	bl	8008c16 <USBD_SetClassConfig>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009ca8:	7bfb      	ldrb	r3, [r7, #15]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d008      	beq.n	8009cc0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009cae:	6839      	ldr	r1, [r7, #0]
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f000 f962 	bl	8009f7a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2202      	movs	r2, #2
 8009cba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009cbe:	e065      	b.n	8009d8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 fa31 	bl	800a128 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2203      	movs	r2, #3
 8009cca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009cce:	e05d      	b.n	8009d8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f000 fa29 	bl	800a128 <USBD_CtlSendStatus>
      break;
 8009cd6:	e059      	b.n	8009d8c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009cd8:	4b2f      	ldr	r3, [pc, #188]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d112      	bne.n	8009d06 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2202      	movs	r2, #2
 8009ce4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009cea:	781b      	ldrb	r3, [r3, #0]
 8009cec:	461a      	mov	r2, r3
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009cf2:	4b29      	ldr	r3, [pc, #164]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	4619      	mov	r1, r3
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f7fe ffa8 	bl	8008c4e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f000 fa12 	bl	800a128 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009d04:	e042      	b.n	8009d8c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009d06:	4b24      	ldr	r3, [pc, #144]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009d08:	781b      	ldrb	r3, [r3, #0]
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	429a      	cmp	r2, r3
 8009d12:	d02a      	beq.n	8009d6a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	685b      	ldr	r3, [r3, #4]
 8009d18:	b2db      	uxtb	r3, r3
 8009d1a:	4619      	mov	r1, r3
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f7fe ff96 	bl	8008c4e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009d22:	4b1d      	ldr	r3, [pc, #116]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009d24:	781b      	ldrb	r3, [r3, #0]
 8009d26:	461a      	mov	r2, r3
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	4619      	mov	r1, r3
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f7fe ff6f 	bl	8008c16 <USBD_SetClassConfig>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009d3c:	7bfb      	ldrb	r3, [r7, #15]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d00f      	beq.n	8009d62 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009d42:	6839      	ldr	r1, [r7, #0]
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 f918 	bl	8009f7a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	b2db      	uxtb	r3, r3
 8009d50:	4619      	mov	r1, r3
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f7fe ff7b 	bl	8008c4e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2202      	movs	r2, #2
 8009d5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009d60:	e014      	b.n	8009d8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f000 f9e0 	bl	800a128 <USBD_CtlSendStatus>
      break;
 8009d68:	e010      	b.n	8009d8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f000 f9dc 	bl	800a128 <USBD_CtlSendStatus>
      break;
 8009d70:	e00c      	b.n	8009d8c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009d72:	6839      	ldr	r1, [r7, #0]
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 f900 	bl	8009f7a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009d7a:	4b07      	ldr	r3, [pc, #28]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	4619      	mov	r1, r3
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f7fe ff64 	bl	8008c4e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009d86:	2303      	movs	r3, #3
 8009d88:	73fb      	strb	r3, [r7, #15]
      break;
 8009d8a:	bf00      	nop
  }

  return ret;
 8009d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3710      	adds	r7, #16
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}
 8009d96:	bf00      	nop
 8009d98:	24000240 	.word	0x24000240

08009d9c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b082      	sub	sp, #8
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	88db      	ldrh	r3, [r3, #6]
 8009daa:	2b01      	cmp	r3, #1
 8009dac:	d004      	beq.n	8009db8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009dae:	6839      	ldr	r1, [r7, #0]
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 f8e2 	bl	8009f7a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009db6:	e023      	b.n	8009e00 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dbe:	b2db      	uxtb	r3, r3
 8009dc0:	2b02      	cmp	r3, #2
 8009dc2:	dc02      	bgt.n	8009dca <USBD_GetConfig+0x2e>
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	dc03      	bgt.n	8009dd0 <USBD_GetConfig+0x34>
 8009dc8:	e015      	b.n	8009df6 <USBD_GetConfig+0x5a>
 8009dca:	2b03      	cmp	r3, #3
 8009dcc:	d00b      	beq.n	8009de6 <USBD_GetConfig+0x4a>
 8009dce:	e012      	b.n	8009df6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	3308      	adds	r3, #8
 8009dda:	2201      	movs	r2, #1
 8009ddc:	4619      	mov	r1, r3
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f000 f948 	bl	800a074 <USBD_CtlSendData>
        break;
 8009de4:	e00c      	b.n	8009e00 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	3304      	adds	r3, #4
 8009dea:	2201      	movs	r2, #1
 8009dec:	4619      	mov	r1, r3
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 f940 	bl	800a074 <USBD_CtlSendData>
        break;
 8009df4:	e004      	b.n	8009e00 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009df6:	6839      	ldr	r1, [r7, #0]
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f000 f8be 	bl	8009f7a <USBD_CtlError>
        break;
 8009dfe:	bf00      	nop
}
 8009e00:	bf00      	nop
 8009e02:	3708      	adds	r7, #8
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b082      	sub	sp, #8
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
 8009e10:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e18:	b2db      	uxtb	r3, r3
 8009e1a:	3b01      	subs	r3, #1
 8009e1c:	2b02      	cmp	r3, #2
 8009e1e:	d81e      	bhi.n	8009e5e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	88db      	ldrh	r3, [r3, #6]
 8009e24:	2b02      	cmp	r3, #2
 8009e26:	d004      	beq.n	8009e32 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009e28:	6839      	ldr	r1, [r7, #0]
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 f8a5 	bl	8009f7a <USBD_CtlError>
        break;
 8009e30:	e01a      	b.n	8009e68 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2201      	movs	r2, #1
 8009e36:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d005      	beq.n	8009e4e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	68db      	ldr	r3, [r3, #12]
 8009e46:	f043 0202 	orr.w	r2, r3, #2
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	330c      	adds	r3, #12
 8009e52:	2202      	movs	r2, #2
 8009e54:	4619      	mov	r1, r3
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f000 f90c 	bl	800a074 <USBD_CtlSendData>
      break;
 8009e5c:	e004      	b.n	8009e68 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009e5e:	6839      	ldr	r1, [r7, #0]
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f000 f88a 	bl	8009f7a <USBD_CtlError>
      break;
 8009e66:	bf00      	nop
  }
}
 8009e68:	bf00      	nop
 8009e6a:	3708      	adds	r7, #8
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}

08009e70 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
 8009e78:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	885b      	ldrh	r3, [r3, #2]
 8009e7e:	2b01      	cmp	r3, #1
 8009e80:	d107      	bne.n	8009e92 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2201      	movs	r2, #1
 8009e86:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 f94c 	bl	800a128 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009e90:	e013      	b.n	8009eba <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	885b      	ldrh	r3, [r3, #2]
 8009e96:	2b02      	cmp	r3, #2
 8009e98:	d10b      	bne.n	8009eb2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	889b      	ldrh	r3, [r3, #4]
 8009e9e:	0a1b      	lsrs	r3, r3, #8
 8009ea0:	b29b      	uxth	r3, r3
 8009ea2:	b2da      	uxtb	r2, r3
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 f93c 	bl	800a128 <USBD_CtlSendStatus>
}
 8009eb0:	e003      	b.n	8009eba <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009eb2:	6839      	ldr	r1, [r7, #0]
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f000 f860 	bl	8009f7a <USBD_CtlError>
}
 8009eba:	bf00      	nop
 8009ebc:	3708      	adds	r7, #8
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}

08009ec2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ec2:	b580      	push	{r7, lr}
 8009ec4:	b082      	sub	sp, #8
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	6078      	str	r0, [r7, #4]
 8009eca:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ed2:	b2db      	uxtb	r3, r3
 8009ed4:	3b01      	subs	r3, #1
 8009ed6:	2b02      	cmp	r3, #2
 8009ed8:	d80b      	bhi.n	8009ef2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	885b      	ldrh	r3, [r3, #2]
 8009ede:	2b01      	cmp	r3, #1
 8009ee0:	d10c      	bne.n	8009efc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f000 f91c 	bl	800a128 <USBD_CtlSendStatus>
      }
      break;
 8009ef0:	e004      	b.n	8009efc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009ef2:	6839      	ldr	r1, [r7, #0]
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f000 f840 	bl	8009f7a <USBD_CtlError>
      break;
 8009efa:	e000      	b.n	8009efe <USBD_ClrFeature+0x3c>
      break;
 8009efc:	bf00      	nop
  }
}
 8009efe:	bf00      	nop
 8009f00:	3708      	adds	r7, #8
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}

08009f06 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009f06:	b580      	push	{r7, lr}
 8009f08:	b084      	sub	sp, #16
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	6078      	str	r0, [r7, #4]
 8009f0e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	781a      	ldrb	r2, [r3, #0]
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	3301      	adds	r3, #1
 8009f20:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	781a      	ldrb	r2, [r3, #0]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009f30:	68f8      	ldr	r0, [r7, #12]
 8009f32:	f7ff fa16 	bl	8009362 <SWAPBYTE>
 8009f36:	4603      	mov	r3, r0
 8009f38:	461a      	mov	r2, r3
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	3301      	adds	r3, #1
 8009f42:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	3301      	adds	r3, #1
 8009f48:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009f4a:	68f8      	ldr	r0, [r7, #12]
 8009f4c:	f7ff fa09 	bl	8009362 <SWAPBYTE>
 8009f50:	4603      	mov	r3, r0
 8009f52:	461a      	mov	r2, r3
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	3301      	adds	r3, #1
 8009f5c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	3301      	adds	r3, #1
 8009f62:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009f64:	68f8      	ldr	r0, [r7, #12]
 8009f66:	f7ff f9fc 	bl	8009362 <SWAPBYTE>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	80da      	strh	r2, [r3, #6]
}
 8009f72:	bf00      	nop
 8009f74:	3710      	adds	r7, #16
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	b082      	sub	sp, #8
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
 8009f82:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f84:	2180      	movs	r1, #128	@ 0x80
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 fd22 	bl	800a9d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009f8c:	2100      	movs	r1, #0
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 fd1e 	bl	800a9d0 <USBD_LL_StallEP>
}
 8009f94:	bf00      	nop
 8009f96:	3708      	adds	r7, #8
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}

08009f9c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b086      	sub	sp, #24
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	60f8      	str	r0, [r7, #12]
 8009fa4:	60b9      	str	r1, [r7, #8]
 8009fa6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d042      	beq.n	800a038 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009fb6:	6938      	ldr	r0, [r7, #16]
 8009fb8:	f000 f842 	bl	800a040 <USBD_GetLen>
 8009fbc:	4603      	mov	r3, r0
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	005b      	lsls	r3, r3, #1
 8009fc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fc6:	d808      	bhi.n	8009fda <USBD_GetString+0x3e>
 8009fc8:	6938      	ldr	r0, [r7, #16]
 8009fca:	f000 f839 	bl	800a040 <USBD_GetLen>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	b29b      	uxth	r3, r3
 8009fd4:	005b      	lsls	r3, r3, #1
 8009fd6:	b29a      	uxth	r2, r3
 8009fd8:	e001      	b.n	8009fde <USBD_GetString+0x42>
 8009fda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009fe2:	7dfb      	ldrb	r3, [r7, #23]
 8009fe4:	68ba      	ldr	r2, [r7, #8]
 8009fe6:	4413      	add	r3, r2
 8009fe8:	687a      	ldr	r2, [r7, #4]
 8009fea:	7812      	ldrb	r2, [r2, #0]
 8009fec:	701a      	strb	r2, [r3, #0]
  idx++;
 8009fee:	7dfb      	ldrb	r3, [r7, #23]
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009ff4:	7dfb      	ldrb	r3, [r7, #23]
 8009ff6:	68ba      	ldr	r2, [r7, #8]
 8009ff8:	4413      	add	r3, r2
 8009ffa:	2203      	movs	r2, #3
 8009ffc:	701a      	strb	r2, [r3, #0]
  idx++;
 8009ffe:	7dfb      	ldrb	r3, [r7, #23]
 800a000:	3301      	adds	r3, #1
 800a002:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a004:	e013      	b.n	800a02e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a006:	7dfb      	ldrb	r3, [r7, #23]
 800a008:	68ba      	ldr	r2, [r7, #8]
 800a00a:	4413      	add	r3, r2
 800a00c:	693a      	ldr	r2, [r7, #16]
 800a00e:	7812      	ldrb	r2, [r2, #0]
 800a010:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	3301      	adds	r3, #1
 800a016:	613b      	str	r3, [r7, #16]
    idx++;
 800a018:	7dfb      	ldrb	r3, [r7, #23]
 800a01a:	3301      	adds	r3, #1
 800a01c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a01e:	7dfb      	ldrb	r3, [r7, #23]
 800a020:	68ba      	ldr	r2, [r7, #8]
 800a022:	4413      	add	r3, r2
 800a024:	2200      	movs	r2, #0
 800a026:	701a      	strb	r2, [r3, #0]
    idx++;
 800a028:	7dfb      	ldrb	r3, [r7, #23]
 800a02a:	3301      	adds	r3, #1
 800a02c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d1e7      	bne.n	800a006 <USBD_GetString+0x6a>
 800a036:	e000      	b.n	800a03a <USBD_GetString+0x9e>
    return;
 800a038:	bf00      	nop
  }
}
 800a03a:	3718      	adds	r7, #24
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a040:	b480      	push	{r7}
 800a042:	b085      	sub	sp, #20
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a048:	2300      	movs	r3, #0
 800a04a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a050:	e005      	b.n	800a05e <USBD_GetLen+0x1e>
  {
    len++;
 800a052:	7bfb      	ldrb	r3, [r7, #15]
 800a054:	3301      	adds	r3, #1
 800a056:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	3301      	adds	r3, #1
 800a05c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	781b      	ldrb	r3, [r3, #0]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d1f5      	bne.n	800a052 <USBD_GetLen+0x12>
  }

  return len;
 800a066:	7bfb      	ldrb	r3, [r7, #15]
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3714      	adds	r7, #20
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr

0800a074 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b084      	sub	sp, #16
 800a078:	af00      	add	r7, sp, #0
 800a07a:	60f8      	str	r0, [r7, #12]
 800a07c:	60b9      	str	r1, [r7, #8]
 800a07e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2202      	movs	r2, #2
 800a084:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	687a      	ldr	r2, [r7, #4]
 800a08c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	687a      	ldr	r2, [r7, #4]
 800a092:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	68ba      	ldr	r2, [r7, #8]
 800a098:	2100      	movs	r1, #0
 800a09a:	68f8      	ldr	r0, [r7, #12]
 800a09c:	f000 fd21 	bl	800aae2 <USBD_LL_Transmit>

  return USBD_OK;
 800a0a0:	2300      	movs	r3, #0
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3710      	adds	r7, #16
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}

0800a0aa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a0aa:	b580      	push	{r7, lr}
 800a0ac:	b084      	sub	sp, #16
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	60f8      	str	r0, [r7, #12]
 800a0b2:	60b9      	str	r1, [r7, #8]
 800a0b4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	68ba      	ldr	r2, [r7, #8]
 800a0ba:	2100      	movs	r1, #0
 800a0bc:	68f8      	ldr	r0, [r7, #12]
 800a0be:	f000 fd10 	bl	800aae2 <USBD_LL_Transmit>

  return USBD_OK;
 800a0c2:	2300      	movs	r3, #0
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3710      	adds	r7, #16
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	60f8      	str	r0, [r7, #12]
 800a0d4:	60b9      	str	r1, [r7, #8]
 800a0d6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2203      	movs	r2, #3
 800a0dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	687a      	ldr	r2, [r7, #4]
 800a0e4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	687a      	ldr	r2, [r7, #4]
 800a0ec:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	68ba      	ldr	r2, [r7, #8]
 800a0f4:	2100      	movs	r1, #0
 800a0f6:	68f8      	ldr	r0, [r7, #12]
 800a0f8:	f000 fd14 	bl	800ab24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a0fc:	2300      	movs	r3, #0
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3710      	adds	r7, #16
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}

0800a106 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a106:	b580      	push	{r7, lr}
 800a108:	b084      	sub	sp, #16
 800a10a:	af00      	add	r7, sp, #0
 800a10c:	60f8      	str	r0, [r7, #12]
 800a10e:	60b9      	str	r1, [r7, #8]
 800a110:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	68ba      	ldr	r2, [r7, #8]
 800a116:	2100      	movs	r1, #0
 800a118:	68f8      	ldr	r0, [r7, #12]
 800a11a:	f000 fd03 	bl	800ab24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a11e:	2300      	movs	r3, #0
}
 800a120:	4618      	mov	r0, r3
 800a122:	3710      	adds	r7, #16
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}

0800a128 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b082      	sub	sp, #8
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2204      	movs	r2, #4
 800a134:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a138:	2300      	movs	r3, #0
 800a13a:	2200      	movs	r2, #0
 800a13c:	2100      	movs	r1, #0
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f000 fccf 	bl	800aae2 <USBD_LL_Transmit>

  return USBD_OK;
 800a144:	2300      	movs	r3, #0
}
 800a146:	4618      	mov	r0, r3
 800a148:	3708      	adds	r7, #8
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}

0800a14e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a14e:	b580      	push	{r7, lr}
 800a150:	b082      	sub	sp, #8
 800a152:	af00      	add	r7, sp, #0
 800a154:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2205      	movs	r2, #5
 800a15a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a15e:	2300      	movs	r3, #0
 800a160:	2200      	movs	r2, #0
 800a162:	2100      	movs	r1, #0
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 fcdd 	bl	800ab24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a16a:	2300      	movs	r3, #0
}
 800a16c:	4618      	mov	r0, r3
 800a16e:	3708      	adds	r7, #8
 800a170:	46bd      	mov	sp, r7
 800a172:	bd80      	pop	{r7, pc}

0800a174 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a178:	2200      	movs	r2, #0
 800a17a:	4913      	ldr	r1, [pc, #76]	@ (800a1c8 <MX_USB_DEVICE_Init+0x54>)
 800a17c:	4813      	ldr	r0, [pc, #76]	@ (800a1cc <MX_USB_DEVICE_Init+0x58>)
 800a17e:	f7fe fccd 	bl	8008b1c <USBD_Init>
 800a182:	4603      	mov	r3, r0
 800a184:	2b00      	cmp	r3, #0
 800a186:	d001      	beq.n	800a18c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a188:	f7f6 fcd2 	bl	8000b30 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a18c:	4910      	ldr	r1, [pc, #64]	@ (800a1d0 <MX_USB_DEVICE_Init+0x5c>)
 800a18e:	480f      	ldr	r0, [pc, #60]	@ (800a1cc <MX_USB_DEVICE_Init+0x58>)
 800a190:	f7fe fcf4 	bl	8008b7c <USBD_RegisterClass>
 800a194:	4603      	mov	r3, r0
 800a196:	2b00      	cmp	r3, #0
 800a198:	d001      	beq.n	800a19e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a19a:	f7f6 fcc9 	bl	8000b30 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a19e:	490d      	ldr	r1, [pc, #52]	@ (800a1d4 <MX_USB_DEVICE_Init+0x60>)
 800a1a0:	480a      	ldr	r0, [pc, #40]	@ (800a1cc <MX_USB_DEVICE_Init+0x58>)
 800a1a2:	f7fe fbeb 	bl	800897c <USBD_CDC_RegisterInterface>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d001      	beq.n	800a1b0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a1ac:	f7f6 fcc0 	bl	8000b30 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a1b0:	4806      	ldr	r0, [pc, #24]	@ (800a1cc <MX_USB_DEVICE_Init+0x58>)
 800a1b2:	f7fe fd19 	bl	8008be8 <USBD_Start>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d001      	beq.n	800a1c0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a1bc:	f7f6 fcb8 	bl	8000b30 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800a1c0:	f7f8 fe84 	bl	8002ecc <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a1c4:	bf00      	nop
 800a1c6:	bd80      	pop	{r7, pc}
 800a1c8:	240000cc 	.word	0x240000cc
 800a1cc:	24000244 	.word	0x24000244
 800a1d0:	24000038 	.word	0x24000038
 800a1d4:	240000b8 	.word	0x240000b8

0800a1d8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a1dc:	2200      	movs	r2, #0
 800a1de:	4905      	ldr	r1, [pc, #20]	@ (800a1f4 <CDC_Init_FS+0x1c>)
 800a1e0:	4805      	ldr	r0, [pc, #20]	@ (800a1f8 <CDC_Init_FS+0x20>)
 800a1e2:	f7fe fbe5 	bl	80089b0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a1e6:	4905      	ldr	r1, [pc, #20]	@ (800a1fc <CDC_Init_FS+0x24>)
 800a1e8:	4803      	ldr	r0, [pc, #12]	@ (800a1f8 <CDC_Init_FS+0x20>)
 800a1ea:	f7fe fc03 	bl	80089f4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a1ee:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	bd80      	pop	{r7, pc}
 800a1f4:	24000d20 	.word	0x24000d20
 800a1f8:	24000244 	.word	0x24000244
 800a1fc:	24000520 	.word	0x24000520

0800a200 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a200:	b480      	push	{r7}
 800a202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a204:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a206:	4618      	mov	r0, r3
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr

0800a210 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
 800a216:	4603      	mov	r3, r0
 800a218:	6039      	str	r1, [r7, #0]
 800a21a:	71fb      	strb	r3, [r7, #7]
 800a21c:	4613      	mov	r3, r2
 800a21e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a220:	79fb      	ldrb	r3, [r7, #7]
 800a222:	2b23      	cmp	r3, #35	@ 0x23
 800a224:	d84a      	bhi.n	800a2bc <CDC_Control_FS+0xac>
 800a226:	a201      	add	r2, pc, #4	@ (adr r2, 800a22c <CDC_Control_FS+0x1c>)
 800a228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a22c:	0800a2bd 	.word	0x0800a2bd
 800a230:	0800a2bd 	.word	0x0800a2bd
 800a234:	0800a2bd 	.word	0x0800a2bd
 800a238:	0800a2bd 	.word	0x0800a2bd
 800a23c:	0800a2bd 	.word	0x0800a2bd
 800a240:	0800a2bd 	.word	0x0800a2bd
 800a244:	0800a2bd 	.word	0x0800a2bd
 800a248:	0800a2bd 	.word	0x0800a2bd
 800a24c:	0800a2bd 	.word	0x0800a2bd
 800a250:	0800a2bd 	.word	0x0800a2bd
 800a254:	0800a2bd 	.word	0x0800a2bd
 800a258:	0800a2bd 	.word	0x0800a2bd
 800a25c:	0800a2bd 	.word	0x0800a2bd
 800a260:	0800a2bd 	.word	0x0800a2bd
 800a264:	0800a2bd 	.word	0x0800a2bd
 800a268:	0800a2bd 	.word	0x0800a2bd
 800a26c:	0800a2bd 	.word	0x0800a2bd
 800a270:	0800a2bd 	.word	0x0800a2bd
 800a274:	0800a2bd 	.word	0x0800a2bd
 800a278:	0800a2bd 	.word	0x0800a2bd
 800a27c:	0800a2bd 	.word	0x0800a2bd
 800a280:	0800a2bd 	.word	0x0800a2bd
 800a284:	0800a2bd 	.word	0x0800a2bd
 800a288:	0800a2bd 	.word	0x0800a2bd
 800a28c:	0800a2bd 	.word	0x0800a2bd
 800a290:	0800a2bd 	.word	0x0800a2bd
 800a294:	0800a2bd 	.word	0x0800a2bd
 800a298:	0800a2bd 	.word	0x0800a2bd
 800a29c:	0800a2bd 	.word	0x0800a2bd
 800a2a0:	0800a2bd 	.word	0x0800a2bd
 800a2a4:	0800a2bd 	.word	0x0800a2bd
 800a2a8:	0800a2bd 	.word	0x0800a2bd
 800a2ac:	0800a2bd 	.word	0x0800a2bd
 800a2b0:	0800a2bd 	.word	0x0800a2bd
 800a2b4:	0800a2bd 	.word	0x0800a2bd
 800a2b8:	0800a2bd 	.word	0x0800a2bd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a2bc:	bf00      	nop
  }

  return (USBD_OK);
 800a2be:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	370c      	adds	r7, #12
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ca:	4770      	bx	lr

0800a2cc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
 800a2d4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a2d6:	6879      	ldr	r1, [r7, #4]
 800a2d8:	4805      	ldr	r0, [pc, #20]	@ (800a2f0 <CDC_Receive_FS+0x24>)
 800a2da:	f7fe fb8b 	bl	80089f4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a2de:	4804      	ldr	r0, [pc, #16]	@ (800a2f0 <CDC_Receive_FS+0x24>)
 800a2e0:	f7fe fbe6 	bl	8008ab0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a2e4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3708      	adds	r7, #8
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}
 800a2ee:	bf00      	nop
 800a2f0:	24000244 	.word	0x24000244

0800a2f4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b084      	sub	sp, #16
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	460b      	mov	r3, r1
 800a2fe:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a300:	2300      	movs	r3, #0
 800a302:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a304:	4b0d      	ldr	r3, [pc, #52]	@ (800a33c <CDC_Transmit_FS+0x48>)
 800a306:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a30a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a312:	2b00      	cmp	r3, #0
 800a314:	d001      	beq.n	800a31a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a316:	2301      	movs	r3, #1
 800a318:	e00b      	b.n	800a332 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a31a:	887b      	ldrh	r3, [r7, #2]
 800a31c:	461a      	mov	r2, r3
 800a31e:	6879      	ldr	r1, [r7, #4]
 800a320:	4806      	ldr	r0, [pc, #24]	@ (800a33c <CDC_Transmit_FS+0x48>)
 800a322:	f7fe fb45 	bl	80089b0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a326:	4805      	ldr	r0, [pc, #20]	@ (800a33c <CDC_Transmit_FS+0x48>)
 800a328:	f7fe fb82 	bl	8008a30 <USBD_CDC_TransmitPacket>
 800a32c:	4603      	mov	r3, r0
 800a32e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a330:	7bfb      	ldrb	r3, [r7, #15]
}
 800a332:	4618      	mov	r0, r3
 800a334:	3710      	adds	r7, #16
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	bf00      	nop
 800a33c:	24000244 	.word	0x24000244

0800a340 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a340:	b480      	push	{r7}
 800a342:	b087      	sub	sp, #28
 800a344:	af00      	add	r7, sp, #0
 800a346:	60f8      	str	r0, [r7, #12]
 800a348:	60b9      	str	r1, [r7, #8]
 800a34a:	4613      	mov	r3, r2
 800a34c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a34e:	2300      	movs	r3, #0
 800a350:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a352:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a356:	4618      	mov	r0, r3
 800a358:	371c      	adds	r7, #28
 800a35a:	46bd      	mov	sp, r7
 800a35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a360:	4770      	bx	lr
	...

0800a364 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a364:	b480      	push	{r7}
 800a366:	b083      	sub	sp, #12
 800a368:	af00      	add	r7, sp, #0
 800a36a:	4603      	mov	r3, r0
 800a36c:	6039      	str	r1, [r7, #0]
 800a36e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	2212      	movs	r2, #18
 800a374:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a376:	4b03      	ldr	r3, [pc, #12]	@ (800a384 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a378:	4618      	mov	r0, r3
 800a37a:	370c      	adds	r7, #12
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr
 800a384:	240000ec 	.word	0x240000ec

0800a388 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a388:	b480      	push	{r7}
 800a38a:	b083      	sub	sp, #12
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	4603      	mov	r3, r0
 800a390:	6039      	str	r1, [r7, #0]
 800a392:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	2204      	movs	r2, #4
 800a398:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a39a:	4b03      	ldr	r3, [pc, #12]	@ (800a3a8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	370c      	adds	r7, #12
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr
 800a3a8:	24000100 	.word	0x24000100

0800a3ac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b082      	sub	sp, #8
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	6039      	str	r1, [r7, #0]
 800a3b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a3b8:	79fb      	ldrb	r3, [r7, #7]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d105      	bne.n	800a3ca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a3be:	683a      	ldr	r2, [r7, #0]
 800a3c0:	4907      	ldr	r1, [pc, #28]	@ (800a3e0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a3c2:	4808      	ldr	r0, [pc, #32]	@ (800a3e4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a3c4:	f7ff fdea 	bl	8009f9c <USBD_GetString>
 800a3c8:	e004      	b.n	800a3d4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a3ca:	683a      	ldr	r2, [r7, #0]
 800a3cc:	4904      	ldr	r1, [pc, #16]	@ (800a3e0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a3ce:	4805      	ldr	r0, [pc, #20]	@ (800a3e4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a3d0:	f7ff fde4 	bl	8009f9c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a3d4:	4b02      	ldr	r3, [pc, #8]	@ (800a3e0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3708      	adds	r7, #8
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	24001520 	.word	0x24001520
 800a3e4:	0800b594 	.word	0x0800b594

0800a3e8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b082      	sub	sp, #8
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	6039      	str	r1, [r7, #0]
 800a3f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a3f4:	683a      	ldr	r2, [r7, #0]
 800a3f6:	4904      	ldr	r1, [pc, #16]	@ (800a408 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a3f8:	4804      	ldr	r0, [pc, #16]	@ (800a40c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a3fa:	f7ff fdcf 	bl	8009f9c <USBD_GetString>
  return USBD_StrDesc;
 800a3fe:	4b02      	ldr	r3, [pc, #8]	@ (800a408 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a400:	4618      	mov	r0, r3
 800a402:	3708      	adds	r7, #8
 800a404:	46bd      	mov	sp, r7
 800a406:	bd80      	pop	{r7, pc}
 800a408:	24001520 	.word	0x24001520
 800a40c:	0800b5ac 	.word	0x0800b5ac

0800a410 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b082      	sub	sp, #8
 800a414:	af00      	add	r7, sp, #0
 800a416:	4603      	mov	r3, r0
 800a418:	6039      	str	r1, [r7, #0]
 800a41a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a41c:	683b      	ldr	r3, [r7, #0]
 800a41e:	221a      	movs	r2, #26
 800a420:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a422:	f000 f843 	bl	800a4ac <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a426:	4b02      	ldr	r3, [pc, #8]	@ (800a430 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3708      	adds	r7, #8
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}
 800a430:	24000104 	.word	0x24000104

0800a434 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b082      	sub	sp, #8
 800a438:	af00      	add	r7, sp, #0
 800a43a:	4603      	mov	r3, r0
 800a43c:	6039      	str	r1, [r7, #0]
 800a43e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a440:	79fb      	ldrb	r3, [r7, #7]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d105      	bne.n	800a452 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a446:	683a      	ldr	r2, [r7, #0]
 800a448:	4907      	ldr	r1, [pc, #28]	@ (800a468 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a44a:	4808      	ldr	r0, [pc, #32]	@ (800a46c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a44c:	f7ff fda6 	bl	8009f9c <USBD_GetString>
 800a450:	e004      	b.n	800a45c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a452:	683a      	ldr	r2, [r7, #0]
 800a454:	4904      	ldr	r1, [pc, #16]	@ (800a468 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a456:	4805      	ldr	r0, [pc, #20]	@ (800a46c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a458:	f7ff fda0 	bl	8009f9c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a45c:	4b02      	ldr	r3, [pc, #8]	@ (800a468 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3708      	adds	r7, #8
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}
 800a466:	bf00      	nop
 800a468:	24001520 	.word	0x24001520
 800a46c:	0800b5c0 	.word	0x0800b5c0

0800a470 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b082      	sub	sp, #8
 800a474:	af00      	add	r7, sp, #0
 800a476:	4603      	mov	r3, r0
 800a478:	6039      	str	r1, [r7, #0]
 800a47a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a47c:	79fb      	ldrb	r3, [r7, #7]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d105      	bne.n	800a48e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a482:	683a      	ldr	r2, [r7, #0]
 800a484:	4907      	ldr	r1, [pc, #28]	@ (800a4a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a486:	4808      	ldr	r0, [pc, #32]	@ (800a4a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a488:	f7ff fd88 	bl	8009f9c <USBD_GetString>
 800a48c:	e004      	b.n	800a498 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a48e:	683a      	ldr	r2, [r7, #0]
 800a490:	4904      	ldr	r1, [pc, #16]	@ (800a4a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a492:	4805      	ldr	r0, [pc, #20]	@ (800a4a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a494:	f7ff fd82 	bl	8009f9c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a498:	4b02      	ldr	r3, [pc, #8]	@ (800a4a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3708      	adds	r7, #8
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}
 800a4a2:	bf00      	nop
 800a4a4:	24001520 	.word	0x24001520
 800a4a8:	0800b5cc 	.word	0x0800b5cc

0800a4ac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b084      	sub	sp, #16
 800a4b0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a4b2:	4b0f      	ldr	r3, [pc, #60]	@ (800a4f0 <Get_SerialNum+0x44>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a4b8:	4b0e      	ldr	r3, [pc, #56]	@ (800a4f4 <Get_SerialNum+0x48>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a4be:	4b0e      	ldr	r3, [pc, #56]	@ (800a4f8 <Get_SerialNum+0x4c>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a4c4:	68fa      	ldr	r2, [r7, #12]
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	4413      	add	r3, r2
 800a4ca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d009      	beq.n	800a4e6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a4d2:	2208      	movs	r2, #8
 800a4d4:	4909      	ldr	r1, [pc, #36]	@ (800a4fc <Get_SerialNum+0x50>)
 800a4d6:	68f8      	ldr	r0, [r7, #12]
 800a4d8:	f000 f814 	bl	800a504 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a4dc:	2204      	movs	r2, #4
 800a4de:	4908      	ldr	r1, [pc, #32]	@ (800a500 <Get_SerialNum+0x54>)
 800a4e0:	68b8      	ldr	r0, [r7, #8]
 800a4e2:	f000 f80f 	bl	800a504 <IntToUnicode>
  }
}
 800a4e6:	bf00      	nop
 800a4e8:	3710      	adds	r7, #16
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bd80      	pop	{r7, pc}
 800a4ee:	bf00      	nop
 800a4f0:	1ff1e800 	.word	0x1ff1e800
 800a4f4:	1ff1e804 	.word	0x1ff1e804
 800a4f8:	1ff1e808 	.word	0x1ff1e808
 800a4fc:	24000106 	.word	0x24000106
 800a500:	24000116 	.word	0x24000116

0800a504 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a504:	b480      	push	{r7}
 800a506:	b087      	sub	sp, #28
 800a508:	af00      	add	r7, sp, #0
 800a50a:	60f8      	str	r0, [r7, #12]
 800a50c:	60b9      	str	r1, [r7, #8]
 800a50e:	4613      	mov	r3, r2
 800a510:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a512:	2300      	movs	r3, #0
 800a514:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a516:	2300      	movs	r3, #0
 800a518:	75fb      	strb	r3, [r7, #23]
 800a51a:	e027      	b.n	800a56c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	0f1b      	lsrs	r3, r3, #28
 800a520:	2b09      	cmp	r3, #9
 800a522:	d80b      	bhi.n	800a53c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	0f1b      	lsrs	r3, r3, #28
 800a528:	b2da      	uxtb	r2, r3
 800a52a:	7dfb      	ldrb	r3, [r7, #23]
 800a52c:	005b      	lsls	r3, r3, #1
 800a52e:	4619      	mov	r1, r3
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	440b      	add	r3, r1
 800a534:	3230      	adds	r2, #48	@ 0x30
 800a536:	b2d2      	uxtb	r2, r2
 800a538:	701a      	strb	r2, [r3, #0]
 800a53a:	e00a      	b.n	800a552 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	0f1b      	lsrs	r3, r3, #28
 800a540:	b2da      	uxtb	r2, r3
 800a542:	7dfb      	ldrb	r3, [r7, #23]
 800a544:	005b      	lsls	r3, r3, #1
 800a546:	4619      	mov	r1, r3
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	440b      	add	r3, r1
 800a54c:	3237      	adds	r2, #55	@ 0x37
 800a54e:	b2d2      	uxtb	r2, r2
 800a550:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	011b      	lsls	r3, r3, #4
 800a556:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a558:	7dfb      	ldrb	r3, [r7, #23]
 800a55a:	005b      	lsls	r3, r3, #1
 800a55c:	3301      	adds	r3, #1
 800a55e:	68ba      	ldr	r2, [r7, #8]
 800a560:	4413      	add	r3, r2
 800a562:	2200      	movs	r2, #0
 800a564:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a566:	7dfb      	ldrb	r3, [r7, #23]
 800a568:	3301      	adds	r3, #1
 800a56a:	75fb      	strb	r3, [r7, #23]
 800a56c:	7dfa      	ldrb	r2, [r7, #23]
 800a56e:	79fb      	ldrb	r3, [r7, #7]
 800a570:	429a      	cmp	r2, r3
 800a572:	d3d3      	bcc.n	800a51c <IntToUnicode+0x18>
  }
}
 800a574:	bf00      	nop
 800a576:	bf00      	nop
 800a578:	371c      	adds	r7, #28
 800a57a:	46bd      	mov	sp, r7
 800a57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a580:	4770      	bx	lr
	...

0800a584 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b0ba      	sub	sp, #232	@ 0xe8
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a58c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a590:	2200      	movs	r2, #0
 800a592:	601a      	str	r2, [r3, #0]
 800a594:	605a      	str	r2, [r3, #4]
 800a596:	609a      	str	r2, [r3, #8]
 800a598:	60da      	str	r2, [r3, #12]
 800a59a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a59c:	f107 0310 	add.w	r3, r7, #16
 800a5a0:	22c0      	movs	r2, #192	@ 0xc0
 800a5a2:	2100      	movs	r1, #0
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	f000 fb55 	bl	800ac54 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	4a34      	ldr	r2, [pc, #208]	@ (800a680 <HAL_PCD_MspInit+0xfc>)
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d161      	bne.n	800a678 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800a5b4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800a5b8:	f04f 0300 	mov.w	r3, #0
 800a5bc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800a5c0:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800a5c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a5c8:	f107 0310 	add.w	r3, r7, #16
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f7f9 fc73 	bl	8003eb8 <HAL_RCCEx_PeriphCLKConfig>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d001      	beq.n	800a5dc <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800a5d8:	f7f6 faaa 	bl	8000b30 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800a5dc:	f7f8 fc76 	bl	8002ecc <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a5e0:	4b28      	ldr	r3, [pc, #160]	@ (800a684 <HAL_PCD_MspInit+0x100>)
 800a5e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a5e6:	4a27      	ldr	r2, [pc, #156]	@ (800a684 <HAL_PCD_MspInit+0x100>)
 800a5e8:	f043 0301 	orr.w	r3, r3, #1
 800a5ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a5f0:	4b24      	ldr	r3, [pc, #144]	@ (800a684 <HAL_PCD_MspInit+0x100>)
 800a5f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a5f6:	f003 0301 	and.w	r3, r3, #1
 800a5fa:	60fb      	str	r3, [r7, #12]
 800a5fc:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800a5fe:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800a602:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a606:	2302      	movs	r3, #2
 800a608:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a60c:	2300      	movs	r3, #0
 800a60e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a612:	2300      	movs	r3, #0
 800a614:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800a618:	230a      	movs	r3, #10
 800a61a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a61e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a622:	4619      	mov	r1, r3
 800a624:	4818      	ldr	r0, [pc, #96]	@ (800a688 <HAL_PCD_MspInit+0x104>)
 800a626:	f7f6 ff61 	bl	80014ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a62a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a62e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a632:	2300      	movs	r3, #0
 800a634:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a638:	2300      	movs	r3, #0
 800a63a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a63e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a642:	4619      	mov	r1, r3
 800a644:	4810      	ldr	r0, [pc, #64]	@ (800a688 <HAL_PCD_MspInit+0x104>)
 800a646:	f7f6 ff51 	bl	80014ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a64a:	4b0e      	ldr	r3, [pc, #56]	@ (800a684 <HAL_PCD_MspInit+0x100>)
 800a64c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a650:	4a0c      	ldr	r2, [pc, #48]	@ (800a684 <HAL_PCD_MspInit+0x100>)
 800a652:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a656:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a65a:	4b0a      	ldr	r3, [pc, #40]	@ (800a684 <HAL_PCD_MspInit+0x100>)
 800a65c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a660:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a664:	60bb      	str	r3, [r7, #8]
 800a666:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a668:	2200      	movs	r2, #0
 800a66a:	2100      	movs	r1, #0
 800a66c:	2065      	movs	r0, #101	@ 0x65
 800a66e:	f7f6 fe84 	bl	800137a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a672:	2065      	movs	r0, #101	@ 0x65
 800a674:	f7f6 fe9b 	bl	80013ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a678:	bf00      	nop
 800a67a:	37e8      	adds	r7, #232	@ 0xe8
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}
 800a680:	40080000 	.word	0x40080000
 800a684:	58024400 	.word	0x58024400
 800a688:	58020000 	.word	0x58020000

0800a68c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b082      	sub	sp, #8
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a6a0:	4619      	mov	r1, r3
 800a6a2:	4610      	mov	r0, r2
 800a6a4:	f7fe faed 	bl	8008c82 <USBD_LL_SetupStage>
}
 800a6a8:	bf00      	nop
 800a6aa:	3708      	adds	r7, #8
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}

0800a6b0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b082      	sub	sp, #8
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
 800a6b8:	460b      	mov	r3, r1
 800a6ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a6c2:	78fa      	ldrb	r2, [r7, #3]
 800a6c4:	6879      	ldr	r1, [r7, #4]
 800a6c6:	4613      	mov	r3, r2
 800a6c8:	00db      	lsls	r3, r3, #3
 800a6ca:	4413      	add	r3, r2
 800a6cc:	009b      	lsls	r3, r3, #2
 800a6ce:	440b      	add	r3, r1
 800a6d0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a6d4:	681a      	ldr	r2, [r3, #0]
 800a6d6:	78fb      	ldrb	r3, [r7, #3]
 800a6d8:	4619      	mov	r1, r3
 800a6da:	f7fe fb27 	bl	8008d2c <USBD_LL_DataOutStage>
}
 800a6de:	bf00      	nop
 800a6e0:	3708      	adds	r7, #8
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}

0800a6e6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6e6:	b580      	push	{r7, lr}
 800a6e8:	b082      	sub	sp, #8
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	6078      	str	r0, [r7, #4]
 800a6ee:	460b      	mov	r3, r1
 800a6f0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a6f8:	78fa      	ldrb	r2, [r7, #3]
 800a6fa:	6879      	ldr	r1, [r7, #4]
 800a6fc:	4613      	mov	r3, r2
 800a6fe:	00db      	lsls	r3, r3, #3
 800a700:	4413      	add	r3, r2
 800a702:	009b      	lsls	r3, r3, #2
 800a704:	440b      	add	r3, r1
 800a706:	3320      	adds	r3, #32
 800a708:	681a      	ldr	r2, [r3, #0]
 800a70a:	78fb      	ldrb	r3, [r7, #3]
 800a70c:	4619      	mov	r1, r3
 800a70e:	f7fe fbc0 	bl	8008e92 <USBD_LL_DataInStage>
}
 800a712:	bf00      	nop
 800a714:	3708      	adds	r7, #8
 800a716:	46bd      	mov	sp, r7
 800a718:	bd80      	pop	{r7, pc}

0800a71a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a71a:	b580      	push	{r7, lr}
 800a71c:	b082      	sub	sp, #8
 800a71e:	af00      	add	r7, sp, #0
 800a720:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a728:	4618      	mov	r0, r3
 800a72a:	f7fe fcfa 	bl	8009122 <USBD_LL_SOF>
}
 800a72e:	bf00      	nop
 800a730:	3708      	adds	r7, #8
 800a732:	46bd      	mov	sp, r7
 800a734:	bd80      	pop	{r7, pc}

0800a736 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a736:	b580      	push	{r7, lr}
 800a738:	b084      	sub	sp, #16
 800a73a:	af00      	add	r7, sp, #0
 800a73c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a73e:	2301      	movs	r3, #1
 800a740:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	79db      	ldrb	r3, [r3, #7]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d102      	bne.n	800a750 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a74a:	2300      	movs	r3, #0
 800a74c:	73fb      	strb	r3, [r7, #15]
 800a74e:	e008      	b.n	800a762 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	79db      	ldrb	r3, [r3, #7]
 800a754:	2b02      	cmp	r3, #2
 800a756:	d102      	bne.n	800a75e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a758:	2301      	movs	r3, #1
 800a75a:	73fb      	strb	r3, [r7, #15]
 800a75c:	e001      	b.n	800a762 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a75e:	f7f6 f9e7 	bl	8000b30 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a768:	7bfa      	ldrb	r2, [r7, #15]
 800a76a:	4611      	mov	r1, r2
 800a76c:	4618      	mov	r0, r3
 800a76e:	f7fe fc94 	bl	800909a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a778:	4618      	mov	r0, r3
 800a77a:	f7fe fc3c 	bl	8008ff6 <USBD_LL_Reset>
}
 800a77e:	bf00      	nop
 800a780:	3710      	adds	r7, #16
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}
	...

0800a788 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b082      	sub	sp, #8
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a796:	4618      	mov	r0, r3
 800a798:	f7fe fc8f 	bl	80090ba <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	687a      	ldr	r2, [r7, #4]
 800a7a8:	6812      	ldr	r2, [r2, #0]
 800a7aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a7ae:	f043 0301 	orr.w	r3, r3, #1
 800a7b2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	7adb      	ldrb	r3, [r3, #11]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d005      	beq.n	800a7c8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a7bc:	4b04      	ldr	r3, [pc, #16]	@ (800a7d0 <HAL_PCD_SuspendCallback+0x48>)
 800a7be:	691b      	ldr	r3, [r3, #16]
 800a7c0:	4a03      	ldr	r2, [pc, #12]	@ (800a7d0 <HAL_PCD_SuspendCallback+0x48>)
 800a7c2:	f043 0306 	orr.w	r3, r3, #6
 800a7c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a7c8:	bf00      	nop
 800a7ca:	3708      	adds	r7, #8
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}
 800a7d0:	e000ed00 	.word	0xe000ed00

0800a7d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b082      	sub	sp, #8
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f7fe fc85 	bl	80090f2 <USBD_LL_Resume>
}
 800a7e8:	bf00      	nop
 800a7ea:	3708      	adds	r7, #8
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	bd80      	pop	{r7, pc}

0800a7f0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b082      	sub	sp, #8
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
 800a7f8:	460b      	mov	r3, r1
 800a7fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a802:	78fa      	ldrb	r2, [r7, #3]
 800a804:	4611      	mov	r1, r2
 800a806:	4618      	mov	r0, r3
 800a808:	f7fe fcdd 	bl	80091c6 <USBD_LL_IsoOUTIncomplete>
}
 800a80c:	bf00      	nop
 800a80e:	3708      	adds	r7, #8
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b082      	sub	sp, #8
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	460b      	mov	r3, r1
 800a81e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a826:	78fa      	ldrb	r2, [r7, #3]
 800a828:	4611      	mov	r1, r2
 800a82a:	4618      	mov	r0, r3
 800a82c:	f7fe fc99 	bl	8009162 <USBD_LL_IsoINIncomplete>
}
 800a830:	bf00      	nop
 800a832:	3708      	adds	r7, #8
 800a834:	46bd      	mov	sp, r7
 800a836:	bd80      	pop	{r7, pc}

0800a838 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b082      	sub	sp, #8
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a846:	4618      	mov	r0, r3
 800a848:	f7fe fcef 	bl	800922a <USBD_LL_DevConnected>
}
 800a84c:	bf00      	nop
 800a84e:	3708      	adds	r7, #8
 800a850:	46bd      	mov	sp, r7
 800a852:	bd80      	pop	{r7, pc}

0800a854 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b082      	sub	sp, #8
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a862:	4618      	mov	r0, r3
 800a864:	f7fe fcec 	bl	8009240 <USBD_LL_DevDisconnected>
}
 800a868:	bf00      	nop
 800a86a:	3708      	adds	r7, #8
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}

0800a870 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b082      	sub	sp, #8
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	781b      	ldrb	r3, [r3, #0]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d13e      	bne.n	800a8fe <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a880:	4a21      	ldr	r2, [pc, #132]	@ (800a908 <USBD_LL_Init+0x98>)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	4a1f      	ldr	r2, [pc, #124]	@ (800a908 <USBD_LL_Init+0x98>)
 800a88c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a890:	4b1d      	ldr	r3, [pc, #116]	@ (800a908 <USBD_LL_Init+0x98>)
 800a892:	4a1e      	ldr	r2, [pc, #120]	@ (800a90c <USBD_LL_Init+0x9c>)
 800a894:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800a896:	4b1c      	ldr	r3, [pc, #112]	@ (800a908 <USBD_LL_Init+0x98>)
 800a898:	2209      	movs	r2, #9
 800a89a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a89c:	4b1a      	ldr	r3, [pc, #104]	@ (800a908 <USBD_LL_Init+0x98>)
 800a89e:	2202      	movs	r2, #2
 800a8a0:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a8a2:	4b19      	ldr	r3, [pc, #100]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a8a8:	4b17      	ldr	r3, [pc, #92]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8aa:	2202      	movs	r2, #2
 800a8ac:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800a8ae:	4b16      	ldr	r3, [pc, #88]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8b0:	2201      	movs	r2, #1
 800a8b2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a8b4:	4b14      	ldr	r3, [pc, #80]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a8ba:	4b13      	ldr	r3, [pc, #76]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8bc:	2200      	movs	r2, #0
 800a8be:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800a8c0:	4b11      	ldr	r3, [pc, #68]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8c2:	2201      	movs	r2, #1
 800a8c4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800a8c6:	4b10      	ldr	r3, [pc, #64]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8c8:	2201      	movs	r2, #1
 800a8ca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a8cc:	4b0e      	ldr	r3, [pc, #56]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a8d2:	480d      	ldr	r0, [pc, #52]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8d4:	f7f7 f802 	bl	80018dc <HAL_PCD_Init>
 800a8d8:	4603      	mov	r3, r0
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d001      	beq.n	800a8e2 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800a8de:	f7f6 f927 	bl	8000b30 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a8e2:	2180      	movs	r1, #128	@ 0x80
 800a8e4:	4808      	ldr	r0, [pc, #32]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8e6:	f7f8 fa56 	bl	8002d96 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a8ea:	2240      	movs	r2, #64	@ 0x40
 800a8ec:	2100      	movs	r1, #0
 800a8ee:	4806      	ldr	r0, [pc, #24]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8f0:	f7f8 fa0a 	bl	8002d08 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a8f4:	2280      	movs	r2, #128	@ 0x80
 800a8f6:	2101      	movs	r1, #1
 800a8f8:	4803      	ldr	r0, [pc, #12]	@ (800a908 <USBD_LL_Init+0x98>)
 800a8fa:	f7f8 fa05 	bl	8002d08 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800a8fe:	2300      	movs	r3, #0
}
 800a900:	4618      	mov	r0, r3
 800a902:	3708      	adds	r7, #8
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}
 800a908:	24001720 	.word	0x24001720
 800a90c:	40080000 	.word	0x40080000

0800a910 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b084      	sub	sp, #16
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a918:	2300      	movs	r3, #0
 800a91a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a91c:	2300      	movs	r3, #0
 800a91e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a926:	4618      	mov	r0, r3
 800a928:	f7f7 f8e4 	bl	8001af4 <HAL_PCD_Start>
 800a92c:	4603      	mov	r3, r0
 800a92e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a930:	7bfb      	ldrb	r3, [r7, #15]
 800a932:	4618      	mov	r0, r3
 800a934:	f000 f942 	bl	800abbc <USBD_Get_USB_Status>
 800a938:	4603      	mov	r3, r0
 800a93a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a93c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a93e:	4618      	mov	r0, r3
 800a940:	3710      	adds	r7, #16
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}

0800a946 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a946:	b580      	push	{r7, lr}
 800a948:	b084      	sub	sp, #16
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6078      	str	r0, [r7, #4]
 800a94e:	4608      	mov	r0, r1
 800a950:	4611      	mov	r1, r2
 800a952:	461a      	mov	r2, r3
 800a954:	4603      	mov	r3, r0
 800a956:	70fb      	strb	r3, [r7, #3]
 800a958:	460b      	mov	r3, r1
 800a95a:	70bb      	strb	r3, [r7, #2]
 800a95c:	4613      	mov	r3, r2
 800a95e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a960:	2300      	movs	r3, #0
 800a962:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a964:	2300      	movs	r3, #0
 800a966:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a96e:	78bb      	ldrb	r3, [r7, #2]
 800a970:	883a      	ldrh	r2, [r7, #0]
 800a972:	78f9      	ldrb	r1, [r7, #3]
 800a974:	f7f7 fde5 	bl	8002542 <HAL_PCD_EP_Open>
 800a978:	4603      	mov	r3, r0
 800a97a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a97c:	7bfb      	ldrb	r3, [r7, #15]
 800a97e:	4618      	mov	r0, r3
 800a980:	f000 f91c 	bl	800abbc <USBD_Get_USB_Status>
 800a984:	4603      	mov	r3, r0
 800a986:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a988:	7bbb      	ldrb	r3, [r7, #14]
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3710      	adds	r7, #16
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b084      	sub	sp, #16
 800a996:	af00      	add	r7, sp, #0
 800a998:	6078      	str	r0, [r7, #4]
 800a99a:	460b      	mov	r3, r1
 800a99c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a99e:	2300      	movs	r3, #0
 800a9a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9ac:	78fa      	ldrb	r2, [r7, #3]
 800a9ae:	4611      	mov	r1, r2
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f7f7 fe2e 	bl	8002612 <HAL_PCD_EP_Close>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9ba:	7bfb      	ldrb	r3, [r7, #15]
 800a9bc:	4618      	mov	r0, r3
 800a9be:	f000 f8fd 	bl	800abbc <USBD_Get_USB_Status>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	3710      	adds	r7, #16
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}

0800a9d0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b084      	sub	sp, #16
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
 800a9d8:	460b      	mov	r3, r1
 800a9da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9ea:	78fa      	ldrb	r2, [r7, #3]
 800a9ec:	4611      	mov	r1, r2
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	f7f7 fee6 	bl	80027c0 <HAL_PCD_EP_SetStall>
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9f8:	7bfb      	ldrb	r3, [r7, #15]
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f000 f8de 	bl	800abbc <USBD_Get_USB_Status>
 800aa00:	4603      	mov	r3, r0
 800aa02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa04:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa06:	4618      	mov	r0, r3
 800aa08:	3710      	adds	r7, #16
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}

0800aa0e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa0e:	b580      	push	{r7, lr}
 800aa10:	b084      	sub	sp, #16
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	6078      	str	r0, [r7, #4]
 800aa16:	460b      	mov	r3, r1
 800aa18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa28:	78fa      	ldrb	r2, [r7, #3]
 800aa2a:	4611      	mov	r1, r2
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f7f7 ff2a 	bl	8002886 <HAL_PCD_EP_ClrStall>
 800aa32:	4603      	mov	r3, r0
 800aa34:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa36:	7bfb      	ldrb	r3, [r7, #15]
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f000 f8bf 	bl	800abbc <USBD_Get_USB_Status>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa42:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa44:	4618      	mov	r0, r3
 800aa46:	3710      	adds	r7, #16
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	bd80      	pop	{r7, pc}

0800aa4c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	b085      	sub	sp, #20
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
 800aa54:	460b      	mov	r3, r1
 800aa56:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa5e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aa60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	da0b      	bge.n	800aa80 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800aa68:	78fb      	ldrb	r3, [r7, #3]
 800aa6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa6e:	68f9      	ldr	r1, [r7, #12]
 800aa70:	4613      	mov	r3, r2
 800aa72:	00db      	lsls	r3, r3, #3
 800aa74:	4413      	add	r3, r2
 800aa76:	009b      	lsls	r3, r3, #2
 800aa78:	440b      	add	r3, r1
 800aa7a:	3316      	adds	r3, #22
 800aa7c:	781b      	ldrb	r3, [r3, #0]
 800aa7e:	e00b      	b.n	800aa98 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800aa80:	78fb      	ldrb	r3, [r7, #3]
 800aa82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa86:	68f9      	ldr	r1, [r7, #12]
 800aa88:	4613      	mov	r3, r2
 800aa8a:	00db      	lsls	r3, r3, #3
 800aa8c:	4413      	add	r3, r2
 800aa8e:	009b      	lsls	r3, r3, #2
 800aa90:	440b      	add	r3, r1
 800aa92:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800aa96:	781b      	ldrb	r3, [r3, #0]
  }
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	3714      	adds	r7, #20
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa2:	4770      	bx	lr

0800aaa4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
 800aaac:	460b      	mov	r3, r1
 800aaae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aab0:	2300      	movs	r3, #0
 800aab2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aab4:	2300      	movs	r3, #0
 800aab6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aabe:	78fa      	ldrb	r2, [r7, #3]
 800aac0:	4611      	mov	r1, r2
 800aac2:	4618      	mov	r0, r3
 800aac4:	f7f7 fd19 	bl	80024fa <HAL_PCD_SetAddress>
 800aac8:	4603      	mov	r3, r0
 800aaca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aacc:	7bfb      	ldrb	r3, [r7, #15]
 800aace:	4618      	mov	r0, r3
 800aad0:	f000 f874 	bl	800abbc <USBD_Get_USB_Status>
 800aad4:	4603      	mov	r3, r0
 800aad6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aad8:	7bbb      	ldrb	r3, [r7, #14]
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3710      	adds	r7, #16
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}

0800aae2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aae2:	b580      	push	{r7, lr}
 800aae4:	b086      	sub	sp, #24
 800aae6:	af00      	add	r7, sp, #0
 800aae8:	60f8      	str	r0, [r7, #12]
 800aaea:	607a      	str	r2, [r7, #4]
 800aaec:	603b      	str	r3, [r7, #0]
 800aaee:	460b      	mov	r3, r1
 800aaf0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ab00:	7af9      	ldrb	r1, [r7, #11]
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	f7f7 fe21 	bl	800274c <HAL_PCD_EP_Transmit>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab0e:	7dfb      	ldrb	r3, [r7, #23]
 800ab10:	4618      	mov	r0, r3
 800ab12:	f000 f853 	bl	800abbc <USBD_Get_USB_Status>
 800ab16:	4603      	mov	r3, r0
 800ab18:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ab1a:	7dbb      	ldrb	r3, [r7, #22]
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3718      	adds	r7, #24
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bd80      	pop	{r7, pc}

0800ab24 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b086      	sub	sp, #24
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	60f8      	str	r0, [r7, #12]
 800ab2c:	607a      	str	r2, [r7, #4]
 800ab2e:	603b      	str	r3, [r7, #0]
 800ab30:	460b      	mov	r3, r1
 800ab32:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab34:	2300      	movs	r3, #0
 800ab36:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ab42:	7af9      	ldrb	r1, [r7, #11]
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	687a      	ldr	r2, [r7, #4]
 800ab48:	f7f7 fdad 	bl	80026a6 <HAL_PCD_EP_Receive>
 800ab4c:	4603      	mov	r3, r0
 800ab4e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab50:	7dfb      	ldrb	r3, [r7, #23]
 800ab52:	4618      	mov	r0, r3
 800ab54:	f000 f832 	bl	800abbc <USBD_Get_USB_Status>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ab5c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3718      	adds	r7, #24
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}

0800ab66 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab66:	b580      	push	{r7, lr}
 800ab68:	b082      	sub	sp, #8
 800ab6a:	af00      	add	r7, sp, #0
 800ab6c:	6078      	str	r0, [r7, #4]
 800ab6e:	460b      	mov	r3, r1
 800ab70:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab78:	78fa      	ldrb	r2, [r7, #3]
 800ab7a:	4611      	mov	r1, r2
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f7f7 fdcd 	bl	800271c <HAL_PCD_EP_GetRxCount>
 800ab82:	4603      	mov	r3, r0
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	3708      	adds	r7, #8
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}

0800ab8c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ab8c:	b480      	push	{r7}
 800ab8e:	b083      	sub	sp, #12
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ab94:	4b03      	ldr	r3, [pc, #12]	@ (800aba4 <USBD_static_malloc+0x18>)
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	370c      	adds	r7, #12
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba0:	4770      	bx	lr
 800aba2:	bf00      	nop
 800aba4:	24001c04 	.word	0x24001c04

0800aba8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800aba8:	b480      	push	{r7}
 800abaa:	b083      	sub	sp, #12
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800abb0:	bf00      	nop
 800abb2:	370c      	adds	r7, #12
 800abb4:	46bd      	mov	sp, r7
 800abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abba:	4770      	bx	lr

0800abbc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b085      	sub	sp, #20
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	4603      	mov	r3, r0
 800abc4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abc6:	2300      	movs	r3, #0
 800abc8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800abca:	79fb      	ldrb	r3, [r7, #7]
 800abcc:	2b03      	cmp	r3, #3
 800abce:	d817      	bhi.n	800ac00 <USBD_Get_USB_Status+0x44>
 800abd0:	a201      	add	r2, pc, #4	@ (adr r2, 800abd8 <USBD_Get_USB_Status+0x1c>)
 800abd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd6:	bf00      	nop
 800abd8:	0800abe9 	.word	0x0800abe9
 800abdc:	0800abef 	.word	0x0800abef
 800abe0:	0800abf5 	.word	0x0800abf5
 800abe4:	0800abfb 	.word	0x0800abfb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800abe8:	2300      	movs	r3, #0
 800abea:	73fb      	strb	r3, [r7, #15]
    break;
 800abec:	e00b      	b.n	800ac06 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800abee:	2303      	movs	r3, #3
 800abf0:	73fb      	strb	r3, [r7, #15]
    break;
 800abf2:	e008      	b.n	800ac06 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800abf4:	2301      	movs	r3, #1
 800abf6:	73fb      	strb	r3, [r7, #15]
    break;
 800abf8:	e005      	b.n	800ac06 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800abfa:	2303      	movs	r3, #3
 800abfc:	73fb      	strb	r3, [r7, #15]
    break;
 800abfe:	e002      	b.n	800ac06 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ac00:	2303      	movs	r3, #3
 800ac02:	73fb      	strb	r3, [r7, #15]
    break;
 800ac04:	bf00      	nop
  }
  return usb_status;
 800ac06:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	3714      	adds	r7, #20
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr

0800ac14 <siprintf>:
 800ac14:	b40e      	push	{r1, r2, r3}
 800ac16:	b500      	push	{lr}
 800ac18:	b09c      	sub	sp, #112	@ 0x70
 800ac1a:	ab1d      	add	r3, sp, #116	@ 0x74
 800ac1c:	9002      	str	r0, [sp, #8]
 800ac1e:	9006      	str	r0, [sp, #24]
 800ac20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ac24:	4809      	ldr	r0, [pc, #36]	@ (800ac4c <siprintf+0x38>)
 800ac26:	9107      	str	r1, [sp, #28]
 800ac28:	9104      	str	r1, [sp, #16]
 800ac2a:	4909      	ldr	r1, [pc, #36]	@ (800ac50 <siprintf+0x3c>)
 800ac2c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac30:	9105      	str	r1, [sp, #20]
 800ac32:	6800      	ldr	r0, [r0, #0]
 800ac34:	9301      	str	r3, [sp, #4]
 800ac36:	a902      	add	r1, sp, #8
 800ac38:	f000 f994 	bl	800af64 <_svfiprintf_r>
 800ac3c:	9b02      	ldr	r3, [sp, #8]
 800ac3e:	2200      	movs	r2, #0
 800ac40:	701a      	strb	r2, [r3, #0]
 800ac42:	b01c      	add	sp, #112	@ 0x70
 800ac44:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac48:	b003      	add	sp, #12
 800ac4a:	4770      	bx	lr
 800ac4c:	24000120 	.word	0x24000120
 800ac50:	ffff0208 	.word	0xffff0208

0800ac54 <memset>:
 800ac54:	4402      	add	r2, r0
 800ac56:	4603      	mov	r3, r0
 800ac58:	4293      	cmp	r3, r2
 800ac5a:	d100      	bne.n	800ac5e <memset+0xa>
 800ac5c:	4770      	bx	lr
 800ac5e:	f803 1b01 	strb.w	r1, [r3], #1
 800ac62:	e7f9      	b.n	800ac58 <memset+0x4>

0800ac64 <__errno>:
 800ac64:	4b01      	ldr	r3, [pc, #4]	@ (800ac6c <__errno+0x8>)
 800ac66:	6818      	ldr	r0, [r3, #0]
 800ac68:	4770      	bx	lr
 800ac6a:	bf00      	nop
 800ac6c:	24000120 	.word	0x24000120

0800ac70 <__libc_init_array>:
 800ac70:	b570      	push	{r4, r5, r6, lr}
 800ac72:	4d0d      	ldr	r5, [pc, #52]	@ (800aca8 <__libc_init_array+0x38>)
 800ac74:	4c0d      	ldr	r4, [pc, #52]	@ (800acac <__libc_init_array+0x3c>)
 800ac76:	1b64      	subs	r4, r4, r5
 800ac78:	10a4      	asrs	r4, r4, #2
 800ac7a:	2600      	movs	r6, #0
 800ac7c:	42a6      	cmp	r6, r4
 800ac7e:	d109      	bne.n	800ac94 <__libc_init_array+0x24>
 800ac80:	4d0b      	ldr	r5, [pc, #44]	@ (800acb0 <__libc_init_array+0x40>)
 800ac82:	4c0c      	ldr	r4, [pc, #48]	@ (800acb4 <__libc_init_array+0x44>)
 800ac84:	f000 fc66 	bl	800b554 <_init>
 800ac88:	1b64      	subs	r4, r4, r5
 800ac8a:	10a4      	asrs	r4, r4, #2
 800ac8c:	2600      	movs	r6, #0
 800ac8e:	42a6      	cmp	r6, r4
 800ac90:	d105      	bne.n	800ac9e <__libc_init_array+0x2e>
 800ac92:	bd70      	pop	{r4, r5, r6, pc}
 800ac94:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac98:	4798      	blx	r3
 800ac9a:	3601      	adds	r6, #1
 800ac9c:	e7ee      	b.n	800ac7c <__libc_init_array+0xc>
 800ac9e:	f855 3b04 	ldr.w	r3, [r5], #4
 800aca2:	4798      	blx	r3
 800aca4:	3601      	adds	r6, #1
 800aca6:	e7f2      	b.n	800ac8e <__libc_init_array+0x1e>
 800aca8:	0800b64c 	.word	0x0800b64c
 800acac:	0800b64c 	.word	0x0800b64c
 800acb0:	0800b64c 	.word	0x0800b64c
 800acb4:	0800b650 	.word	0x0800b650

0800acb8 <__retarget_lock_acquire_recursive>:
 800acb8:	4770      	bx	lr

0800acba <__retarget_lock_release_recursive>:
 800acba:	4770      	bx	lr

0800acbc <_free_r>:
 800acbc:	b538      	push	{r3, r4, r5, lr}
 800acbe:	4605      	mov	r5, r0
 800acc0:	2900      	cmp	r1, #0
 800acc2:	d041      	beq.n	800ad48 <_free_r+0x8c>
 800acc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acc8:	1f0c      	subs	r4, r1, #4
 800acca:	2b00      	cmp	r3, #0
 800accc:	bfb8      	it	lt
 800acce:	18e4      	addlt	r4, r4, r3
 800acd0:	f000 f8e0 	bl	800ae94 <__malloc_lock>
 800acd4:	4a1d      	ldr	r2, [pc, #116]	@ (800ad4c <_free_r+0x90>)
 800acd6:	6813      	ldr	r3, [r2, #0]
 800acd8:	b933      	cbnz	r3, 800ace8 <_free_r+0x2c>
 800acda:	6063      	str	r3, [r4, #4]
 800acdc:	6014      	str	r4, [r2, #0]
 800acde:	4628      	mov	r0, r5
 800ace0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ace4:	f000 b8dc 	b.w	800aea0 <__malloc_unlock>
 800ace8:	42a3      	cmp	r3, r4
 800acea:	d908      	bls.n	800acfe <_free_r+0x42>
 800acec:	6820      	ldr	r0, [r4, #0]
 800acee:	1821      	adds	r1, r4, r0
 800acf0:	428b      	cmp	r3, r1
 800acf2:	bf01      	itttt	eq
 800acf4:	6819      	ldreq	r1, [r3, #0]
 800acf6:	685b      	ldreq	r3, [r3, #4]
 800acf8:	1809      	addeq	r1, r1, r0
 800acfa:	6021      	streq	r1, [r4, #0]
 800acfc:	e7ed      	b.n	800acda <_free_r+0x1e>
 800acfe:	461a      	mov	r2, r3
 800ad00:	685b      	ldr	r3, [r3, #4]
 800ad02:	b10b      	cbz	r3, 800ad08 <_free_r+0x4c>
 800ad04:	42a3      	cmp	r3, r4
 800ad06:	d9fa      	bls.n	800acfe <_free_r+0x42>
 800ad08:	6811      	ldr	r1, [r2, #0]
 800ad0a:	1850      	adds	r0, r2, r1
 800ad0c:	42a0      	cmp	r0, r4
 800ad0e:	d10b      	bne.n	800ad28 <_free_r+0x6c>
 800ad10:	6820      	ldr	r0, [r4, #0]
 800ad12:	4401      	add	r1, r0
 800ad14:	1850      	adds	r0, r2, r1
 800ad16:	4283      	cmp	r3, r0
 800ad18:	6011      	str	r1, [r2, #0]
 800ad1a:	d1e0      	bne.n	800acde <_free_r+0x22>
 800ad1c:	6818      	ldr	r0, [r3, #0]
 800ad1e:	685b      	ldr	r3, [r3, #4]
 800ad20:	6053      	str	r3, [r2, #4]
 800ad22:	4408      	add	r0, r1
 800ad24:	6010      	str	r0, [r2, #0]
 800ad26:	e7da      	b.n	800acde <_free_r+0x22>
 800ad28:	d902      	bls.n	800ad30 <_free_r+0x74>
 800ad2a:	230c      	movs	r3, #12
 800ad2c:	602b      	str	r3, [r5, #0]
 800ad2e:	e7d6      	b.n	800acde <_free_r+0x22>
 800ad30:	6820      	ldr	r0, [r4, #0]
 800ad32:	1821      	adds	r1, r4, r0
 800ad34:	428b      	cmp	r3, r1
 800ad36:	bf04      	itt	eq
 800ad38:	6819      	ldreq	r1, [r3, #0]
 800ad3a:	685b      	ldreq	r3, [r3, #4]
 800ad3c:	6063      	str	r3, [r4, #4]
 800ad3e:	bf04      	itt	eq
 800ad40:	1809      	addeq	r1, r1, r0
 800ad42:	6021      	streq	r1, [r4, #0]
 800ad44:	6054      	str	r4, [r2, #4]
 800ad46:	e7ca      	b.n	800acde <_free_r+0x22>
 800ad48:	bd38      	pop	{r3, r4, r5, pc}
 800ad4a:	bf00      	nop
 800ad4c:	24001f68 	.word	0x24001f68

0800ad50 <sbrk_aligned>:
 800ad50:	b570      	push	{r4, r5, r6, lr}
 800ad52:	4e0f      	ldr	r6, [pc, #60]	@ (800ad90 <sbrk_aligned+0x40>)
 800ad54:	460c      	mov	r4, r1
 800ad56:	6831      	ldr	r1, [r6, #0]
 800ad58:	4605      	mov	r5, r0
 800ad5a:	b911      	cbnz	r1, 800ad62 <sbrk_aligned+0x12>
 800ad5c:	f000 fba6 	bl	800b4ac <_sbrk_r>
 800ad60:	6030      	str	r0, [r6, #0]
 800ad62:	4621      	mov	r1, r4
 800ad64:	4628      	mov	r0, r5
 800ad66:	f000 fba1 	bl	800b4ac <_sbrk_r>
 800ad6a:	1c43      	adds	r3, r0, #1
 800ad6c:	d103      	bne.n	800ad76 <sbrk_aligned+0x26>
 800ad6e:	f04f 34ff 	mov.w	r4, #4294967295
 800ad72:	4620      	mov	r0, r4
 800ad74:	bd70      	pop	{r4, r5, r6, pc}
 800ad76:	1cc4      	adds	r4, r0, #3
 800ad78:	f024 0403 	bic.w	r4, r4, #3
 800ad7c:	42a0      	cmp	r0, r4
 800ad7e:	d0f8      	beq.n	800ad72 <sbrk_aligned+0x22>
 800ad80:	1a21      	subs	r1, r4, r0
 800ad82:	4628      	mov	r0, r5
 800ad84:	f000 fb92 	bl	800b4ac <_sbrk_r>
 800ad88:	3001      	adds	r0, #1
 800ad8a:	d1f2      	bne.n	800ad72 <sbrk_aligned+0x22>
 800ad8c:	e7ef      	b.n	800ad6e <sbrk_aligned+0x1e>
 800ad8e:	bf00      	nop
 800ad90:	24001f64 	.word	0x24001f64

0800ad94 <_malloc_r>:
 800ad94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad98:	1ccd      	adds	r5, r1, #3
 800ad9a:	f025 0503 	bic.w	r5, r5, #3
 800ad9e:	3508      	adds	r5, #8
 800ada0:	2d0c      	cmp	r5, #12
 800ada2:	bf38      	it	cc
 800ada4:	250c      	movcc	r5, #12
 800ada6:	2d00      	cmp	r5, #0
 800ada8:	4606      	mov	r6, r0
 800adaa:	db01      	blt.n	800adb0 <_malloc_r+0x1c>
 800adac:	42a9      	cmp	r1, r5
 800adae:	d904      	bls.n	800adba <_malloc_r+0x26>
 800adb0:	230c      	movs	r3, #12
 800adb2:	6033      	str	r3, [r6, #0]
 800adb4:	2000      	movs	r0, #0
 800adb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae90 <_malloc_r+0xfc>
 800adbe:	f000 f869 	bl	800ae94 <__malloc_lock>
 800adc2:	f8d8 3000 	ldr.w	r3, [r8]
 800adc6:	461c      	mov	r4, r3
 800adc8:	bb44      	cbnz	r4, 800ae1c <_malloc_r+0x88>
 800adca:	4629      	mov	r1, r5
 800adcc:	4630      	mov	r0, r6
 800adce:	f7ff ffbf 	bl	800ad50 <sbrk_aligned>
 800add2:	1c43      	adds	r3, r0, #1
 800add4:	4604      	mov	r4, r0
 800add6:	d158      	bne.n	800ae8a <_malloc_r+0xf6>
 800add8:	f8d8 4000 	ldr.w	r4, [r8]
 800addc:	4627      	mov	r7, r4
 800adde:	2f00      	cmp	r7, #0
 800ade0:	d143      	bne.n	800ae6a <_malloc_r+0xd6>
 800ade2:	2c00      	cmp	r4, #0
 800ade4:	d04b      	beq.n	800ae7e <_malloc_r+0xea>
 800ade6:	6823      	ldr	r3, [r4, #0]
 800ade8:	4639      	mov	r1, r7
 800adea:	4630      	mov	r0, r6
 800adec:	eb04 0903 	add.w	r9, r4, r3
 800adf0:	f000 fb5c 	bl	800b4ac <_sbrk_r>
 800adf4:	4581      	cmp	r9, r0
 800adf6:	d142      	bne.n	800ae7e <_malloc_r+0xea>
 800adf8:	6821      	ldr	r1, [r4, #0]
 800adfa:	1a6d      	subs	r5, r5, r1
 800adfc:	4629      	mov	r1, r5
 800adfe:	4630      	mov	r0, r6
 800ae00:	f7ff ffa6 	bl	800ad50 <sbrk_aligned>
 800ae04:	3001      	adds	r0, #1
 800ae06:	d03a      	beq.n	800ae7e <_malloc_r+0xea>
 800ae08:	6823      	ldr	r3, [r4, #0]
 800ae0a:	442b      	add	r3, r5
 800ae0c:	6023      	str	r3, [r4, #0]
 800ae0e:	f8d8 3000 	ldr.w	r3, [r8]
 800ae12:	685a      	ldr	r2, [r3, #4]
 800ae14:	bb62      	cbnz	r2, 800ae70 <_malloc_r+0xdc>
 800ae16:	f8c8 7000 	str.w	r7, [r8]
 800ae1a:	e00f      	b.n	800ae3c <_malloc_r+0xa8>
 800ae1c:	6822      	ldr	r2, [r4, #0]
 800ae1e:	1b52      	subs	r2, r2, r5
 800ae20:	d420      	bmi.n	800ae64 <_malloc_r+0xd0>
 800ae22:	2a0b      	cmp	r2, #11
 800ae24:	d917      	bls.n	800ae56 <_malloc_r+0xc2>
 800ae26:	1961      	adds	r1, r4, r5
 800ae28:	42a3      	cmp	r3, r4
 800ae2a:	6025      	str	r5, [r4, #0]
 800ae2c:	bf18      	it	ne
 800ae2e:	6059      	strne	r1, [r3, #4]
 800ae30:	6863      	ldr	r3, [r4, #4]
 800ae32:	bf08      	it	eq
 800ae34:	f8c8 1000 	streq.w	r1, [r8]
 800ae38:	5162      	str	r2, [r4, r5]
 800ae3a:	604b      	str	r3, [r1, #4]
 800ae3c:	4630      	mov	r0, r6
 800ae3e:	f000 f82f 	bl	800aea0 <__malloc_unlock>
 800ae42:	f104 000b 	add.w	r0, r4, #11
 800ae46:	1d23      	adds	r3, r4, #4
 800ae48:	f020 0007 	bic.w	r0, r0, #7
 800ae4c:	1ac2      	subs	r2, r0, r3
 800ae4e:	bf1c      	itt	ne
 800ae50:	1a1b      	subne	r3, r3, r0
 800ae52:	50a3      	strne	r3, [r4, r2]
 800ae54:	e7af      	b.n	800adb6 <_malloc_r+0x22>
 800ae56:	6862      	ldr	r2, [r4, #4]
 800ae58:	42a3      	cmp	r3, r4
 800ae5a:	bf0c      	ite	eq
 800ae5c:	f8c8 2000 	streq.w	r2, [r8]
 800ae60:	605a      	strne	r2, [r3, #4]
 800ae62:	e7eb      	b.n	800ae3c <_malloc_r+0xa8>
 800ae64:	4623      	mov	r3, r4
 800ae66:	6864      	ldr	r4, [r4, #4]
 800ae68:	e7ae      	b.n	800adc8 <_malloc_r+0x34>
 800ae6a:	463c      	mov	r4, r7
 800ae6c:	687f      	ldr	r7, [r7, #4]
 800ae6e:	e7b6      	b.n	800adde <_malloc_r+0x4a>
 800ae70:	461a      	mov	r2, r3
 800ae72:	685b      	ldr	r3, [r3, #4]
 800ae74:	42a3      	cmp	r3, r4
 800ae76:	d1fb      	bne.n	800ae70 <_malloc_r+0xdc>
 800ae78:	2300      	movs	r3, #0
 800ae7a:	6053      	str	r3, [r2, #4]
 800ae7c:	e7de      	b.n	800ae3c <_malloc_r+0xa8>
 800ae7e:	230c      	movs	r3, #12
 800ae80:	6033      	str	r3, [r6, #0]
 800ae82:	4630      	mov	r0, r6
 800ae84:	f000 f80c 	bl	800aea0 <__malloc_unlock>
 800ae88:	e794      	b.n	800adb4 <_malloc_r+0x20>
 800ae8a:	6005      	str	r5, [r0, #0]
 800ae8c:	e7d6      	b.n	800ae3c <_malloc_r+0xa8>
 800ae8e:	bf00      	nop
 800ae90:	24001f68 	.word	0x24001f68

0800ae94 <__malloc_lock>:
 800ae94:	4801      	ldr	r0, [pc, #4]	@ (800ae9c <__malloc_lock+0x8>)
 800ae96:	f7ff bf0f 	b.w	800acb8 <__retarget_lock_acquire_recursive>
 800ae9a:	bf00      	nop
 800ae9c:	24001f60 	.word	0x24001f60

0800aea0 <__malloc_unlock>:
 800aea0:	4801      	ldr	r0, [pc, #4]	@ (800aea8 <__malloc_unlock+0x8>)
 800aea2:	f7ff bf0a 	b.w	800acba <__retarget_lock_release_recursive>
 800aea6:	bf00      	nop
 800aea8:	24001f60 	.word	0x24001f60

0800aeac <__ssputs_r>:
 800aeac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aeb0:	688e      	ldr	r6, [r1, #8]
 800aeb2:	461f      	mov	r7, r3
 800aeb4:	42be      	cmp	r6, r7
 800aeb6:	680b      	ldr	r3, [r1, #0]
 800aeb8:	4682      	mov	sl, r0
 800aeba:	460c      	mov	r4, r1
 800aebc:	4690      	mov	r8, r2
 800aebe:	d82d      	bhi.n	800af1c <__ssputs_r+0x70>
 800aec0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aec4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aec8:	d026      	beq.n	800af18 <__ssputs_r+0x6c>
 800aeca:	6965      	ldr	r5, [r4, #20]
 800aecc:	6909      	ldr	r1, [r1, #16]
 800aece:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aed2:	eba3 0901 	sub.w	r9, r3, r1
 800aed6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aeda:	1c7b      	adds	r3, r7, #1
 800aedc:	444b      	add	r3, r9
 800aede:	106d      	asrs	r5, r5, #1
 800aee0:	429d      	cmp	r5, r3
 800aee2:	bf38      	it	cc
 800aee4:	461d      	movcc	r5, r3
 800aee6:	0553      	lsls	r3, r2, #21
 800aee8:	d527      	bpl.n	800af3a <__ssputs_r+0x8e>
 800aeea:	4629      	mov	r1, r5
 800aeec:	f7ff ff52 	bl	800ad94 <_malloc_r>
 800aef0:	4606      	mov	r6, r0
 800aef2:	b360      	cbz	r0, 800af4e <__ssputs_r+0xa2>
 800aef4:	6921      	ldr	r1, [r4, #16]
 800aef6:	464a      	mov	r2, r9
 800aef8:	f000 fae8 	bl	800b4cc <memcpy>
 800aefc:	89a3      	ldrh	r3, [r4, #12]
 800aefe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800af02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af06:	81a3      	strh	r3, [r4, #12]
 800af08:	6126      	str	r6, [r4, #16]
 800af0a:	6165      	str	r5, [r4, #20]
 800af0c:	444e      	add	r6, r9
 800af0e:	eba5 0509 	sub.w	r5, r5, r9
 800af12:	6026      	str	r6, [r4, #0]
 800af14:	60a5      	str	r5, [r4, #8]
 800af16:	463e      	mov	r6, r7
 800af18:	42be      	cmp	r6, r7
 800af1a:	d900      	bls.n	800af1e <__ssputs_r+0x72>
 800af1c:	463e      	mov	r6, r7
 800af1e:	6820      	ldr	r0, [r4, #0]
 800af20:	4632      	mov	r2, r6
 800af22:	4641      	mov	r1, r8
 800af24:	f000 faa8 	bl	800b478 <memmove>
 800af28:	68a3      	ldr	r3, [r4, #8]
 800af2a:	1b9b      	subs	r3, r3, r6
 800af2c:	60a3      	str	r3, [r4, #8]
 800af2e:	6823      	ldr	r3, [r4, #0]
 800af30:	4433      	add	r3, r6
 800af32:	6023      	str	r3, [r4, #0]
 800af34:	2000      	movs	r0, #0
 800af36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af3a:	462a      	mov	r2, r5
 800af3c:	f000 fad4 	bl	800b4e8 <_realloc_r>
 800af40:	4606      	mov	r6, r0
 800af42:	2800      	cmp	r0, #0
 800af44:	d1e0      	bne.n	800af08 <__ssputs_r+0x5c>
 800af46:	6921      	ldr	r1, [r4, #16]
 800af48:	4650      	mov	r0, sl
 800af4a:	f7ff feb7 	bl	800acbc <_free_r>
 800af4e:	230c      	movs	r3, #12
 800af50:	f8ca 3000 	str.w	r3, [sl]
 800af54:	89a3      	ldrh	r3, [r4, #12]
 800af56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af5a:	81a3      	strh	r3, [r4, #12]
 800af5c:	f04f 30ff 	mov.w	r0, #4294967295
 800af60:	e7e9      	b.n	800af36 <__ssputs_r+0x8a>
	...

0800af64 <_svfiprintf_r>:
 800af64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af68:	4698      	mov	r8, r3
 800af6a:	898b      	ldrh	r3, [r1, #12]
 800af6c:	061b      	lsls	r3, r3, #24
 800af6e:	b09d      	sub	sp, #116	@ 0x74
 800af70:	4607      	mov	r7, r0
 800af72:	460d      	mov	r5, r1
 800af74:	4614      	mov	r4, r2
 800af76:	d510      	bpl.n	800af9a <_svfiprintf_r+0x36>
 800af78:	690b      	ldr	r3, [r1, #16]
 800af7a:	b973      	cbnz	r3, 800af9a <_svfiprintf_r+0x36>
 800af7c:	2140      	movs	r1, #64	@ 0x40
 800af7e:	f7ff ff09 	bl	800ad94 <_malloc_r>
 800af82:	6028      	str	r0, [r5, #0]
 800af84:	6128      	str	r0, [r5, #16]
 800af86:	b930      	cbnz	r0, 800af96 <_svfiprintf_r+0x32>
 800af88:	230c      	movs	r3, #12
 800af8a:	603b      	str	r3, [r7, #0]
 800af8c:	f04f 30ff 	mov.w	r0, #4294967295
 800af90:	b01d      	add	sp, #116	@ 0x74
 800af92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af96:	2340      	movs	r3, #64	@ 0x40
 800af98:	616b      	str	r3, [r5, #20]
 800af9a:	2300      	movs	r3, #0
 800af9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800af9e:	2320      	movs	r3, #32
 800afa0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800afa4:	f8cd 800c 	str.w	r8, [sp, #12]
 800afa8:	2330      	movs	r3, #48	@ 0x30
 800afaa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b148 <_svfiprintf_r+0x1e4>
 800afae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800afb2:	f04f 0901 	mov.w	r9, #1
 800afb6:	4623      	mov	r3, r4
 800afb8:	469a      	mov	sl, r3
 800afba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afbe:	b10a      	cbz	r2, 800afc4 <_svfiprintf_r+0x60>
 800afc0:	2a25      	cmp	r2, #37	@ 0x25
 800afc2:	d1f9      	bne.n	800afb8 <_svfiprintf_r+0x54>
 800afc4:	ebba 0b04 	subs.w	fp, sl, r4
 800afc8:	d00b      	beq.n	800afe2 <_svfiprintf_r+0x7e>
 800afca:	465b      	mov	r3, fp
 800afcc:	4622      	mov	r2, r4
 800afce:	4629      	mov	r1, r5
 800afd0:	4638      	mov	r0, r7
 800afd2:	f7ff ff6b 	bl	800aeac <__ssputs_r>
 800afd6:	3001      	adds	r0, #1
 800afd8:	f000 80a7 	beq.w	800b12a <_svfiprintf_r+0x1c6>
 800afdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800afde:	445a      	add	r2, fp
 800afe0:	9209      	str	r2, [sp, #36]	@ 0x24
 800afe2:	f89a 3000 	ldrb.w	r3, [sl]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	f000 809f 	beq.w	800b12a <_svfiprintf_r+0x1c6>
 800afec:	2300      	movs	r3, #0
 800afee:	f04f 32ff 	mov.w	r2, #4294967295
 800aff2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aff6:	f10a 0a01 	add.w	sl, sl, #1
 800affa:	9304      	str	r3, [sp, #16]
 800affc:	9307      	str	r3, [sp, #28]
 800affe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b002:	931a      	str	r3, [sp, #104]	@ 0x68
 800b004:	4654      	mov	r4, sl
 800b006:	2205      	movs	r2, #5
 800b008:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b00c:	484e      	ldr	r0, [pc, #312]	@ (800b148 <_svfiprintf_r+0x1e4>)
 800b00e:	f7f5 f967 	bl	80002e0 <memchr>
 800b012:	9a04      	ldr	r2, [sp, #16]
 800b014:	b9d8      	cbnz	r0, 800b04e <_svfiprintf_r+0xea>
 800b016:	06d0      	lsls	r0, r2, #27
 800b018:	bf44      	itt	mi
 800b01a:	2320      	movmi	r3, #32
 800b01c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b020:	0711      	lsls	r1, r2, #28
 800b022:	bf44      	itt	mi
 800b024:	232b      	movmi	r3, #43	@ 0x2b
 800b026:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b02a:	f89a 3000 	ldrb.w	r3, [sl]
 800b02e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b030:	d015      	beq.n	800b05e <_svfiprintf_r+0xfa>
 800b032:	9a07      	ldr	r2, [sp, #28]
 800b034:	4654      	mov	r4, sl
 800b036:	2000      	movs	r0, #0
 800b038:	f04f 0c0a 	mov.w	ip, #10
 800b03c:	4621      	mov	r1, r4
 800b03e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b042:	3b30      	subs	r3, #48	@ 0x30
 800b044:	2b09      	cmp	r3, #9
 800b046:	d94b      	bls.n	800b0e0 <_svfiprintf_r+0x17c>
 800b048:	b1b0      	cbz	r0, 800b078 <_svfiprintf_r+0x114>
 800b04a:	9207      	str	r2, [sp, #28]
 800b04c:	e014      	b.n	800b078 <_svfiprintf_r+0x114>
 800b04e:	eba0 0308 	sub.w	r3, r0, r8
 800b052:	fa09 f303 	lsl.w	r3, r9, r3
 800b056:	4313      	orrs	r3, r2
 800b058:	9304      	str	r3, [sp, #16]
 800b05a:	46a2      	mov	sl, r4
 800b05c:	e7d2      	b.n	800b004 <_svfiprintf_r+0xa0>
 800b05e:	9b03      	ldr	r3, [sp, #12]
 800b060:	1d19      	adds	r1, r3, #4
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	9103      	str	r1, [sp, #12]
 800b066:	2b00      	cmp	r3, #0
 800b068:	bfbb      	ittet	lt
 800b06a:	425b      	neglt	r3, r3
 800b06c:	f042 0202 	orrlt.w	r2, r2, #2
 800b070:	9307      	strge	r3, [sp, #28]
 800b072:	9307      	strlt	r3, [sp, #28]
 800b074:	bfb8      	it	lt
 800b076:	9204      	strlt	r2, [sp, #16]
 800b078:	7823      	ldrb	r3, [r4, #0]
 800b07a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b07c:	d10a      	bne.n	800b094 <_svfiprintf_r+0x130>
 800b07e:	7863      	ldrb	r3, [r4, #1]
 800b080:	2b2a      	cmp	r3, #42	@ 0x2a
 800b082:	d132      	bne.n	800b0ea <_svfiprintf_r+0x186>
 800b084:	9b03      	ldr	r3, [sp, #12]
 800b086:	1d1a      	adds	r2, r3, #4
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	9203      	str	r2, [sp, #12]
 800b08c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b090:	3402      	adds	r4, #2
 800b092:	9305      	str	r3, [sp, #20]
 800b094:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b158 <_svfiprintf_r+0x1f4>
 800b098:	7821      	ldrb	r1, [r4, #0]
 800b09a:	2203      	movs	r2, #3
 800b09c:	4650      	mov	r0, sl
 800b09e:	f7f5 f91f 	bl	80002e0 <memchr>
 800b0a2:	b138      	cbz	r0, 800b0b4 <_svfiprintf_r+0x150>
 800b0a4:	9b04      	ldr	r3, [sp, #16]
 800b0a6:	eba0 000a 	sub.w	r0, r0, sl
 800b0aa:	2240      	movs	r2, #64	@ 0x40
 800b0ac:	4082      	lsls	r2, r0
 800b0ae:	4313      	orrs	r3, r2
 800b0b0:	3401      	adds	r4, #1
 800b0b2:	9304      	str	r3, [sp, #16]
 800b0b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0b8:	4824      	ldr	r0, [pc, #144]	@ (800b14c <_svfiprintf_r+0x1e8>)
 800b0ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b0be:	2206      	movs	r2, #6
 800b0c0:	f7f5 f90e 	bl	80002e0 <memchr>
 800b0c4:	2800      	cmp	r0, #0
 800b0c6:	d036      	beq.n	800b136 <_svfiprintf_r+0x1d2>
 800b0c8:	4b21      	ldr	r3, [pc, #132]	@ (800b150 <_svfiprintf_r+0x1ec>)
 800b0ca:	bb1b      	cbnz	r3, 800b114 <_svfiprintf_r+0x1b0>
 800b0cc:	9b03      	ldr	r3, [sp, #12]
 800b0ce:	3307      	adds	r3, #7
 800b0d0:	f023 0307 	bic.w	r3, r3, #7
 800b0d4:	3308      	adds	r3, #8
 800b0d6:	9303      	str	r3, [sp, #12]
 800b0d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0da:	4433      	add	r3, r6
 800b0dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0de:	e76a      	b.n	800afb6 <_svfiprintf_r+0x52>
 800b0e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b0e4:	460c      	mov	r4, r1
 800b0e6:	2001      	movs	r0, #1
 800b0e8:	e7a8      	b.n	800b03c <_svfiprintf_r+0xd8>
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	3401      	adds	r4, #1
 800b0ee:	9305      	str	r3, [sp, #20]
 800b0f0:	4619      	mov	r1, r3
 800b0f2:	f04f 0c0a 	mov.w	ip, #10
 800b0f6:	4620      	mov	r0, r4
 800b0f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b0fc:	3a30      	subs	r2, #48	@ 0x30
 800b0fe:	2a09      	cmp	r2, #9
 800b100:	d903      	bls.n	800b10a <_svfiprintf_r+0x1a6>
 800b102:	2b00      	cmp	r3, #0
 800b104:	d0c6      	beq.n	800b094 <_svfiprintf_r+0x130>
 800b106:	9105      	str	r1, [sp, #20]
 800b108:	e7c4      	b.n	800b094 <_svfiprintf_r+0x130>
 800b10a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b10e:	4604      	mov	r4, r0
 800b110:	2301      	movs	r3, #1
 800b112:	e7f0      	b.n	800b0f6 <_svfiprintf_r+0x192>
 800b114:	ab03      	add	r3, sp, #12
 800b116:	9300      	str	r3, [sp, #0]
 800b118:	462a      	mov	r2, r5
 800b11a:	4b0e      	ldr	r3, [pc, #56]	@ (800b154 <_svfiprintf_r+0x1f0>)
 800b11c:	a904      	add	r1, sp, #16
 800b11e:	4638      	mov	r0, r7
 800b120:	f3af 8000 	nop.w
 800b124:	1c42      	adds	r2, r0, #1
 800b126:	4606      	mov	r6, r0
 800b128:	d1d6      	bne.n	800b0d8 <_svfiprintf_r+0x174>
 800b12a:	89ab      	ldrh	r3, [r5, #12]
 800b12c:	065b      	lsls	r3, r3, #25
 800b12e:	f53f af2d 	bmi.w	800af8c <_svfiprintf_r+0x28>
 800b132:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b134:	e72c      	b.n	800af90 <_svfiprintf_r+0x2c>
 800b136:	ab03      	add	r3, sp, #12
 800b138:	9300      	str	r3, [sp, #0]
 800b13a:	462a      	mov	r2, r5
 800b13c:	4b05      	ldr	r3, [pc, #20]	@ (800b154 <_svfiprintf_r+0x1f0>)
 800b13e:	a904      	add	r1, sp, #16
 800b140:	4638      	mov	r0, r7
 800b142:	f000 f879 	bl	800b238 <_printf_i>
 800b146:	e7ed      	b.n	800b124 <_svfiprintf_r+0x1c0>
 800b148:	0800b610 	.word	0x0800b610
 800b14c:	0800b61a 	.word	0x0800b61a
 800b150:	00000000 	.word	0x00000000
 800b154:	0800aead 	.word	0x0800aead
 800b158:	0800b616 	.word	0x0800b616

0800b15c <_printf_common>:
 800b15c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b160:	4616      	mov	r6, r2
 800b162:	4698      	mov	r8, r3
 800b164:	688a      	ldr	r2, [r1, #8]
 800b166:	690b      	ldr	r3, [r1, #16]
 800b168:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b16c:	4293      	cmp	r3, r2
 800b16e:	bfb8      	it	lt
 800b170:	4613      	movlt	r3, r2
 800b172:	6033      	str	r3, [r6, #0]
 800b174:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b178:	4607      	mov	r7, r0
 800b17a:	460c      	mov	r4, r1
 800b17c:	b10a      	cbz	r2, 800b182 <_printf_common+0x26>
 800b17e:	3301      	adds	r3, #1
 800b180:	6033      	str	r3, [r6, #0]
 800b182:	6823      	ldr	r3, [r4, #0]
 800b184:	0699      	lsls	r1, r3, #26
 800b186:	bf42      	ittt	mi
 800b188:	6833      	ldrmi	r3, [r6, #0]
 800b18a:	3302      	addmi	r3, #2
 800b18c:	6033      	strmi	r3, [r6, #0]
 800b18e:	6825      	ldr	r5, [r4, #0]
 800b190:	f015 0506 	ands.w	r5, r5, #6
 800b194:	d106      	bne.n	800b1a4 <_printf_common+0x48>
 800b196:	f104 0a19 	add.w	sl, r4, #25
 800b19a:	68e3      	ldr	r3, [r4, #12]
 800b19c:	6832      	ldr	r2, [r6, #0]
 800b19e:	1a9b      	subs	r3, r3, r2
 800b1a0:	42ab      	cmp	r3, r5
 800b1a2:	dc26      	bgt.n	800b1f2 <_printf_common+0x96>
 800b1a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b1a8:	6822      	ldr	r2, [r4, #0]
 800b1aa:	3b00      	subs	r3, #0
 800b1ac:	bf18      	it	ne
 800b1ae:	2301      	movne	r3, #1
 800b1b0:	0692      	lsls	r2, r2, #26
 800b1b2:	d42b      	bmi.n	800b20c <_printf_common+0xb0>
 800b1b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b1b8:	4641      	mov	r1, r8
 800b1ba:	4638      	mov	r0, r7
 800b1bc:	47c8      	blx	r9
 800b1be:	3001      	adds	r0, #1
 800b1c0:	d01e      	beq.n	800b200 <_printf_common+0xa4>
 800b1c2:	6823      	ldr	r3, [r4, #0]
 800b1c4:	6922      	ldr	r2, [r4, #16]
 800b1c6:	f003 0306 	and.w	r3, r3, #6
 800b1ca:	2b04      	cmp	r3, #4
 800b1cc:	bf02      	ittt	eq
 800b1ce:	68e5      	ldreq	r5, [r4, #12]
 800b1d0:	6833      	ldreq	r3, [r6, #0]
 800b1d2:	1aed      	subeq	r5, r5, r3
 800b1d4:	68a3      	ldr	r3, [r4, #8]
 800b1d6:	bf0c      	ite	eq
 800b1d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b1dc:	2500      	movne	r5, #0
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	bfc4      	itt	gt
 800b1e2:	1a9b      	subgt	r3, r3, r2
 800b1e4:	18ed      	addgt	r5, r5, r3
 800b1e6:	2600      	movs	r6, #0
 800b1e8:	341a      	adds	r4, #26
 800b1ea:	42b5      	cmp	r5, r6
 800b1ec:	d11a      	bne.n	800b224 <_printf_common+0xc8>
 800b1ee:	2000      	movs	r0, #0
 800b1f0:	e008      	b.n	800b204 <_printf_common+0xa8>
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	4652      	mov	r2, sl
 800b1f6:	4641      	mov	r1, r8
 800b1f8:	4638      	mov	r0, r7
 800b1fa:	47c8      	blx	r9
 800b1fc:	3001      	adds	r0, #1
 800b1fe:	d103      	bne.n	800b208 <_printf_common+0xac>
 800b200:	f04f 30ff 	mov.w	r0, #4294967295
 800b204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b208:	3501      	adds	r5, #1
 800b20a:	e7c6      	b.n	800b19a <_printf_common+0x3e>
 800b20c:	18e1      	adds	r1, r4, r3
 800b20e:	1c5a      	adds	r2, r3, #1
 800b210:	2030      	movs	r0, #48	@ 0x30
 800b212:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b216:	4422      	add	r2, r4
 800b218:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b21c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b220:	3302      	adds	r3, #2
 800b222:	e7c7      	b.n	800b1b4 <_printf_common+0x58>
 800b224:	2301      	movs	r3, #1
 800b226:	4622      	mov	r2, r4
 800b228:	4641      	mov	r1, r8
 800b22a:	4638      	mov	r0, r7
 800b22c:	47c8      	blx	r9
 800b22e:	3001      	adds	r0, #1
 800b230:	d0e6      	beq.n	800b200 <_printf_common+0xa4>
 800b232:	3601      	adds	r6, #1
 800b234:	e7d9      	b.n	800b1ea <_printf_common+0x8e>
	...

0800b238 <_printf_i>:
 800b238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b23c:	7e0f      	ldrb	r7, [r1, #24]
 800b23e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b240:	2f78      	cmp	r7, #120	@ 0x78
 800b242:	4691      	mov	r9, r2
 800b244:	4680      	mov	r8, r0
 800b246:	460c      	mov	r4, r1
 800b248:	469a      	mov	sl, r3
 800b24a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b24e:	d807      	bhi.n	800b260 <_printf_i+0x28>
 800b250:	2f62      	cmp	r7, #98	@ 0x62
 800b252:	d80a      	bhi.n	800b26a <_printf_i+0x32>
 800b254:	2f00      	cmp	r7, #0
 800b256:	f000 80d2 	beq.w	800b3fe <_printf_i+0x1c6>
 800b25a:	2f58      	cmp	r7, #88	@ 0x58
 800b25c:	f000 80b9 	beq.w	800b3d2 <_printf_i+0x19a>
 800b260:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b264:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b268:	e03a      	b.n	800b2e0 <_printf_i+0xa8>
 800b26a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b26e:	2b15      	cmp	r3, #21
 800b270:	d8f6      	bhi.n	800b260 <_printf_i+0x28>
 800b272:	a101      	add	r1, pc, #4	@ (adr r1, 800b278 <_printf_i+0x40>)
 800b274:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b278:	0800b2d1 	.word	0x0800b2d1
 800b27c:	0800b2e5 	.word	0x0800b2e5
 800b280:	0800b261 	.word	0x0800b261
 800b284:	0800b261 	.word	0x0800b261
 800b288:	0800b261 	.word	0x0800b261
 800b28c:	0800b261 	.word	0x0800b261
 800b290:	0800b2e5 	.word	0x0800b2e5
 800b294:	0800b261 	.word	0x0800b261
 800b298:	0800b261 	.word	0x0800b261
 800b29c:	0800b261 	.word	0x0800b261
 800b2a0:	0800b261 	.word	0x0800b261
 800b2a4:	0800b3e5 	.word	0x0800b3e5
 800b2a8:	0800b30f 	.word	0x0800b30f
 800b2ac:	0800b39f 	.word	0x0800b39f
 800b2b0:	0800b261 	.word	0x0800b261
 800b2b4:	0800b261 	.word	0x0800b261
 800b2b8:	0800b407 	.word	0x0800b407
 800b2bc:	0800b261 	.word	0x0800b261
 800b2c0:	0800b30f 	.word	0x0800b30f
 800b2c4:	0800b261 	.word	0x0800b261
 800b2c8:	0800b261 	.word	0x0800b261
 800b2cc:	0800b3a7 	.word	0x0800b3a7
 800b2d0:	6833      	ldr	r3, [r6, #0]
 800b2d2:	1d1a      	adds	r2, r3, #4
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	6032      	str	r2, [r6, #0]
 800b2d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b2dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	e09d      	b.n	800b420 <_printf_i+0x1e8>
 800b2e4:	6833      	ldr	r3, [r6, #0]
 800b2e6:	6820      	ldr	r0, [r4, #0]
 800b2e8:	1d19      	adds	r1, r3, #4
 800b2ea:	6031      	str	r1, [r6, #0]
 800b2ec:	0606      	lsls	r6, r0, #24
 800b2ee:	d501      	bpl.n	800b2f4 <_printf_i+0xbc>
 800b2f0:	681d      	ldr	r5, [r3, #0]
 800b2f2:	e003      	b.n	800b2fc <_printf_i+0xc4>
 800b2f4:	0645      	lsls	r5, r0, #25
 800b2f6:	d5fb      	bpl.n	800b2f0 <_printf_i+0xb8>
 800b2f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b2fc:	2d00      	cmp	r5, #0
 800b2fe:	da03      	bge.n	800b308 <_printf_i+0xd0>
 800b300:	232d      	movs	r3, #45	@ 0x2d
 800b302:	426d      	negs	r5, r5
 800b304:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b308:	4859      	ldr	r0, [pc, #356]	@ (800b470 <_printf_i+0x238>)
 800b30a:	230a      	movs	r3, #10
 800b30c:	e011      	b.n	800b332 <_printf_i+0xfa>
 800b30e:	6821      	ldr	r1, [r4, #0]
 800b310:	6833      	ldr	r3, [r6, #0]
 800b312:	0608      	lsls	r0, r1, #24
 800b314:	f853 5b04 	ldr.w	r5, [r3], #4
 800b318:	d402      	bmi.n	800b320 <_printf_i+0xe8>
 800b31a:	0649      	lsls	r1, r1, #25
 800b31c:	bf48      	it	mi
 800b31e:	b2ad      	uxthmi	r5, r5
 800b320:	2f6f      	cmp	r7, #111	@ 0x6f
 800b322:	4853      	ldr	r0, [pc, #332]	@ (800b470 <_printf_i+0x238>)
 800b324:	6033      	str	r3, [r6, #0]
 800b326:	bf14      	ite	ne
 800b328:	230a      	movne	r3, #10
 800b32a:	2308      	moveq	r3, #8
 800b32c:	2100      	movs	r1, #0
 800b32e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b332:	6866      	ldr	r6, [r4, #4]
 800b334:	60a6      	str	r6, [r4, #8]
 800b336:	2e00      	cmp	r6, #0
 800b338:	bfa2      	ittt	ge
 800b33a:	6821      	ldrge	r1, [r4, #0]
 800b33c:	f021 0104 	bicge.w	r1, r1, #4
 800b340:	6021      	strge	r1, [r4, #0]
 800b342:	b90d      	cbnz	r5, 800b348 <_printf_i+0x110>
 800b344:	2e00      	cmp	r6, #0
 800b346:	d04b      	beq.n	800b3e0 <_printf_i+0x1a8>
 800b348:	4616      	mov	r6, r2
 800b34a:	fbb5 f1f3 	udiv	r1, r5, r3
 800b34e:	fb03 5711 	mls	r7, r3, r1, r5
 800b352:	5dc7      	ldrb	r7, [r0, r7]
 800b354:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b358:	462f      	mov	r7, r5
 800b35a:	42bb      	cmp	r3, r7
 800b35c:	460d      	mov	r5, r1
 800b35e:	d9f4      	bls.n	800b34a <_printf_i+0x112>
 800b360:	2b08      	cmp	r3, #8
 800b362:	d10b      	bne.n	800b37c <_printf_i+0x144>
 800b364:	6823      	ldr	r3, [r4, #0]
 800b366:	07df      	lsls	r7, r3, #31
 800b368:	d508      	bpl.n	800b37c <_printf_i+0x144>
 800b36a:	6923      	ldr	r3, [r4, #16]
 800b36c:	6861      	ldr	r1, [r4, #4]
 800b36e:	4299      	cmp	r1, r3
 800b370:	bfde      	ittt	le
 800b372:	2330      	movle	r3, #48	@ 0x30
 800b374:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b378:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b37c:	1b92      	subs	r2, r2, r6
 800b37e:	6122      	str	r2, [r4, #16]
 800b380:	f8cd a000 	str.w	sl, [sp]
 800b384:	464b      	mov	r3, r9
 800b386:	aa03      	add	r2, sp, #12
 800b388:	4621      	mov	r1, r4
 800b38a:	4640      	mov	r0, r8
 800b38c:	f7ff fee6 	bl	800b15c <_printf_common>
 800b390:	3001      	adds	r0, #1
 800b392:	d14a      	bne.n	800b42a <_printf_i+0x1f2>
 800b394:	f04f 30ff 	mov.w	r0, #4294967295
 800b398:	b004      	add	sp, #16
 800b39a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b39e:	6823      	ldr	r3, [r4, #0]
 800b3a0:	f043 0320 	orr.w	r3, r3, #32
 800b3a4:	6023      	str	r3, [r4, #0]
 800b3a6:	4833      	ldr	r0, [pc, #204]	@ (800b474 <_printf_i+0x23c>)
 800b3a8:	2778      	movs	r7, #120	@ 0x78
 800b3aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b3ae:	6823      	ldr	r3, [r4, #0]
 800b3b0:	6831      	ldr	r1, [r6, #0]
 800b3b2:	061f      	lsls	r7, r3, #24
 800b3b4:	f851 5b04 	ldr.w	r5, [r1], #4
 800b3b8:	d402      	bmi.n	800b3c0 <_printf_i+0x188>
 800b3ba:	065f      	lsls	r7, r3, #25
 800b3bc:	bf48      	it	mi
 800b3be:	b2ad      	uxthmi	r5, r5
 800b3c0:	6031      	str	r1, [r6, #0]
 800b3c2:	07d9      	lsls	r1, r3, #31
 800b3c4:	bf44      	itt	mi
 800b3c6:	f043 0320 	orrmi.w	r3, r3, #32
 800b3ca:	6023      	strmi	r3, [r4, #0]
 800b3cc:	b11d      	cbz	r5, 800b3d6 <_printf_i+0x19e>
 800b3ce:	2310      	movs	r3, #16
 800b3d0:	e7ac      	b.n	800b32c <_printf_i+0xf4>
 800b3d2:	4827      	ldr	r0, [pc, #156]	@ (800b470 <_printf_i+0x238>)
 800b3d4:	e7e9      	b.n	800b3aa <_printf_i+0x172>
 800b3d6:	6823      	ldr	r3, [r4, #0]
 800b3d8:	f023 0320 	bic.w	r3, r3, #32
 800b3dc:	6023      	str	r3, [r4, #0]
 800b3de:	e7f6      	b.n	800b3ce <_printf_i+0x196>
 800b3e0:	4616      	mov	r6, r2
 800b3e2:	e7bd      	b.n	800b360 <_printf_i+0x128>
 800b3e4:	6833      	ldr	r3, [r6, #0]
 800b3e6:	6825      	ldr	r5, [r4, #0]
 800b3e8:	6961      	ldr	r1, [r4, #20]
 800b3ea:	1d18      	adds	r0, r3, #4
 800b3ec:	6030      	str	r0, [r6, #0]
 800b3ee:	062e      	lsls	r6, r5, #24
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	d501      	bpl.n	800b3f8 <_printf_i+0x1c0>
 800b3f4:	6019      	str	r1, [r3, #0]
 800b3f6:	e002      	b.n	800b3fe <_printf_i+0x1c6>
 800b3f8:	0668      	lsls	r0, r5, #25
 800b3fa:	d5fb      	bpl.n	800b3f4 <_printf_i+0x1bc>
 800b3fc:	8019      	strh	r1, [r3, #0]
 800b3fe:	2300      	movs	r3, #0
 800b400:	6123      	str	r3, [r4, #16]
 800b402:	4616      	mov	r6, r2
 800b404:	e7bc      	b.n	800b380 <_printf_i+0x148>
 800b406:	6833      	ldr	r3, [r6, #0]
 800b408:	1d1a      	adds	r2, r3, #4
 800b40a:	6032      	str	r2, [r6, #0]
 800b40c:	681e      	ldr	r6, [r3, #0]
 800b40e:	6862      	ldr	r2, [r4, #4]
 800b410:	2100      	movs	r1, #0
 800b412:	4630      	mov	r0, r6
 800b414:	f7f4 ff64 	bl	80002e0 <memchr>
 800b418:	b108      	cbz	r0, 800b41e <_printf_i+0x1e6>
 800b41a:	1b80      	subs	r0, r0, r6
 800b41c:	6060      	str	r0, [r4, #4]
 800b41e:	6863      	ldr	r3, [r4, #4]
 800b420:	6123      	str	r3, [r4, #16]
 800b422:	2300      	movs	r3, #0
 800b424:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b428:	e7aa      	b.n	800b380 <_printf_i+0x148>
 800b42a:	6923      	ldr	r3, [r4, #16]
 800b42c:	4632      	mov	r2, r6
 800b42e:	4649      	mov	r1, r9
 800b430:	4640      	mov	r0, r8
 800b432:	47d0      	blx	sl
 800b434:	3001      	adds	r0, #1
 800b436:	d0ad      	beq.n	800b394 <_printf_i+0x15c>
 800b438:	6823      	ldr	r3, [r4, #0]
 800b43a:	079b      	lsls	r3, r3, #30
 800b43c:	d413      	bmi.n	800b466 <_printf_i+0x22e>
 800b43e:	68e0      	ldr	r0, [r4, #12]
 800b440:	9b03      	ldr	r3, [sp, #12]
 800b442:	4298      	cmp	r0, r3
 800b444:	bfb8      	it	lt
 800b446:	4618      	movlt	r0, r3
 800b448:	e7a6      	b.n	800b398 <_printf_i+0x160>
 800b44a:	2301      	movs	r3, #1
 800b44c:	4632      	mov	r2, r6
 800b44e:	4649      	mov	r1, r9
 800b450:	4640      	mov	r0, r8
 800b452:	47d0      	blx	sl
 800b454:	3001      	adds	r0, #1
 800b456:	d09d      	beq.n	800b394 <_printf_i+0x15c>
 800b458:	3501      	adds	r5, #1
 800b45a:	68e3      	ldr	r3, [r4, #12]
 800b45c:	9903      	ldr	r1, [sp, #12]
 800b45e:	1a5b      	subs	r3, r3, r1
 800b460:	42ab      	cmp	r3, r5
 800b462:	dcf2      	bgt.n	800b44a <_printf_i+0x212>
 800b464:	e7eb      	b.n	800b43e <_printf_i+0x206>
 800b466:	2500      	movs	r5, #0
 800b468:	f104 0619 	add.w	r6, r4, #25
 800b46c:	e7f5      	b.n	800b45a <_printf_i+0x222>
 800b46e:	bf00      	nop
 800b470:	0800b621 	.word	0x0800b621
 800b474:	0800b632 	.word	0x0800b632

0800b478 <memmove>:
 800b478:	4288      	cmp	r0, r1
 800b47a:	b510      	push	{r4, lr}
 800b47c:	eb01 0402 	add.w	r4, r1, r2
 800b480:	d902      	bls.n	800b488 <memmove+0x10>
 800b482:	4284      	cmp	r4, r0
 800b484:	4623      	mov	r3, r4
 800b486:	d807      	bhi.n	800b498 <memmove+0x20>
 800b488:	1e43      	subs	r3, r0, #1
 800b48a:	42a1      	cmp	r1, r4
 800b48c:	d008      	beq.n	800b4a0 <memmove+0x28>
 800b48e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b492:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b496:	e7f8      	b.n	800b48a <memmove+0x12>
 800b498:	4402      	add	r2, r0
 800b49a:	4601      	mov	r1, r0
 800b49c:	428a      	cmp	r2, r1
 800b49e:	d100      	bne.n	800b4a2 <memmove+0x2a>
 800b4a0:	bd10      	pop	{r4, pc}
 800b4a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b4a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b4aa:	e7f7      	b.n	800b49c <memmove+0x24>

0800b4ac <_sbrk_r>:
 800b4ac:	b538      	push	{r3, r4, r5, lr}
 800b4ae:	4d06      	ldr	r5, [pc, #24]	@ (800b4c8 <_sbrk_r+0x1c>)
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	4604      	mov	r4, r0
 800b4b4:	4608      	mov	r0, r1
 800b4b6:	602b      	str	r3, [r5, #0]
 800b4b8:	f7f5 fb9a 	bl	8000bf0 <_sbrk>
 800b4bc:	1c43      	adds	r3, r0, #1
 800b4be:	d102      	bne.n	800b4c6 <_sbrk_r+0x1a>
 800b4c0:	682b      	ldr	r3, [r5, #0]
 800b4c2:	b103      	cbz	r3, 800b4c6 <_sbrk_r+0x1a>
 800b4c4:	6023      	str	r3, [r4, #0]
 800b4c6:	bd38      	pop	{r3, r4, r5, pc}
 800b4c8:	24001f5c 	.word	0x24001f5c

0800b4cc <memcpy>:
 800b4cc:	440a      	add	r2, r1
 800b4ce:	4291      	cmp	r1, r2
 800b4d0:	f100 33ff 	add.w	r3, r0, #4294967295
 800b4d4:	d100      	bne.n	800b4d8 <memcpy+0xc>
 800b4d6:	4770      	bx	lr
 800b4d8:	b510      	push	{r4, lr}
 800b4da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b4e2:	4291      	cmp	r1, r2
 800b4e4:	d1f9      	bne.n	800b4da <memcpy+0xe>
 800b4e6:	bd10      	pop	{r4, pc}

0800b4e8 <_realloc_r>:
 800b4e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4ec:	4680      	mov	r8, r0
 800b4ee:	4615      	mov	r5, r2
 800b4f0:	460c      	mov	r4, r1
 800b4f2:	b921      	cbnz	r1, 800b4fe <_realloc_r+0x16>
 800b4f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b4f8:	4611      	mov	r1, r2
 800b4fa:	f7ff bc4b 	b.w	800ad94 <_malloc_r>
 800b4fe:	b92a      	cbnz	r2, 800b50c <_realloc_r+0x24>
 800b500:	f7ff fbdc 	bl	800acbc <_free_r>
 800b504:	2400      	movs	r4, #0
 800b506:	4620      	mov	r0, r4
 800b508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b50c:	f000 f81a 	bl	800b544 <_malloc_usable_size_r>
 800b510:	4285      	cmp	r5, r0
 800b512:	4606      	mov	r6, r0
 800b514:	d802      	bhi.n	800b51c <_realloc_r+0x34>
 800b516:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b51a:	d8f4      	bhi.n	800b506 <_realloc_r+0x1e>
 800b51c:	4629      	mov	r1, r5
 800b51e:	4640      	mov	r0, r8
 800b520:	f7ff fc38 	bl	800ad94 <_malloc_r>
 800b524:	4607      	mov	r7, r0
 800b526:	2800      	cmp	r0, #0
 800b528:	d0ec      	beq.n	800b504 <_realloc_r+0x1c>
 800b52a:	42b5      	cmp	r5, r6
 800b52c:	462a      	mov	r2, r5
 800b52e:	4621      	mov	r1, r4
 800b530:	bf28      	it	cs
 800b532:	4632      	movcs	r2, r6
 800b534:	f7ff ffca 	bl	800b4cc <memcpy>
 800b538:	4621      	mov	r1, r4
 800b53a:	4640      	mov	r0, r8
 800b53c:	f7ff fbbe 	bl	800acbc <_free_r>
 800b540:	463c      	mov	r4, r7
 800b542:	e7e0      	b.n	800b506 <_realloc_r+0x1e>

0800b544 <_malloc_usable_size_r>:
 800b544:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b548:	1f18      	subs	r0, r3, #4
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	bfbc      	itt	lt
 800b54e:	580b      	ldrlt	r3, [r1, r0]
 800b550:	18c0      	addlt	r0, r0, r3
 800b552:	4770      	bx	lr

0800b554 <_init>:
 800b554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b556:	bf00      	nop
 800b558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b55a:	bc08      	pop	{r3}
 800b55c:	469e      	mov	lr, r3
 800b55e:	4770      	bx	lr

0800b560 <_fini>:
 800b560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b562:	bf00      	nop
 800b564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b566:	bc08      	pop	{r3}
 800b568:	469e      	mov	lr, r3
 800b56a:	4770      	bx	lr
