{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676655868199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676655868201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 19:44:27 2023 " "Processing started: Fri Feb 17 19:44:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676655868201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676655868201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676655868202 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676655869511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871739 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676655871739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871764 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676655871764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-arch_VGA_Controller " "Found design unit 1: VGA_Controller-arch_VGA_Controller" {  } { { "VHDl/VGA_Controller.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/VGA_Controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871780 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VHDl/VGA_Controller.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/VGA_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676655871780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common_vhdl_files/char graphic/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file common_vhdl_files/char graphic/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Char_ROM-a " "Found design unit 1: Char_ROM-a" {  } { { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Found entity 1: Char_ROM" {  } { { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676655871803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common_vhdl_files/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file common_vhdl_files/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-beh " "Found design unit 1: clk_div-beh" {  } { { "common_VHDL_files/clk_div.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/clk_div.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871821 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "common_VHDL_files/clk_div.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/clk_div.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676655871821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mycounter9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mycounter9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myCounter9-arc_counter " "Found design unit 1: myCounter9-arc_counter" {  } { { "VHDl/myCounter9.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871839 ""} { "Info" "ISGN_ENTITY_NAME" "1 myCounter9 " "Found entity 1: myCounter9" {  } { { "VHDl/myCounter9.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676655871839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mycounter5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mycounter5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myCounter5-arc_counter " "Found design unit 1: myCounter5-arc_counter" {  } { { "VHDl/myCounter5.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871855 ""} { "Info" "ISGN_ENTITY_NAME" "1 myCounter5 " "Found entity 1: myCounter5" {  } { { "VHDl/myCounter5.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676655871855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mycounter640x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mycounter640x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mycounter640x8-arch_counter7 " "Found design unit 1: mycounter640x8-arch_counter7" {  } { { "VHDl/mycounter640x8.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/mycounter640x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871870 ""} { "Info" "ISGN_ENTITY_NAME" "1 mycounter640x8 " "Found entity 1: mycounter640x8" {  } { { "VHDl/mycounter640x8.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/mycounter640x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676655871870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 all " "Found entity 1: all" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676655871879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mycounter480x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mycounter480x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mycounter480x8-arch_counter7 " "Found design unit 1: mycounter480x8-arch_counter7" {  } { { "VHDl/mycounter480x8.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/mycounter480x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871894 ""} { "Info" "ISGN_ENTITY_NAME" "1 mycounter480x8 " "Found entity 1: mycounter480x8" {  } { { "VHDl/mycounter480x8.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/mycounter480x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655871894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676655871894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "all " "Elaborating entity \"all\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676655872353 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 24 -96 72 40 "SW\[0\]" "" } { 40 -96 72 56 "SW\[1\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1676655872385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst17 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst17\"" {  } { { "all.bdf" "inst17" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -208 920 1144 0 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC:inst17\|video_PLL:video_PLL_inst " "Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\"" {  } { { "vga_sync.vhd" "video_PLL_inst" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/vga_sync.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676655872710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872711 ""}  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1676655872711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Char_ROM Char_ROM:inst12 " "Elaborating entity \"Char_ROM\" for hierarchy \"Char_ROM:inst12\"" {  } { { "all.bdf" "inst12" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -160 592 856 -48 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM Char_ROM:inst12\|LPM_ROM:char_gen_rom " "Elaborating entity \"LPM_ROM\" for hierarchy \"Char_ROM:inst12\|LPM_ROM:char_gen_rom\"" {  } { { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "char_gen_rom" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Char_ROM:inst12\|LPM_ROM:char_gen_rom " "Elaborated megafunction instantiation \"Char_ROM:inst12\|LPM_ROM:char_gen_rom\"" {  } { { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 21 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676655872972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Char_ROM:inst12\|LPM_ROM:char_gen_rom " "Instantiated megafunction \"Char_ROM:inst12\|LPM_ROM:char_gen_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 512 " "Parameter \"LPM_NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE tcgrom.mif " "Parameter \"LPM_FILE\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655872978 ""}  } { { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 21 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1676655872978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Char_ROM:inst12\|LPM_ROM:char_gen_rom\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"Char_ROM:inst12\|LPM_ROM:char_gen_rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655873198 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Char_ROM:inst12\|LPM_ROM:char_gen_rom\|altrom:srom Char_ROM:inst12\|LPM_ROM:char_gen_rom " "Elaborated megafunction instantiation \"Char_ROM:inst12\|LPM_ROM:char_gen_rom\|altrom:srom\", which is child of megafunction instantiation \"Char_ROM:inst12\|LPM_ROM:char_gen_rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 21 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655873216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Char_ROM:inst12\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"Char_ROM:inst12\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655873332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Char_ROM:inst12\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block Char_ROM:inst12\|LPM_ROM:char_gen_rom " "Elaborated megafunction instantiation \"Char_ROM:inst12\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"Char_ROM:inst12\|LPM_ROM:char_gen_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 21 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655873361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6401 " "Found entity 1: altsyncram_6401" {  } { { "db/altsyncram_6401.tdf" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/db/altsyncram_6401.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676655873527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676655873527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6401 Char_ROM:inst12\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated " "Elaborating entity \"altsyncram_6401\" for hierarchy \"Char_ROM:inst12\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655873533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst16 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst16\"" {  } { { "all.bdf" "inst16" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 176 664 872 352 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655873581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myCounter9 myCounter9:inst7 " "Elaborating entity \"myCounter9\" for hierarchy \"myCounter9:inst7\"" {  } { { "all.bdf" "inst7" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 776 248 400 888 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655873613 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "countTo myCounter9.vhd(14) " "VHDL Variable Declaration warning at myCounter9.vhd(14): used initial value expression for variable \"countTo\" because variable was never assigned a value" {  } { { "VHDl/myCounter9.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter9.vhd" 14 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1676655873640 "|all|myCounter9:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CE myCounter9.vhd(20) " "VHDL Process Statement warning at myCounter9.vhd(20): signal \"CE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDl/myCounter9.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter9.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1676655873640 "|all|myCounter9:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout myCounter9.vhd(13) " "VHDL Process Statement warning at myCounter9.vhd(13): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "VHDl/myCounter9.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter9.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1676655873643 "|all|myCounter9:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout myCounter9.vhd(13) " "Inferred latch for \"Cout\" at myCounter9.vhd(13)" {  } { { "VHDl/myCounter9.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter9.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676655873643 "|all|myCounter9:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst2 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst2\"" {  } { { "all.bdf" "inst2" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -160 -128 80 16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655873644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myCounter5 myCounter5:inst6 " "Elaborating entity \"myCounter5\" for hierarchy \"myCounter5:inst6\"" {  } { { "all.bdf" "inst6" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 608 248 400 720 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655873727 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "countTo myCounter5.vhd(14) " "VHDL Variable Declaration warning at myCounter5.vhd(14): used initial value expression for variable \"countTo\" because variable was never assigned a value" {  } { { "VHDl/myCounter5.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter5.vhd" 14 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1676655873768 "|all|myCounter5:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CE myCounter5.vhd(20) " "VHDL Process Statement warning at myCounter5.vhd(20): signal \"CE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDl/myCounter5.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter5.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1676655873768 "|all|myCounter5:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout myCounter5.vhd(13) " "VHDL Process Statement warning at myCounter5.vhd(13): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "VHDl/myCounter5.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter5.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1676655873773 "|all|myCounter5:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout myCounter5.vhd(13) " "Inferred latch for \"Cout\" at myCounter5.vhd(13)" {  } { { "VHDl/myCounter5.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter5.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676655873774 "|all|myCounter5:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mycounter480x8 mycounter480x8:inst14 " "Elaborating entity \"mycounter480x8\" for hierarchy \"mycounter480x8:inst14\"" {  } { { "all.bdf" "inst14" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -16 256 408 96 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655873785 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CE mycounter480x8.vhd(20) " "VHDL Process Statement warning at mycounter480x8.vhd(20): signal \"CE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDl/mycounter480x8.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/mycounter480x8.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1676655873831 "|all|mycounter480x8:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mycounter640x8 mycounter640x8:inst15 " "Elaborating entity \"mycounter640x8\" for hierarchy \"mycounter640x8:inst15\"" {  } { { "all.bdf" "inst15" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 128 256 408 240 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676655873838 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CE mycounter640x8.vhd(20) " "VHDL Process Statement warning at mycounter640x8.vhd(20): signal \"CE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDl/mycounter640x8.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/mycounter640x8.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1676655873871 "|all|mycounter640x8:inst15"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[7\] " "Converted tri-state buffer \"Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676655874257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[6\] " "Converted tri-state buffer \"Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676655874257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[5\] " "Converted tri-state buffer \"Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676655874257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[4\] " "Converted tri-state buffer \"Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676655874257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[3\] " "Converted tri-state buffer \"Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676655874257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[2\] " "Converted tri-state buffer \"Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676655874257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[1\] " "Converted tri-state buffer \"Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676655874257 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[0\] " "Converted tri-state buffer \"Char_ROM:inst12\|lpm_rom:char_gen_rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676655874257 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1676655874257 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Char_ROM:inst12\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"Char_ROM:inst12\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6401.tdf" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/db/altsyncram_6401.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 21 0 0 } } { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -160 592 856 -48 "inst12" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676655875539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676655876191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676655876191 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 24 -96 72 40 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676655876571 "|all|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 24 -96 72 40 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676655876571 "|all|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1676655876571 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676655876574 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676655876574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Implemented 239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676655876574 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1676655876574 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1676655876574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676655876574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676655876638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 19:44:36 2023 " "Processing ended: Fri Feb 17 19:44:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676655876638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676655876638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676655876638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676655876638 ""}
