

================================================================
== Vivado HLS Report for 'PID_Controller'
================================================================
* Date:           Tue Oct 13 10:17:54 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        hls_fixedp_pid_prj
* Solution:       solution_fixedp
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     17.03|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      2|      0|    562|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     76|
|Register         |        -|      -|    306|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      2|    306|    638|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      2|   ~0  |      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_134_p2               |     *    |      2|  0|   1|          25|          25|
    |pid_addsub2_V_1_fu_341_p2   |     +    |      0|  0|  12|          25|          25|
    |pid_addsub2_V_fu_288_p2     |     +    |      0|  0|  12|          25|          25|
    |tmp1_fu_336_p2              |     +    |      0|  0|  12|          25|          25|
    |tmp_fu_283_p2               |     +    |      0|  0|  12|          25|          25|
    |p_Val2_10_fu_277_p2         |     -    |      0|  0|  25|          25|          25|
    |p_Val2_7_fu_272_p2          |     -    |      0|  0|  25|          25|          25|
    |pid_addsub_V_fu_164_p2      |     -    |      0|  0|  25|          25|          25|
    |dout_0_V                    |  Select  |      0|  0|  25|           1|          25|
    |e_V_1_fu_190_p3             |  Select  |      0|  0|  25|           1|          25|
    |e_V_fu_176_p3               |  Select  |      0|  0|  25|           1|          25|
    |p_Val2_12_fu_230_p3         |  Select  |      0|  0|  25|           1|          25|
    |p_Val2_15_fu_324_p3         |  Select  |      0|  0|  25|           1|          25|
    |p_Val2_6_fu_246_p3          |  Select  |      0|  0|  25|           1|          25|
    |p_Val2_9_fu_238_p3          |  Select  |      0|  0|  25|           1|          25|
    |prev_yd_V_load_s_fu_254_p3  |  Select  |      0|  0|  25|           1|          25|
    |tmp_V_fu_352_p3             |  Select  |      0|  0|  25|           1|          25|
    |yi_V_fu_314_p3              |  Select  |      0|  0|  25|           1|          25|
    |tmp_1_fu_310_p2             |   icmp   |      0|  0|  31|          25|          25|
    |tmp_2_fu_320_p2             |   icmp   |      0|  0|  31|          25|          25|
    |tmp_4_fu_347_p2             |   icmp   |      0|  0|  31|          25|          25|
    |tmp_6_fu_170_p2             |   icmp   |      0|  0|  31|          25|          25|
    |tmp_7_fu_184_p2             |   icmp   |      0|  0|  31|          25|          25|
    |tmp_9_fu_359_p2             |   icmp   |      0|  0|  31|          25|          25|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      2|  0| 562|         360|         600|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |   1|          6|    1|          6|
    |dout_1_V       |  25|          2|   25|         50|
    |grp_fu_134_p0  |  25|          4|   25|        100|
    |grp_fu_134_p1  |  25|          5|   25|        125|
    +---------------+----+-----------+-----+-----------+
    |Total          |  76|         17|   76|        281|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |OP2_V_reg_392          |  50|   0|   50|          0|
    |ap_CS_fsm              |   5|   0|    5|          0|
    |dout_1_V_preg          |  25|   0|   25|          0|
    |p_Val2_10_reg_409      |  25|   0|   25|          0|
    |p_Val2_5_reg_397       |  25|   0|   25|          0|
    |pid_addsub2_V_reg_414  |  25|   0|   25|          0|
    |pid_mult2_V_reg_403    |  25|   0|   25|          0|
    |prev_x1_V              |  25|   0|   25|          0|
    |prev_x2_V              |  25|   0|   25|          0|
    |prev_yd_V              |  25|   0|   25|          0|
    |prev_yi_V              |  25|   0|   25|          0|
    |tmp_9_reg_426          |   1|   0|    1|          0|
    |tmp_V_reg_421          |  25|   0|   25|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 306|   0|  306|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------+-----+-----+------------+----------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | PID_Controller | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | PID_Controller | return value |
|ap_start   |  in |    1| ap_ctrl_hs | PID_Controller | return value |
|ap_done    | out |    1| ap_ctrl_hs | PID_Controller | return value |
|ap_idle    | out |    1| ap_ctrl_hs | PID_Controller | return value |
|ap_ready   | out |    1| ap_ctrl_hs | PID_Controller | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | PID_Controller | return value |
|InitN      |  in |    1|   ap_none  |      InitN     |    scalar    |
|coeff_0_V  |  in |   25|   ap_none  |    coeff_0_V   |    pointer   |
|coeff_1_V  |  in |   25|   ap_none  |    coeff_1_V   |    pointer   |
|coeff_2_V  |  in |   25|   ap_none  |    coeff_2_V   |    pointer   |
|coeff_3_V  |  in |   25|   ap_none  |    coeff_3_V   |    pointer   |
|coeff_4_V  |  in |   25|   ap_none  |    coeff_4_V   |    pointer   |
|coeff_5_V  |  in |   25|   ap_none  |    coeff_5_V   |    pointer   |
|din_0_V    |  in |   25|   ap_none  |     din_0_V    |    pointer   |
|din_1_V    |  in |   25|   ap_none  |     din_1_V    |    pointer   |
|dout_0_V   | out |   25|   ap_none  |    dout_0_V    |    pointer   |
|dout_1_V   | out |   25|   ap_none  |    dout_1_V    |    pointer   |
+-----------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 16.90ns
ST_1: Gd_V [1/1] 0.00ns
codeRepl:17  %Gd_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_1_V)

ST_1: max_lim_V [1/1] 0.00ns
codeRepl:20  %max_lim_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_4_V)

ST_1: min_lim_V [1/1] 0.00ns
codeRepl:21  %min_lim_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_5_V)

ST_1: p_Val2_s [1/1] 0.00ns
codeRepl:22  %p_Val2_s = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %din_0_V)

ST_1: p_Val2_1 [1/1] 0.00ns
codeRepl:23  %p_Val2_1 = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %din_1_V)

ST_1: pid_addsub_V [1/1] 2.32ns
codeRepl:32  %pid_addsub_V = sub i25 %p_Val2_s, %p_Val2_1

ST_1: tmp_6 [1/1] 2.42ns
codeRepl:33  %tmp_6 = icmp sgt i25 %pid_addsub_V, %max_lim_V

ST_1: e_V [1/1] 1.37ns
codeRepl:34  %e_V = select i1 %tmp_6, i25 %max_lim_V, i25 %pid_addsub_V

ST_1: tmp_7 [1/1] 2.42ns
codeRepl:35  %tmp_7 = icmp slt i25 %pid_addsub_V, %min_lim_V

ST_1: e_V_1 [1/1] 1.37ns
codeRepl:36  %e_V_1 = select i1 %tmp_7, i25 %min_lim_V, i25 %e_V

ST_1: OP1_V [1/1] 0.00ns
codeRepl:37  %OP1_V = sext i25 %Gd_V to i50

ST_1: OP2_V [1/1] 0.00ns
codeRepl:38  %OP2_V = sext i25 %e_V_1 to i50

ST_1: p_Val2_2 [1/1] 9.42ns
codeRepl:39  %p_Val2_2 = mul nsw i50 %OP2_V, %OP1_V

ST_1: p_Val2_5 [1/1] 0.00ns
codeRepl:40  %p_Val2_5 = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %p_Val2_2, i32 15, i32 39)

ST_1: stg_20 [1/1] 0.00ns
codeRepl:66  call void @_ssdm_op_Write.ap_none.i25P(i25* %dout_1_V, i25 %e_V_1)


 <State 2>: 9.42ns
ST_2: Gi_V [1/1] 0.00ns
codeRepl:16  %Gi_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_0_V)

ST_2: OP1_V_1 [1/1] 0.00ns
codeRepl:41  %OP1_V_1 = sext i25 %Gi_V to i50

ST_2: p_Val2_3 [1/1] 9.42ns
codeRepl:42  %p_Val2_3 = mul nsw i50 %OP2_V, %OP1_V_1

ST_2: pid_mult2_V [1/1] 0.00ns
codeRepl:43  %pid_mult2_V = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %p_Val2_3, i32 15, i32 39)


 <State 3>: 13.11ns
ST_3: InitN_read [1/1] 0.00ns
codeRepl:12  %InitN_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %InitN)

ST_3: C_V [1/1] 0.00ns
codeRepl:18  %C_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_2_V)

ST_3: prev_yi_V_load [1/1] 0.00ns
codeRepl:24  %prev_yi_V_load = load i25* @prev_yi_V, align 4

ST_3: prev_x2_V_load [1/1] 0.00ns
codeRepl:25  %prev_x2_V_load = load i25* @prev_x2_V, align 4

ST_3: prev_x1_V_load [1/1] 0.00ns
codeRepl:26  %prev_x1_V_load = load i25* @prev_x1_V, align 4

ST_3: prev_yd_V_load [1/1] 0.00ns
codeRepl:27  %prev_yd_V_load = load i25* @prev_yd_V, align 4

ST_3: p_Val2_12 [1/1] 1.37ns
codeRepl:28  %p_Val2_12 = select i1 %InitN_read, i25 %prev_yi_V_load, i25 0

ST_3: p_Val2_9 [1/1] 1.37ns
codeRepl:29  %p_Val2_9 = select i1 %InitN_read, i25 %prev_x2_V_load, i25 0

ST_3: p_Val2_6 [1/1] 1.37ns
codeRepl:30  %p_Val2_6 = select i1 %InitN_read, i25 %prev_x1_V_load, i25 0

ST_3: prev_yd_V_load_s [1/1] 1.37ns
codeRepl:31  %prev_yd_V_load_s = select i1 %InitN_read, i25 %prev_yd_V_load, i25 0

ST_3: OP1_V_2 [1/1] 0.00ns
codeRepl:44  %OP1_V_2 = sext i25 %C_V to i50

ST_3: OP2_V_1 [1/1] 0.00ns
codeRepl:45  %OP2_V_1 = sext i25 %prev_yd_V_load_s to i50

ST_3: p_Val2_4 [1/1] 9.42ns
codeRepl:46  %p_Val2_4 = mul nsw i50 %OP2_V_1, %OP1_V_2

ST_3: p_Val2_8 [1/1] 0.00ns
codeRepl:47  %p_Val2_8 = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %p_Val2_4, i32 15, i32 39)

ST_3: p_Val2_7 [1/1] 2.32ns
codeRepl:48  %p_Val2_7 = sub i25 %p_Val2_5, %p_Val2_6

ST_3: p_Val2_10 [1/1] 2.32ns
codeRepl:49  %p_Val2_10 = sub i25 %p_Val2_7, %p_Val2_8

ST_3: tmp [1/1] 1.91ns
codeRepl:50  %tmp = add i25 %pid_mult2_V, %p_Val2_12

ST_3: pid_addsub2_V [1/1] 1.91ns
codeRepl:51  %pid_addsub2_V = add i25 %tmp, %p_Val2_9

ST_3: stg_43 [1/1] 0.00ns
codeRepl:67  store i25 %p_Val2_10, i25* @prev_yd_V, align 4

ST_3: stg_44 [1/1] 0.00ns
codeRepl:68  store i25 %p_Val2_5, i25* @prev_x1_V, align 4

ST_3: stg_45 [1/1] 0.00ns
codeRepl:69  store i25 %pid_mult2_V, i25* @prev_x2_V, align 4


 <State 4>: 17.03ns
ST_4: Gp_V [1/1] 0.00ns
codeRepl:19  %Gp_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_3_V)

ST_4: tmp_1 [1/1] 2.42ns
codeRepl:52  %tmp_1 = icmp sgt i25 %pid_addsub2_V, %max_lim_V

ST_4: yi_V [1/1] 1.37ns
codeRepl:53  %yi_V = select i1 %tmp_1, i25 %max_lim_V, i25 %pid_addsub2_V

ST_4: tmp_2 [1/1] 2.42ns
codeRepl:54  %tmp_2 = icmp slt i25 %pid_addsub2_V, %min_lim_V

ST_4: p_Val2_15 [1/1] 1.37ns
codeRepl:55  %p_Val2_15 = select i1 %tmp_2, i25 %min_lim_V, i25 %yi_V

ST_4: OP1_V_3 [1/1] 0.00ns
codeRepl:56  %OP1_V_3 = sext i25 %Gp_V to i50

ST_4: p_Val2_13 [1/1] 9.42ns
codeRepl:57  %p_Val2_13 = mul nsw i50 %OP2_V, %OP1_V_3

ST_4: p_Val2_14 [1/1] 0.00ns
codeRepl:58  %p_Val2_14 = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %p_Val2_13, i32 15, i32 39)

ST_4: tmp1 [1/1] 1.91ns
codeRepl:59  %tmp1 = add i25 %p_Val2_10, %p_Val2_14

ST_4: pid_addsub2_V_1 [1/1] 1.91ns
codeRepl:60  %pid_addsub2_V_1 = add i25 %tmp1, %p_Val2_15

ST_4: tmp_4 [1/1] 2.42ns
codeRepl:61  %tmp_4 = icmp sgt i25 %pid_addsub2_V_1, %max_lim_V

ST_4: tmp_V [1/1] 1.37ns
codeRepl:62  %tmp_V = select i1 %tmp_4, i25 %max_lim_V, i25 %pid_addsub2_V_1

ST_4: tmp_9 [1/1] 2.42ns
codeRepl:63  %tmp_9 = icmp slt i25 %pid_addsub2_V_1, %min_lim_V

ST_4: stg_59 [1/1] 0.00ns
codeRepl:70  store i25 %p_Val2_15, i25* @prev_yi_V, align 4


 <State 5>: 1.37ns
ST_5: stg_60 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i25* %din_1_V), !map !7

ST_5: stg_61 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i25* %din_0_V), !map !13

ST_5: stg_62 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_5_V), !map !19

ST_5: stg_63 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_4_V), !map !25

ST_5: stg_64 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_3_V), !map !31

ST_5: stg_65 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_2_V), !map !37

ST_5: stg_66 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_1_V), !map !43

ST_5: stg_67 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_0_V), !map !47

ST_5: stg_68 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i25* %dout_1_V), !map !51

ST_5: stg_69 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i25* %dout_0_V), !map !55

ST_5: stg_70 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1 %InitN), !map !59

ST_5: stg_71 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

ST_5: stg_72 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i25* %dout_0_V, i25* %dout_1_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: stg_73 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [14 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: stg_74 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: tmp_V_1 [1/1] 1.37ns
codeRepl:64  %tmp_V_1 = select i1 %tmp_9, i25 %min_lim_V, i25 %tmp_V

ST_5: stg_76 [1/1] 0.00ns
codeRepl:65  call void @_ssdm_op_Write.ap_none.i25P(i25* %dout_0_V, i25 %tmp_V_1)

ST_5: stg_77 [1/1] 0.00ns
codeRepl:71  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ InitN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x321b1d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3cf5840; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x42d6360; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x42d6930; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x42d6f00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x42d74d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x42d7aa0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x42d8070; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x42d8640; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x42d8c10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x42d91e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prev_yi_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x42d97b0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_x2_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x42d9d80; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_x1_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x42da920; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_yd_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x36d09c0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Gd_V             (read             ) [ 000000]
max_lim_V        (read             ) [ 001110]
min_lim_V        (read             ) [ 001111]
p_Val2_s         (read             ) [ 000000]
p_Val2_1         (read             ) [ 000000]
pid_addsub_V     (sub              ) [ 000000]
tmp_6            (icmp             ) [ 000000]
e_V              (select           ) [ 000000]
tmp_7            (icmp             ) [ 000000]
e_V_1            (select           ) [ 000000]
OP1_V            (sext             ) [ 000000]
OP2_V            (sext             ) [ 001110]
p_Val2_2         (mul              ) [ 000000]
p_Val2_5         (partselect       ) [ 001100]
stg_20           (write            ) [ 000000]
Gi_V             (read             ) [ 000000]
OP1_V_1          (sext             ) [ 000000]
p_Val2_3         (mul              ) [ 000000]
pid_mult2_V      (partselect       ) [ 000100]
InitN_read       (read             ) [ 000000]
C_V              (read             ) [ 000000]
prev_yi_V_load   (load             ) [ 000000]
prev_x2_V_load   (load             ) [ 000000]
prev_x1_V_load   (load             ) [ 000000]
prev_yd_V_load   (load             ) [ 000000]
p_Val2_12        (select           ) [ 000000]
p_Val2_9         (select           ) [ 000000]
p_Val2_6         (select           ) [ 000000]
prev_yd_V_load_s (select           ) [ 000000]
OP1_V_2          (sext             ) [ 000000]
OP2_V_1          (sext             ) [ 000000]
p_Val2_4         (mul              ) [ 000000]
p_Val2_8         (partselect       ) [ 000000]
p_Val2_7         (sub              ) [ 000000]
p_Val2_10        (sub              ) [ 000010]
tmp              (add              ) [ 000000]
pid_addsub2_V    (add              ) [ 000010]
stg_43           (store            ) [ 000000]
stg_44           (store            ) [ 000000]
stg_45           (store            ) [ 000000]
Gp_V             (read             ) [ 000000]
tmp_1            (icmp             ) [ 000000]
yi_V             (select           ) [ 000000]
tmp_2            (icmp             ) [ 000000]
p_Val2_15        (select           ) [ 000000]
OP1_V_3          (sext             ) [ 000000]
p_Val2_13        (mul              ) [ 000000]
p_Val2_14        (partselect       ) [ 000000]
tmp1             (add              ) [ 000000]
pid_addsub2_V_1  (add              ) [ 000000]
tmp_4            (icmp             ) [ 000000]
tmp_V            (select           ) [ 000001]
tmp_9            (icmp             ) [ 000001]
stg_59           (store            ) [ 000000]
stg_60           (specbitsmap      ) [ 000000]
stg_61           (specbitsmap      ) [ 000000]
stg_62           (specbitsmap      ) [ 000000]
stg_63           (specbitsmap      ) [ 000000]
stg_64           (specbitsmap      ) [ 000000]
stg_65           (specbitsmap      ) [ 000000]
stg_66           (specbitsmap      ) [ 000000]
stg_67           (specbitsmap      ) [ 000000]
stg_68           (specbitsmap      ) [ 000000]
stg_69           (specbitsmap      ) [ 000000]
stg_70           (specbitsmap      ) [ 000000]
stg_71           (spectopmodule    ) [ 000000]
stg_72           (specinterface    ) [ 000000]
stg_73           (specinterface    ) [ 000000]
stg_74           (specresourcelimit) [ 000000]
tmp_V_1          (select           ) [ 000000]
stg_76           (write            ) [ 000000]
stg_77           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="InitN">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InitN"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coeff_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeff_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coeff_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="coeff_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="coeff_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="din_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_0_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="din_1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_1_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dout_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dout_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="prev_yi_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_yi_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="prev_x2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_x2_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="prev_x1_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_x1_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="prev_yd_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_yd_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i25P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="Gd_V_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="25" slack="0"/>
<pin id="68" dir="0" index="1" bw="25" slack="0"/>
<pin id="69" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Gd_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="max_lim_V_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="25" slack="0"/>
<pin id="74" dir="0" index="1" bw="25" slack="0"/>
<pin id="75" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_lim_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="min_lim_V_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="25" slack="0"/>
<pin id="80" dir="0" index="1" bw="25" slack="0"/>
<pin id="81" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_lim_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_Val2_s_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="25" slack="0"/>
<pin id="86" dir="0" index="1" bw="25" slack="0"/>
<pin id="87" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_Val2_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="25" slack="0"/>
<pin id="92" dir="0" index="1" bw="25" slack="0"/>
<pin id="93" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="stg_20_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="25" slack="0"/>
<pin id="99" dir="0" index="2" bw="25" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_20/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="Gi_V_read_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="25" slack="0"/>
<pin id="105" dir="0" index="1" bw="25" slack="0"/>
<pin id="106" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Gi_V/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="InitN_read_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="InitN_read/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="C_V_read_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="25" slack="0"/>
<pin id="117" dir="0" index="1" bw="25" slack="0"/>
<pin id="118" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_V/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="Gp_V_read_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="25" slack="0"/>
<pin id="123" dir="0" index="1" bw="25" slack="0"/>
<pin id="124" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Gp_V/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="stg_76_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="25" slack="0"/>
<pin id="130" dir="0" index="2" bw="25" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_76/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="138" dir="0" index="0" bw="25" slack="0"/>
<pin id="139" dir="0" index="1" bw="25" slack="0"/>
<pin id="140" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/1 p_Val2_3/2 p_Val2_4/3 p_Val2_13/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="25" slack="0"/>
<pin id="156" dir="0" index="1" bw="50" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="0" index="3" bw="7" slack="0"/>
<pin id="159" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 pid_mult2_V/2 p_Val2_8/3 p_Val2_14/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="pid_addsub_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="25" slack="0"/>
<pin id="166" dir="0" index="1" bw="25" slack="0"/>
<pin id="167" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="pid_addsub_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_6_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="25" slack="0"/>
<pin id="172" dir="0" index="1" bw="25" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="e_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="25" slack="0"/>
<pin id="179" dir="0" index="2" bw="25" slack="0"/>
<pin id="180" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_7_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="25" slack="0"/>
<pin id="186" dir="0" index="1" bw="25" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="e_V_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="25" slack="0"/>
<pin id="193" dir="0" index="2" bw="25" slack="0"/>
<pin id="194" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_V_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="OP1_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="25" slack="0"/>
<pin id="201" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="OP2_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="25" slack="0"/>
<pin id="206" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="OP1_V_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="25" slack="0"/>
<pin id="211" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="prev_yi_V_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="25" slack="0"/>
<pin id="216" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_yi_V_load/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="prev_x2_V_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="25" slack="0"/>
<pin id="220" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_x2_V_load/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="prev_x1_V_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="25" slack="0"/>
<pin id="224" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_x1_V_load/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="prev_yd_V_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="25" slack="0"/>
<pin id="228" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_yd_V_load/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Val2_12_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="25" slack="0"/>
<pin id="233" dir="0" index="2" bw="25" slack="0"/>
<pin id="234" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_Val2_9_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="25" slack="0"/>
<pin id="241" dir="0" index="2" bw="25" slack="0"/>
<pin id="242" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_Val2_6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="25" slack="0"/>
<pin id="249" dir="0" index="2" bw="25" slack="0"/>
<pin id="250" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="prev_yd_V_load_s_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="25" slack="0"/>
<pin id="257" dir="0" index="2" bw="25" slack="0"/>
<pin id="258" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_yd_V_load_s/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="OP1_V_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="25" slack="0"/>
<pin id="264" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="OP2_V_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="25" slack="0"/>
<pin id="269" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Val2_7_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="25" slack="2"/>
<pin id="274" dir="0" index="1" bw="25" slack="0"/>
<pin id="275" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Val2_10_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="25" slack="0"/>
<pin id="279" dir="0" index="1" bw="25" slack="0"/>
<pin id="280" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_10/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="25" slack="1"/>
<pin id="285" dir="0" index="1" bw="25" slack="0"/>
<pin id="286" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="pid_addsub2_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="25" slack="0"/>
<pin id="290" dir="0" index="1" bw="25" slack="0"/>
<pin id="291" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pid_addsub2_V/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="stg_43_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="25" slack="0"/>
<pin id="296" dir="0" index="1" bw="25" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_43/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="stg_44_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="25" slack="2"/>
<pin id="302" dir="0" index="1" bw="25" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_44/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="stg_45_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="25" slack="1"/>
<pin id="307" dir="0" index="1" bw="25" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="25" slack="1"/>
<pin id="312" dir="0" index="1" bw="25" slack="3"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="yi_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="25" slack="3"/>
<pin id="317" dir="0" index="2" bw="25" slack="1"/>
<pin id="318" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yi_V/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="25" slack="1"/>
<pin id="322" dir="0" index="1" bw="25" slack="3"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_Val2_15_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="25" slack="3"/>
<pin id="327" dir="0" index="2" bw="25" slack="0"/>
<pin id="328" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_15/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="OP1_V_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="25" slack="0"/>
<pin id="333" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="25" slack="1"/>
<pin id="338" dir="0" index="1" bw="25" slack="0"/>
<pin id="339" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="pid_addsub2_V_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="25" slack="0"/>
<pin id="343" dir="0" index="1" bw="25" slack="0"/>
<pin id="344" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pid_addsub2_V_1/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="25" slack="0"/>
<pin id="349" dir="0" index="1" bw="25" slack="3"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_V_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="25" slack="3"/>
<pin id="355" dir="0" index="2" bw="25" slack="0"/>
<pin id="356" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_9_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="25" slack="0"/>
<pin id="361" dir="0" index="1" bw="25" slack="3"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="stg_59_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="25" slack="0"/>
<pin id="366" dir="0" index="1" bw="25" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_59/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_V_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="25" slack="4"/>
<pin id="373" dir="0" index="2" bw="25" slack="1"/>
<pin id="374" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_1/5 "/>
</bind>
</comp>

<comp id="376" class="1005" name="max_lim_V_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="25" slack="3"/>
<pin id="378" dir="1" index="1" bw="25" slack="3"/>
</pin_list>
<bind>
<opset="max_lim_V "/>
</bind>
</comp>

<comp id="384" class="1005" name="min_lim_V_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="25" slack="3"/>
<pin id="386" dir="1" index="1" bw="25" slack="3"/>
</pin_list>
<bind>
<opset="min_lim_V "/>
</bind>
</comp>

<comp id="392" class="1005" name="OP2_V_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="50" slack="1"/>
<pin id="394" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="397" class="1005" name="p_Val2_5_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="25" slack="2"/>
<pin id="399" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="403" class="1005" name="pid_mult2_V_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="25" slack="1"/>
<pin id="405" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="pid_mult2_V "/>
</bind>
</comp>

<comp id="409" class="1005" name="p_Val2_10_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="25" slack="1"/>
<pin id="411" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="414" class="1005" name="pid_addsub2_V_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="25" slack="1"/>
<pin id="416" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="pid_addsub2_V "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_V_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="25" slack="1"/>
<pin id="423" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_9_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="134" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="168"><net_src comp="84" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="90" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="72" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="72" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="164" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="164" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="78" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="78" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="176" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="202"><net_src comp="66" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="207"><net_src comp="190" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="212"><net_src comp="103" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="109" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="214" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="109" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="218" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="109" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="222" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="109" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="226" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="115" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="270"><net_src comp="254" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="276"><net_src comp="246" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="154" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="230" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="238" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="277" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="314" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="121" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="340"><net_src comp="154" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="324" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="341" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="341" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="324" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="370" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="379"><net_src comp="72" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="387"><net_src comp="78" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="395"><net_src comp="204" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="400"><net_src comp="154" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="406"><net_src comp="154" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="412"><net_src comp="277" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="417"><net_src comp="288" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="424"><net_src comp="352" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="429"><net_src comp="359" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="370" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_0_V | {5 }
	Port: dout_1_V | {1 }
  - Chain level:
	State 1
		tmp_6 : 1
		e_V : 2
		tmp_7 : 1
		e_V_1 : 3
		OP2_V : 4
		p_Val2_2 : 5
		p_Val2_5 : 6
		stg_20 : 4
	State 2
		p_Val2_3 : 1
		pid_mult2_V : 2
	State 3
		p_Val2_12 : 1
		p_Val2_9 : 1
		p_Val2_6 : 1
		prev_yd_V_load_s : 1
		OP2_V_1 : 2
		p_Val2_4 : 3
		p_Val2_8 : 4
		p_Val2_7 : 2
		p_Val2_10 : 5
		tmp : 2
		pid_addsub2_V : 3
		stg_43 : 6
	State 4
		yi_V : 1
		p_Val2_15 : 2
		p_Val2_13 : 1
		p_Val2_14 : 2
		tmp1 : 3
		pid_addsub2_V_1 : 4
		tmp_4 : 5
		tmp_V : 6
		tmp_9 : 5
		stg_59 : 3
	State 5
		stg_76 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        e_V_fu_176       |    0    |    0    |    25   |
|          |       e_V_1_fu_190      |    0    |    0    |    25   |
|          |     p_Val2_12_fu_230    |    0    |    0    |    25   |
|          |     p_Val2_9_fu_238     |    0    |    0    |    25   |
|  select  |     p_Val2_6_fu_246     |    0    |    0    |    25   |
|          | prev_yd_V_load_s_fu_254 |    0    |    0    |    25   |
|          |       yi_V_fu_314       |    0    |    0    |    25   |
|          |     p_Val2_15_fu_324    |    0    |    0    |    25   |
|          |       tmp_V_fu_352      |    0    |    0    |    25   |
|          |      tmp_V_1_fu_370     |    0    |    0    |    25   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_6_fu_170      |    0    |    0    |    31   |
|          |       tmp_7_fu_184      |    0    |    0    |    31   |
|   icmp   |       tmp_1_fu_310      |    0    |    0    |    31   |
|          |       tmp_2_fu_320      |    0    |    0    |    31   |
|          |       tmp_4_fu_347      |    0    |    0    |    31   |
|          |       tmp_9_fu_359      |    0    |    0    |    31   |
|----------|-------------------------|---------|---------|---------|
|          |   pid_addsub_V_fu_164   |    0    |    0    |    25   |
|    sub   |     p_Val2_7_fu_272     |    0    |    0    |    25   |
|          |     p_Val2_10_fu_277    |    0    |    0    |    25   |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_283       |    0    |    0    |   12.5  |
|    add   |   pid_addsub2_V_fu_288  |    0    |    0    |   12.5  |
|          |       tmp1_fu_336       |    0    |    0    |   12.5  |
|          |  pid_addsub2_V_1_fu_341 |    0    |    0    |   12.5  |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_134       |    2    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|          |     Gd_V_read_fu_66     |    0    |    0    |    0    |
|          |   max_lim_V_read_fu_72  |    0    |    0    |    0    |
|          |   min_lim_V_read_fu_78  |    0    |    0    |    0    |
|          |   p_Val2_s_read_fu_84   |    0    |    0    |    0    |
|   read   |   p_Val2_1_read_fu_90   |    0    |    0    |    0    |
|          |     Gi_V_read_fu_103    |    0    |    0    |    0    |
|          |  InitN_read_read_fu_109 |    0    |    0    |    0    |
|          |     C_V_read_fu_115     |    0    |    0    |    0    |
|          |     Gp_V_read_fu_121    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |    stg_20_write_fu_96   |    0    |    0    |    0    |
|          |   stg_76_write_fu_127   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        grp_fu_154       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       OP1_V_fu_199      |    0    |    0    |    0    |
|          |       OP2_V_fu_204      |    0    |    0    |    0    |
|   sext   |      OP1_V_1_fu_209     |    0    |    0    |    0    |
|          |      OP1_V_2_fu_262     |    0    |    0    |    0    |
|          |      OP2_V_1_fu_267     |    0    |    0    |    0    |
|          |      OP1_V_3_fu_331     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   562   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    OP2_V_reg_392    |   50   |
|  max_lim_V_reg_376  |   25   |
|  min_lim_V_reg_384  |   25   |
|  p_Val2_10_reg_409  |   25   |
|   p_Val2_5_reg_397  |   25   |
|pid_addsub2_V_reg_414|   25   |
| pid_mult2_V_reg_403 |   25   |
|    tmp_9_reg_426    |    1   |
|    tmp_V_reg_421    |   25   |
+---------------------+--------+
|        Total        |   226  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_134 |  p0  |   3  |  25  |   75   ||    25   |
| grp_fu_134 |  p1  |   4  |  25  |   100  ||    25   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   175  ||  3.142  ||    50   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   562  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   50   |
|  Register |    -   |    -   |   226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   226  |   612  |
+-----------+--------+--------+--------+--------+
