// Seed: 3002612102
module module_0 (
    output wire  id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  wand  id_3,
    output wand  id_4,
    input  uwire id_5,
    output wand  id_6,
    output tri0  id_7
);
endmodule
module module_1 #(
    parameter id_0 = 32'd23
) (
    output wand _id_0,
    output wire id_1,
    input  wor  id_2,
    input  wire id_3
);
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
  logic [1 : id_0] id_5[-1 : (  -1  )];
  ;
  logic id_6;
endmodule
