Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Nov 11 16:19:18 2020
| Host         : ASTZLSA90E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------+------------------+------------------+----------------+
|     Clock Signal    |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+----------------------------------+------------------+------------------+----------------+
|  my_divclk/out[0]   |                                  |                  |                1 |              2 |
|  chip_clk_IBUF_BUFG | ins_ram_cntr/ins_ram/fn_wdata[7] |                  |                1 |              4 |
|  clk_IBUF_BUFG      |                                  | my_pc/clear      |                2 |              6 |
|  chip_clk_IBUF_BUFG |                                  |                  |                5 |             19 |
+---------------------+----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


