/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [6:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z ? in_data[82] : celloutsig_0_2z;
  assign celloutsig_0_59z = celloutsig_0_34z ? celloutsig_0_8z : celloutsig_0_11z[1];
  assign celloutsig_0_60z = celloutsig_0_19z ? celloutsig_0_49z : celloutsig_0_35z[1];
  assign celloutsig_1_0z = in_data[139] ? in_data[102] : in_data[96];
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[139] : in_data[105];
  assign celloutsig_0_7z = celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_2z;
  assign celloutsig_0_9z = celloutsig_0_1z ? celloutsig_0_4z : in_data[24];
  assign celloutsig_0_14z = celloutsig_0_2z ? celloutsig_0_9z : celloutsig_0_3z;
  assign celloutsig_0_15z = celloutsig_0_14z ? celloutsig_0_9z : celloutsig_0_11z[3];
  assign celloutsig_0_20z = celloutsig_0_17z ? celloutsig_0_1z : celloutsig_0_3z;
  assign celloutsig_0_21z = celloutsig_0_3z ? celloutsig_0_11z[0] : celloutsig_0_16z;
  assign celloutsig_0_22z = celloutsig_0_12z ? celloutsig_0_13z : celloutsig_0_0z;
  assign celloutsig_0_0z = ~((in_data[82] | in_data[8]) & (in_data[58] | in_data[36]));
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_0z) & (in_data[50] | celloutsig_0_2z));
  assign celloutsig_0_49z = ~((celloutsig_0_45z | celloutsig_0_15z) & (celloutsig_0_15z | celloutsig_0_13z));
  assign celloutsig_1_11z = ~((celloutsig_1_6z[3] | celloutsig_1_5z) & (celloutsig_1_4z | celloutsig_1_2z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_3z) & (celloutsig_0_0z | celloutsig_0_3z));
  assign celloutsig_0_13z = ~((celloutsig_0_3z | celloutsig_0_3z) & (celloutsig_0_2z | celloutsig_0_11z[2]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[50]) & (in_data[8] | in_data[77]));
  assign celloutsig_0_16z = ~((celloutsig_0_8z | celloutsig_0_11z[1]) & (celloutsig_0_0z | celloutsig_0_15z));
  assign celloutsig_0_17z = ~((celloutsig_0_7z | celloutsig_0_3z) & (celloutsig_0_9z | in_data[26]));
  assign celloutsig_0_30z = ~(celloutsig_0_21z ^ celloutsig_0_3z);
  assign celloutsig_0_31z = ~(celloutsig_0_22z ^ celloutsig_0_7z);
  assign celloutsig_0_34z = ~(celloutsig_0_11z[3] ^ celloutsig_0_13z);
  assign celloutsig_1_4z = ~(in_data[151] ^ celloutsig_1_3z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z ^ in_data[190]);
  assign celloutsig_0_12z = ~(celloutsig_0_7z ^ celloutsig_0_3z);
  assign celloutsig_0_18z = ~(celloutsig_0_1z ^ celloutsig_0_15z);
  assign celloutsig_0_24z = { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_23z } == { in_data[13], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_7z, 1'h1, celloutsig_0_0z, 1'h1, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_15z } == { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_1_2z = celloutsig_1_0z == celloutsig_1_1z;
  assign celloutsig_1_8z = { celloutsig_1_6z[3:2], celloutsig_1_1z, celloutsig_1_2z } == { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_23z = { celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_17z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_35z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_35z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_18z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_7z, 1'h1, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[55]) | (celloutsig_0_1z & celloutsig_0_0z));
  assign celloutsig_0_33z = ~((celloutsig_0_17z & celloutsig_0_22z) | (celloutsig_0_24z & celloutsig_0_31z));
  assign celloutsig_0_45z = ~((celloutsig_0_34z & celloutsig_0_33z) | (1'h1 & celloutsig_0_2z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z & in_data[130]) | (celloutsig_1_1z & celloutsig_1_2z));
  assign celloutsig_1_7z = ~((celloutsig_1_6z[1] & celloutsig_1_5z) | (celloutsig_1_0z & celloutsig_1_6z[3]));
  assign celloutsig_1_10z = ~((celloutsig_1_2z & celloutsig_1_8z) | (celloutsig_1_6z[3] & celloutsig_1_2z));
  assign celloutsig_1_18z = ~((celloutsig_1_6z[2] & celloutsig_1_4z) | (celloutsig_1_11z & celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_4z & celloutsig_1_1z) | (celloutsig_1_10z & celloutsig_1_4z));
  assign celloutsig_0_8z = ~((celloutsig_0_6z & celloutsig_0_2z) | (in_data[69] & celloutsig_0_7z));
  assign celloutsig_0_19z = ~((celloutsig_0_0z & in_data[83]) | (celloutsig_0_12z & celloutsig_0_15z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
