m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3
Padder_pkg
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 w1586306317
R0
Z4 8/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/src/adder_pkg.vhd
Z5 F/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/src/adder_pkg.vhd
l0
L64
VI[7@j?B988P`gHbf5C51;2
!s100 iU>m@Dc]Tn7bALn5BNQQA0
Z6 OV;C;10.5b;63
32
b1
Z7 !s110 1586308444
!i10b 1
Z8 !s108 1586308444.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/src/adder_pkg.vhd|
Z10 !s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/src/adder_pkg.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Bbody
Z13 DPx4 work 9 adder_pkg 0 22 I[7@j?B988P`gHbf5C51;2
R1
R2
l0
L79
V??Q9^Ko`5lm;O>i6?S3fO1
!s100 Pzl>97ESSa<Y8T`RJ3_bW0
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eadder_tb
Z14 w1586309436
Z15 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z16 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R1
R2
R0
Z17 8/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/adder_tb.vhd
Z18 F/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/adder_tb.vhd
l0
L66
V6=Zg@=;YfWUb=_AE1LRaX2
!s100 >@GFT^N>eo6SbVIWACobi1
R6
32
Z19 !s110 1586309442
!i10b 1
Z20 !s108 1586309442.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/adder_tb.vhd|
Z22 !s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/adder_tb.vhd|
!i113 1
R11
R12
Abehavioral
R15
R16
R1
R2
DEx4 work 8 adder_tb 0 22 6=Zg@=;YfWUb=_AE1LRaX2
l127
L80
V2Pie<j@V>N^n]20YK15iG1
!s100 RW_<FcFWOD3YJ5RnE=9KX3
R6
32
R19
!i10b 1
R20
R21
R22
!i113 1
R11
R12
Efulladd
Z23 w1586309713
R13
R15
R1
R2
R0
Z24 8/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/src/adder.vhd
Z25 F/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/src/adder.vhd
l0
L75
VPoaDCdXH;X7m:SNEGFh0`1
!s100 P<3:k0o[FHZC[1i:S4U^[3
R6
32
Z26 !s110 1586309718
!i10b 1
Z27 !s108 1586309718.000000
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/src/adder.vhd|
Z29 !s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/src/adder.vhd|
!i113 1
R11
R12
Abehavioural
R13
R15
R1
R2
Z30 DEx4 work 7 fulladd 0 22 PoaDCdXH;X7m:SNEGFh0`1
l112
L110
VBnQASB9XhOfIeRUC3F3jL2
!s100 ;_86WNdgf2EHMnGHCZJh^0
R6
32
R26
!i10b 1
R27
R28
R29
!i113 1
R11
R12
Einput_rom
R3
Z31 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z32 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
R0
Z33 8/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Input_ROM.vhd
Z34 F/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Input_ROM.vhd
l0
L71
VN_CVJjG=[eLKAUIo8DVd:0
!s100 HY;c:GeAUYTN_1b;6=0K50
R6
32
Z35 !s110 1586308883
!i10b 1
Z36 !s108 1586308883.000000
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Input_ROM.vhd|
Z38 !s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Input_ROM.vhd|
!i113 1
R11
R12
Abehavioral
R31
R32
R1
R2
DEx4 work 9 input_rom 0 22 N_CVJjG=[eLKAUIo8DVd:0
l111
L101
V^KBFb0^e6VGgL>2EmTLKa3
!s100 f1CURNTX9khE@6M3Sf;Kl0
R6
32
R35
!i10b 1
R36
R37
R38
!i113 1
R11
R12
Eoutput_rom
R3
R31
R32
R1
R2
R0
Z39 8/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Output_ROM.vhd
Z40 F/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Output_ROM.vhd
l0
L66
VEaRD3E4eYCi2[l[F;`ai63
!s100 CJ4UY2KHRI;f0Bn78^KS@2
R6
32
Z41 !s110 1586308887
!i10b 1
Z42 !s108 1586308887.000000
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Output_ROM.vhd|
Z44 !s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Output_ROM.vhd|
!i113 1
R11
R12
Abehavioral
R31
R32
R1
R2
DEx4 work 10 output_rom 0 22 EaRD3E4eYCi2[l[F;`ai63
l101
L91
V]ZANU5]cB_j;8SYc>gXfi1
!s100 SkDYOjJB6d6Tod@Jj^8>>2
R6
32
R41
!i10b 1
R42
R43
R44
!i113 1
R11
R12
