/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [2:0] _03_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [4:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z[5] ? celloutsig_0_0z[1] : celloutsig_0_0z[0];
  assign celloutsig_0_18z = ~celloutsig_0_2z[0];
  assign celloutsig_1_6z = ~((celloutsig_1_4z[6] | celloutsig_1_3z[2]) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_14z = ~((celloutsig_1_9z | celloutsig_1_2z[16]) & (celloutsig_1_4z[6] | celloutsig_1_3z[2]));
  assign celloutsig_0_5z = ~((in_data[2] | celloutsig_0_0z[1]) & (celloutsig_0_4z | in_data[94]));
  assign celloutsig_0_7z = celloutsig_0_5z | ~(celloutsig_0_0z[5]);
  assign celloutsig_0_30z = ~(in_data[66] ^ celloutsig_0_26z[7]);
  reg [2:0] _11_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 3'h0;
    else _11_ <= in_data[27:25];
  assign { _03_[2:1], _00_ } = _11_;
  reg [7:0] _12_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 8'h00;
    else _12_ <= celloutsig_0_15z[11:4];
  assign { _02_[7:5], _01_, _02_[3:0] } = _12_;
  assign celloutsig_1_2z = in_data[134:118] & { in_data[165:152], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_21z = { _02_[1], celloutsig_0_20z, celloutsig_0_8z } & celloutsig_0_15z[7:5];
  assign celloutsig_0_26z = { in_data[11:0], celloutsig_0_12z } & { celloutsig_0_15z[7:3], _03_[2:1], _00_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_3z };
  assign celloutsig_1_15z = celloutsig_1_2z[10:1] / { 1'h1, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_6z = in_data[30:26] / { 1'h1, celloutsig_0_0z[4:1] };
  assign celloutsig_1_4z = { in_data[189:177], celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_2z[10:2], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[151:141] === in_data[110:100];
  assign celloutsig_1_9z = { celloutsig_1_4z[7:3], celloutsig_1_1z, celloutsig_1_8z } >= { celloutsig_1_2z[15:10], celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_4z } >= { in_data[137:130], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_5z = celloutsig_1_4z[4:1] <= celloutsig_1_4z[4:1];
  assign celloutsig_0_4z = { celloutsig_0_0z[5:1], celloutsig_0_2z } <= celloutsig_0_0z;
  assign celloutsig_0_8z = { celloutsig_0_2z[2:1], celloutsig_0_7z } <= { celloutsig_0_6z[4:3], celloutsig_0_7z };
  assign celloutsig_1_7z = celloutsig_1_4z[3:1] % { 1'h1, in_data[105], celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z } % { 1'h1, celloutsig_1_5z, celloutsig_1_5z, in_data[96] };
  assign celloutsig_1_8z = { in_data[160:155], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z } !== { celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_12z = { _03_[2], celloutsig_0_7z, _03_[2:1], _00_ } !== { _03_[1], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_0z = ~ in_data[37:30];
  assign celloutsig_1_3z = celloutsig_1_2z[9:6] | { celloutsig_1_2z[15:13], celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[38:36] | { _03_[2:1], _00_ };
  assign celloutsig_0_20z = celloutsig_0_6z[4] & celloutsig_0_6z[0];
  assign celloutsig_0_14z = | in_data[66:46];
  assign celloutsig_0_15z = { celloutsig_0_6z[4:2], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_4z } >> { in_data[15:7], _03_[2:1], _00_, celloutsig_0_14z };
  assign celloutsig_1_19z = ~((celloutsig_1_3z[2] & celloutsig_1_15z[8]) | celloutsig_1_14z);
  always_latch
    if (clkin_data[0]) celloutsig_0_31z = 5'h00;
    else if (clkin_data[96]) celloutsig_0_31z = celloutsig_0_6z;
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[156] & in_data[177]));
  assign celloutsig_0_25z = ~((celloutsig_0_18z & celloutsig_0_7z) | (_03_[1] & celloutsig_0_21z[2]));
  assign _02_[4] = _01_;
  assign _03_[0] = _00_;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
