Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_bus_tb_isim_beh.exe" -prj "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_bus_tb_beh.prj" "work.i2c_bus_tb" 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/slave_reg.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/scl_gen.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/rising_edge_det.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/reg.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/uart_i2c_master.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_slave.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_clk_freq_div.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_bus_components.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_bus.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_bus_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "/build/xfndry10/P.68d/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3314: Range is empty (null range)
WARNING:HDLCompiler:220 - "/build/xfndry10/P.68d/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3314: Assignment ignored
Completed static elaboration
Fuse Memory Usage: 99192 KB
Fuse CPU Usage: 800 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package i2c_bus_components
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity rising_edge_det [rising_edge_det_default]
Compiling architecture behavioral of entity scl_gen [scl_gen_default]
Compiling architecture behavioral of entity uart_i2c_master [\uart_i2c_master(4,2,5,13,17,2,8...]
Compiling architecture behavioral of entity slave_reg [slave_reg_default]
Compiling architecture behavioral of entity i2c_slave [\i2c_slave(16,13,17,8,4,5,4,4,('...]
Compiling architecture behavioral of entity i2c_clk_freq_div [\i2c_clk_freq_div(24000000,4)\]
Compiling architecture behavioral of entity i2c_bus [\i2c_bus(8)\]
Compiling architecture behavior of entity i2c_bus_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable /home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_bus_tb_isim_beh.exe
Fuse Memory Usage: 1202244 KB
Fuse CPU Usage: 910 ms
GCC CPU Usage: 100 ms
