// Seed: 127089140
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2
);
  assign id_0 = 1;
  always @(id_2) begin
    id_0 = 1;
    id_0 = 1;
  end
endmodule
