\relax 
\providecommand\babel@aux[2]{}
\@nameuse{bbl@beforestart}
\AC@reset@newl@bel
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\@input{title_page/title.aux}
\babel@aux{english}{}
\newacro{UART}[\AC@hyperlink{UART}{UART}]{Universal asynchronous receiver/transmitter}
\@input{chapters/introduction/introduction.aux}
\@input{chapters/analysis/analysis.aux}
\@input{chapters/analysis/fsm.aux}
\@input{chapters/analysis/pc.aux}
\@input{chapters/analysis/fetch.aux}
\@input{chapters/analysis/decode.aux}
\@input{chapters/analysis/memory_acess.aux}
\@input{chapters/analysis/execute.aux}
\@input{chapters/analysis/writeback.aux}
\@input{chapters/analysis/peripherals/peripherals.aux}
\@input{chapters/analysis/peripherals/interrupt_controler.aux}
\@input{chapters/analysis/peripherals/GPIO.aux}
\@input{chapters/analysis/peripherals/ps2.aux}
\@input{chapters/analysis/peripherals/timer.aux}
\@input{chapters/analysis/peripherals/uart.aux}
\@input{chapters/analysis/peripherals/vga.aux}
\@input{chapters/analysis/pipeline/pipeline.aux}
\@input{chapters/analysis/pipeline/cache.aux}
\@input{chapters/analysis/pipeline/hazard_control.aux}
\@input{chapters/design/design.aux}
\@input{chapters/design/fsm.aux}
\@input{chapters/design/pc.aux}
\@input{chapters/design/fetch.aux}
\@input{chapters/design/decode.aux}
\@input{chapters/design/memory_acess.aux}
\@input{chapters/design/execute.aux}
\@input{chapters/design/writeback.aux}
\@input{chapters/design/peripherals/peripherals.aux}
\@input{chapters/design/peripherals/interrupt_controler.aux}
\@input{chapters/design/peripherals/GPIO.aux}
\@input{chapters/design/peripherals/ps2.aux}
\@input{chapters/design/peripherals/timer.aux}
\@input{chapters/design/peripherals/uart.aux}
\@input{chapters/design/peripherals/vga.aux}
\@input{chapters/design/pipeline/pipeline.aux}
\@input{chapters/design/pipeline/cache.aux}
\@input{chapters/design/pipeline/hazard_control.aux}
\@input{chapters/implementation/implementation.aux}
\@input{chapters/implementation/fsm.aux}
\@input{chapters/implementation/pc.aux}
\@input{chapters/implementation/fetch.aux}
\@input{chapters/implementation/decode.aux}
\@input{chapters/implementation/memory_acess.aux}
\@input{chapters/implementation/execute.aux}
\@input{chapters/implementation/writeback.aux}
\@input{chapters/implementation/peripherals/peripherals.aux}
\@input{chapters/implementation/peripherals/interrupt_controler.aux}
\@input{chapters/implementation/peripherals/GPIO.aux}
\@input{chapters/implementation/peripherals/ps2.aux}
\@input{chapters/implementation/peripherals/timer.aux}
\@input{chapters/implementation/peripherals/uart.aux}
\@input{chapters/implementation/peripherals/vga.aux}
\@input{chapters/implementation/pipeline/pipeline.aux}
\@input{chapters/implementation/pipeline/cache.aux}
\@input{chapters/implementation/pipeline/hazard_control.aux}
\@input{chapters/conclusion/conclusion.aux}
\gdef \@abspage@last{62}
