{
  "items": [
    {
      "page": 1,
      "source": "text",
      "content": "JEDEC SOLID STATE TECHNOLOGY ASSOCIATION",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 2,
      "source": "text",
      "content": "JEDEC standards and publications contain material that has been prepared, reviewed, and",
      "bbox": null,
      "block_index": 1
    },
    {
      "page": 2,
      "source": "text",
      "content": "approved through the JEDEC Board of Directors level and subsequently reviewed and approved",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 2,
      "source": "text",
      "content": "by the JEDEC legal counsel.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 2,
      "source": "text",
      "content": "JEDEC standards and publications are designed to serve the public interest through eliminating",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 2,
      "source": "text",
      "content": "misunderstandings between manufacturers and purchasers, facilitating interchangeability and",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 2,
      "source": "text",
      "content": "improvement of products, and assisting the purchaser in selecting and obtaining with minimum",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 2,
      "source": "text",
      "content": "delay the proper product for use by those other than JEDEC members, whether the standard is to",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 2,
      "source": "text",
      "content": "be used either domestically or internationally.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 2,
      "source": "text",
      "content": "JEDEC standards and publications are adopted without regard to whether or not their adoption",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 2,
      "source": "text",
      "content": "may involve patents or articles, materials, or processes. By such action JEDEC does not assume",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 2,
      "source": "text",
      "content": "any liability to any patent owner, nor does it assume any obligation whatever to parties adopting",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 2,
      "source": "text",
      "content": "the JEDEC standards or publications.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 2,
      "source": "text",
      "content": "The information included in JEDEC standards and publications represents a sound approach to",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 2,
      "source": "text",
      "content": "product specification and application, principally from the solid state device manufacturer",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 2,
      "source": "text",
      "content": "viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 2,
      "source": "text",
      "content": "publication may be further processed and ultimately become an ANSI standard.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 2,
      "source": "text",
      "content": "No claims to be in conformance with this standard may be made unless all requirements stated in",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 2,
      "source": "text",
      "content": "the standard are met.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 2,
      "source": "text",
      "content": "Inquiries, comments, and suggestions relative to the content of this JEDEC standard or",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 2,
      "source": "text",
      "content": "publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 2,
      "source": "text",
      "content": "Standards and Documents for alternative contact information.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 2,
      "source": "text",
      "content": "Â©JEDEC Solid State Technology Association 2020",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 2,
      "source": "text",
      "content": "3103 North 10th Street",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 2,
      "source": "text",
      "content": "Arlington, VA 22201-2108",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 2,
      "source": "text",
      "content": "JEDEC retains the copyright on this material. By downloading this file the individual agrees not",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 2,
      "source": "text",
      "content": "to charge for or resell the resulting material.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 2,
      "source": "text",
      "content": "PRICE: Contact JEDEC",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 2,
      "source": "text",
      "content": "Printed in the U.S.A.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 3,
      "source": "text",
      "content": "This document is copyrighted by JEDEC and may not be",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 3,
      "source": "text",
      "content": "reproduced without permission.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 3,
      "source": "text",
      "content": "For information, contact:",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 3,
      "source": "text",
      "content": "JEDEC Solid State Technology Association",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 3,
      "source": "text",
      "content": "3103 North 10th Street",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 3,
      "source": "text",
      "content": "Arlington, VA 22201-2107",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 3,
      "source": "text",
      "content": "or refer to www.jedec.org under Standards-Documents/Copyright Information.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 5,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 5,
      "source": "text",
      "content": "1 Scope......................................................................................................................................................1",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 5,
      "source": "text",
      "content": "1.1 JM7 Verbal Forms and Terms........................................................................................................1",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 5,
      "source": "text",
      "content": "1.2 Significance of Light Grey Text in this Document..........................................................................1",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 5,
      "source": "text",
      "content": "2 DDR5 SDRAM Package, Pinout Description and Addressing.................................................................2",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 5,
      "source": "text",
      "content": "2.1 DDR5 SDRAM Row for X4, X8......................................................................................................2",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 5,
      "source": "text",
      "content": "2.2 DDR5 SDRAM Ball Pitch...............................................................................................................2",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 5,
      "source": "text",
      "content": "2.3 DDR5 SDRAM Columns for X4, X8...............................................................................................2",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 5,
      "source": "text",
      "content": "2.4 DDR5 SDRAM X4/8 Ballout using MO-210...................................................................................3",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 5,
      "source": "text",
      "content": "2.5 DDR5 SDRAM X16 Ballout uSing MO-210....................................................................................4",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 5,
      "source": "text",
      "content": "2.6 Pinout Description..........................................................................................................................5",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 5,
      "source": "text",
      "content": "2.7 DDR5 SDRAM Addressing ...........................................................................................................6",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 5,
      "source": "text",
      "content": "3 Functional Description.............................................................................................................................8",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.1 Simplified State Diagram................................................................................................................8",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.2 Basic Functionality.........................................................................................................................9",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.3 Reset and Initialization Procedure.................................................................................................9",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.3.1 Power-up Initialization Sequence.......................................................................................10",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.3.2 Reset Initialization with Stable Power.................................................................................12",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.3.3 Input Voltage Power-up and Power-Down Sequence........................................................13",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.4 Mode Register Definition..............................................................................................................14",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.4.1 Mode Register Read (MRR)...............................................................................................14",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.4.2 Mode Register WRITE (MRW)...........................................................................................17",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.4.3 DFE Mode Register Write Update Timing..........................................................................17",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.4.4 Mode Register Truth Tables and Timing Constraints.........................................................18",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5 Mode Registers............................................................................................................................21",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.1 Mode Register Assignment and Definition in DDR5 SDRAM.............................................21",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.2 MR0 (MA[7:0]=00 ) Burst Length and CAS Latency.........................................................29",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.3 MR1 (MA [7:0] = 01 ) - PDA Mode Details........................................................................30",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.4 MR2 (MA [7:0] = 02 ) - Functional Modes MR2 Register Information...............................31",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.5 MR3 (MA[7:0]=03 ) - DQS Training...................................................................................32",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.6 MR4 (MA[7:0]=04 ) - Refresh Settings..............................................................................33",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.7 MR5 (MA[7:0]=05 ) - IO Settings.......................................................................................34",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.8 MR6 (MA[7:0]=06 ) - Write Recovery Time & tRTP..........................................................35",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.9 MR7 (MA[7:0]=07H) - RFU.................................................................................................35",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.10 MR8 (MA[7:0]=08 ) - Preamble / Postamble...................................................................36",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.11 MR9 (MA[7:0]=09 ) - VREF Configuration......................................................................36",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.12 MR10 (MA[7:0]=0A ) - VrefDQ Calibration Value............................................................37",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.13 MR11 (MA[7:0]=0B ) - Vref CA Calibration Value...........................................................38",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.14 MR12 (MA[7:0]=0C ) - Vref CS Calibration Value...........................................................39",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.15 MR13 (MA [7:0] = 0D ) - tCCD_L....................................................................................40",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.16 MR14 (MA[7:0]=0E ) - Transparency ECC Configuration...............................................41",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.17 MR15 (MA[7:0]=0F ) - Transparency ECC Threshold per Gb of Memory Cells",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 5,
      "source": "text",
      "content": "and Automatic ECS in Self Refresh..............................................................................42",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.18 MR16 (MA [7:0] = 10 ) - Row Address with Max Errors 1...............................................43",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.19 MR17 (MA [7:0] = 11 ) - Row Address with Max Errors 2...............................................43",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.20 MR18 (MA [7:0] = 12 ) - Row Address with Max Errors 3...............................................43",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.21 MR19 (MA [7:0] = 13 ) - Max Row Error Count...............................................................44",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.22 MR20 (MA [7:0] = 14 ) - Error Count (EC)......................................................................44",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.23 MR21 (MA [7:0] = 15 ) - RFU..........................................................................................44",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.24 MR22 (MA [7:0] = 16 ) - RFU..........................................................................................44",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.25 MR23 (MA [7:0] = 17 ) - PPR Settings............................................................................45",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.26 MR24 (MA [7:0] = 18 ) - PPR Guard Key........................................................................45",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.27 MR25 (MA[7:0]=19 ) - Read Training Mode Settings......................................................46",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.28 MR26 (MA[7:0]=1A ) - Read Pattern Data0 / LFSR0......................................................46",
      "bbox": null,
      "block_index": 79
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.29 MR27 (MA[7:0]=1B ) - Read Pattern Data1 / LFSR1......................................................47",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 5,
      "source": "text",
      "content": "3.5.30 MR28 (MA[7:0]=1C ) - Read Pattern Invert DQL7:0 (DQ7:0).........................................48",
      "bbox": null,
      "block_index": 83
    },
    {
      "page": 6,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.31 MR29 (MA[7:0]= D ) - Read Pattern Invert DQU7:0 (DQ15:8)........................................49",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.32 MR30 (MA[7:0]=1E ) - Read LFSR Assignments............................................................50",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.33 MR31 (MA[7:0]=1F ) - Read Training Pattern Address...................................................50",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.34 MR32 (MA[7:0]=20 ) - CK & CS ODT.............................................................................51",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.35 MR33 (MA[7:0]=21 ) - CA & DQS_PARK ODT...............................................................52",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.36 MR34 (MA[7:0]=22 ) - RTT_PARK & RTT_WR..............................................................53",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.37 MR35 (MA[7:0]=23 ) - RTT_NOM_WR & RTT_NOM_RD..............................................54",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.38 MR36 (MA[7:0]=24 ) - RTT Loopback.............................................................................54",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.39 MR37 (MA[7:0]= 25 ) - ODTL Write Control Offset.........................................................55",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.40 MR38 (MA[7:0]=26 ) - ODTL NT Write Control Offset....................................................56",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.41 MR39 (MA[7:0]=27 ) - ODTL NT Read Control Offset....................................................57",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.42 MR40 (MA[7:0]=28 ) - Read DQS Offset Timing.............................................................58",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.43 MR41 (MA[7:0]=29 ) - RFU.............................................................................................58",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.44 MR42 (MA[7:0]=2A ) - DCA Types Supported................................................................59",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.45 MR43 (MA[7:0]=2B ) - DCA Settings 1...........................................................................60",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.46 MR44 (MA[7:0]=2C ) - DCA Settings 2...........................................................................61",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.47 MR45 (MA[7:0]=2D ) - DQS Interval Control...................................................................62",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.48 MR46 (MA[7:0]=2E ) - DQS Osc Count - LSB................................................................63",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.49 MR47 (MA[7:0]=2F ) - DQS Osc Count - MSB...............................................................63",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.50 MR48 (MA[7:0]=30 ) - Write Pattern Mode.....................................................................64",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.51 MR50 (MA[7:0]=32 ) - Write CRC Settings.....................................................................64",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.52 MR51 (MA[7:0]=33 ) - Write CRC Auto-Disable Threshold.............................................65",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.53 MR52 (MA[7:0]=34 ) - Write CRC Auto-Disable Window................................................65",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.54 MR53 (MA[7:0]=35 ) - Loopback.....................................................................................66",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.55 MR54 (MA[7:0]=36 ) - hPPR Resources.........................................................................67",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.56 MR55 (MA[7:0]=37 ) - hPPR Resources.........................................................................68",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.57 MR56 (MA[7:0]=38 ) - hPPR Resources.........................................................................69",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.58 MR57 (MA[7:0]=39 ) - hPPR Resources.........................................................................70",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.59 MR58 (MA[7:0]=3A ) - Refresh Management.................................................................71",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.60 MR59 (MA[7:0]=3B ) - RFM RAA Counter......................................................................71",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.61 MR60 (MA[7:0]=3C ) - RFU............................................................................................71",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.62 MR61 (MA[7:0]=3D ) - Package Output Driver Test Mode.............................................72",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.63 MR62 (MA[7:0]=3E ) - Vendor Specified.........................................................................72",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.64 MR63 (MA[7:0]=3F ) - DRAM Scratch Pad.....................................................................73",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.65 Mode Register Definitions for DFE...................................................................................73",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.66 MR103 (MA[7:0]=67 ) - DQSL_t DCA for IBCLK and QCLK...........................................75",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.67 MR104 (MA[7:0]=68 ) - DQSL_t DCA for QBCLK...........................................................75",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.68 MR105 (MA[7:0]=69 ) - DQSL_c DCA for IBCLK and QCLK..........................................76",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.69 MR106 (MA[7:0]=6A ) - DQSL_c DCA for QBCLK.........................................................76",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.70 MR107 (MA[7:0]=6B ) - DQSU_t DCA for IBCLK and QCLK..........................................77",
      "bbox": null,
      "block_index": 79
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.71 MR108 (MA[7:0]=6C ) - DQSU_t DCA for QBCLK.........................................................77",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.72 MR109 (MA[7:0]=6D ) - DQSU_c DCA for IBCLK and QCLK.........................................78",
      "bbox": null,
      "block_index": 83
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.73 MR110 (MA[7:0]=6E ) - DQSU_c DCA for QBCLK.........................................................78",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.74 MR111 (MA[7:0]=69 ) - DFE Global Settings..................................................................79",
      "bbox": null,
      "block_index": 87
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.75 MR112 (MA[7:0]=70 ) through MR248 (MA[7:0]=F8 ) - DFE Gain Bias........................80",
      "bbox": null,
      "block_index": 89
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.76 MR113 (MA[7:0]=71 ) through MR249 (MA[7:0]=F9 ) - DFE Tap-1..............................81",
      "bbox": null,
      "block_index": 91
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.77 MR114 (MA[7:0]=72 ) through MR250 (MA[7:0]=FA ) - DFE Tap-2..............................82",
      "bbox": null,
      "block_index": 93
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.78 MR115 (MA[7:0]=73 ) through MR251 (MA[7:0]=FB ) - DFE Tap-3..............................83",
      "bbox": null,
      "block_index": 95
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.79 MR116 (MA[7:0]=74 ) through MR252 (MA[7:0]=FC ) - DFE Tap-4..............................84",
      "bbox": null,
      "block_index": 97
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.80 MR117 (MA[7:0]=75 ) - RFU...........................................................................................84",
      "bbox": null,
      "block_index": 99
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.81 MR118 (MA[7:0]=76 ) - DML VrefDQ Offset...................................................................85",
      "bbox": null,
      "block_index": 101
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.82 MR126 (MA[7:0]=7E ) - DMU VrefDQ Offset..................................................................85",
      "bbox": null,
      "block_index": 103
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.83 MR133 (MA[7:0]=85 ) - DQL0 DCA for IBCLK and QCLK..............................................86",
      "bbox": null,
      "block_index": 105
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.84 MR134 (MA[7:0]=86 ) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset.....................86",
      "bbox": null,
      "block_index": 107
    },
    {
      "page": 6,
      "source": "text",
      "content": "3.5.85 MR141 (MA[7:0]=8D ) - DQL1 DCA for IBCLK and QCLK.............................................87",
      "bbox": null,
      "block_index": 109
    },
    {
      "page": 7,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.86 MR142 (MA[7:0]=8E ) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset.....................87",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.87 MR149 (MA[7:0]=95 ) - DQL2 DCA for IBCLK and QCLK..............................................88",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.88 MR150 (MA[7:0]=96 ) - DQL2 DCA for QBCLK and DQL2 VrefDQ Offset.....................88",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.89 MR157 (MA[7:0]=9D ) - DQL3 DCA for IBCLK and QCLK.............................................89",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.90 MR158 (MA[7:0]=9E ) - DQL3 DCA for QBCLK and DQL3 VrefDQ Offset.....................89",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.91 MR165 (MA[7:0]=A5 ) - DQL4 DCA for IBCLK and QCLK..............................................90",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.92 MR166 (MA[7:0]=A6 ) - DQL4 DCA for QBCLK and DQL4 VrefDQ Offset.....................90",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.93 MR173 (MA[7:0]=AD ) - DQL5 DCA for IBCLK and QCLK.............................................91",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.94 MR174 (MA[7:0]=AE ) - DQL5 DCA for QBCLK and DQL5 VrefDQ Offset....................91",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.95 MR181 (MA[7:0]=B5 ) - DQL6 DCA for IBCLK and QCLK..............................................92",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.96 MR182 (MA[7:0]=B6 ) - DQL6 DCA for QBCLK and DQL6 VrefDQ Offset.....................92",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.97 MR189 (MA[7:0]=BD ) - DQL7 DCA for IBCLK and QCLK.............................................93",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.98 MR190 (MA[7:0]=BE ) - DQL7 DCA for QBCLK and DQL7 VrefDQ Offset....................93",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.99 MR197 (MA[7:0]=C5 ) - DQU0 DCA for IBCLK and QCLK.............................................94",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.100 MR198 (MA[7:0]=C6 ) - DQU0 DCA for QBCLK and DQU0 VrefDQ Offset.................94",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.101 MR205 (MA[7:0]=CD ) - DQU1 DCA for IBCLK and QCLK..........................................95",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.102 MR206 (MA[7:0]=CE ) - DQU1 DCA for QBCLK and DQU1 VrefDQ Offset.................95",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.103 MR213 (MA[7:0]=D5 ) - DQU2 DCA for IBCLK and QCLK...........................................96",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.104 MR214 (MA[7:0]=D6 ) - DQU2 DCA for QBCLK and DQU2 VrefDQ Offset.................96",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.105 MR221 (MA[7:0]=DD ) - DQU3 DCA for IBCLK and QCLK..........................................97",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.106 MR222 (MA[7:0]=DE ) - DQU3 DCA for QBCLK and DQU3 VrefDQ Offset.................97",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.107 MR229 (MA[7:0]=E5 ) - DQU4 DCA for IBCLK and QCLK...........................................98",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.108 MR230 (MA[7:0]=E6 ) - DQU4 DCA for QBCLK and DQU4 VrefDQ Offset.................98",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.109 MR237 (MA[7:0]=ED ) - DQU5 DCA for IBCLK and QCLK..........................................99",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.110 MR238 (MA[7:0]=EE ) - DQU5 DCA for QBCLK and DQU5 VrefDQ Offset.................99",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.111 MR245 (MA[7:0]=F5 ) - DQU6 DCA for IBCLK and QCLK.........................................100",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.112 MR246 (MA[7:0]=F6 ) - DQU6 DCA for QBCLK and DQU6 VrefDQ Offset................100",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.113 MR253 (MA[7:0]=FD ) - DQU7 DCA for IBCLK and QCLK.........................................101",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.114 MR254 (MA[7:0]=FE ) - DQU7 DCA for QBCLK and DQU7 VrefDQ Offset...............101",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 7,
      "source": "text",
      "content": "3.5.115 Undefined Mode Registers Spaced in DFE, per bit DCA, and per bit",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 7,
      "source": "text",
      "content": "VrefDQ Sections.........................................................................................................102",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 7,
      "source": "text",
      "content": "4 DDR5 SDRAM Command Description and Operation........................................................................103",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.1 Command Truth Table...............................................................................................................103",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.2 Burst Length, Type and Order....................................................................................................105",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.2.1 Burst Type and Burst Order for Optional BL32 Mode.......................................................105",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.3 Precharge Command.................................................................................................................106",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.3.1 Precharge Command Modes...........................................................................................106",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.4 Programmable Preamble & Postamble......................................................................................107",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.4.1 Read Preamble & Postamble..........................................................................................107",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.4.2 Write Preamble & Postamble...........................................................................................108",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.4.3 Write Preamble Timings...................................................................................................109",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.5 Interamble..................................................................................................................................110",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.5.1 Read Interamble Timing Diagrams...................................................................................110",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.5.2 Write Interamble Timing Diagrams...................................................................................112",
      "bbox": null,
      "block_index": 74
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.6 Activate Command.....................................................................................................................113",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.7 Read Operation..........................................................................................................................114",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.7.1 Read Burst Operation.......................................................................................................114",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.7.2 Burst Read Operation Followed by a Precharge..............................................................115",
      "bbox": null,
      "block_index": 78
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.7.3 Read Burst Operation for Optional BL32 Mode................................................................119",
      "bbox": null,
      "block_index": 79
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.7.4 Read and Write Command Interval..................................................................................121",
      "bbox": null,
      "block_index": 80
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.7.5 Read and Write Command Interval for Optional BL32 Modes.........................................123",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.7.6 Read and Write Command Interval for 3DS.....................................................................124",
      "bbox": null,
      "block_index": 82
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.8 Write Operation..........................................................................................................................127",
      "bbox": null,
      "block_index": 83
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.8.1 Write Data Mask...............................................................................................................127",
      "bbox": null,
      "block_index": 84
    },
    {
      "page": 7,
      "source": "text",
      "content": "4.8.2 Write Burst Operation.......................................................................................................128",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 8,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.8.3 Write Timing Parameters..................................................................................................130",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.8.4 Write Burst Operation for Optional BL32 Mode................................................................131",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.8.5 Same Bank Group Write to Write Timings........................................................................133",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.8.6 Different Bank-Group Write to Write Timings...................................................................133",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.8.7 Write Timing Violations.....................................................................................................134",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.8.8 Write Enable Timings.......................................................................................................135",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.9 Self Refresh Operation...............................................................................................................138",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.9.1 Self Refresh in 2N Mode..................................................................................................141",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.10 Power Down Mode...................................................................................................................142",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.10.1 Power-Down Entry and Exit............................................................................................142",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.11 Input Clock Frequency Change................................................................................................145",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.11.1 Frequency Change Steps...............................................................................................145",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.12 Maximum Power Saving Mode (MPSM)..................................................................................147",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.12.1 MPSM Idle State.............................................................................................................148",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.12.2 MPSM Power Down State..............................................................................................148",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.12.3 MPSM Deep Power Down State....................................................................................148",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.12.4 MPSM Command Timings..............................................................................................148",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.13 Refresh Operation....................................................................................................................149",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.13.1 Refresh Modes...............................................................................................................150",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.13.2 Changing Refresh Mode.................................................................................................150",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.13.3 Same Bank Refresh......................................................................................................153",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.13.4 tREFI and tRFC Parameters..........................................................................................155",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.13.5 tREFI and tRFC Parameters for 3DS Devices...............................................................155",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.13.6 Refresh Operation Scheduling Flexibility........................................................................157",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.13.7 Self Refresh Entry and Exit............................................................................................158",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.14 Temperature Sensor................................................................................................................160",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.14.1 Temperature Sensor Usage for 3D Stacked (3DS) Devices..........................................162",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.14.2 Temperature Encoding...................................................................................................162",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.14.3 MR4 Definition â for Reference Only..............................................................................162",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.15 Multi-Purpose Command (MPC)..............................................................................................164",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.15.1 Introduction.....................................................................................................................164",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.15.2 MPC Opcodes................................................................................................................165",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.15.3 MPC Command Timings................................................................................................167",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.16 Per DRAM Addressability (PDA)..............................................................................................169",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.16.1 PDA Enumerate ID Programming..................................................................................170",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.16.2 PDA Select ID Operation................................................................................................173",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.17 Read Training Pattern..............................................................................................................175",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.17.1 Introduction.....................................................................................................................175",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.17.2 LFSR Pattern Generation...............................................................................................177",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.17.3 Read Training Pattern Examples....................................................................................179",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.17.4 Read Training Pattern Timing Diagrams........................................................................182",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.18 Read Preamble Training Mode................................................................................................183",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.18.1 Introduction.....................................................................................................................183",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.18.2 Entry and Exit for Preamble Training Mode....................................................................183",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.18.3 Preamble Training Mode Operation...............................................................................183",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.19 CA Training Mode (CATM).......................................................................................................184",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.19.1 Introduction.....................................................................................................................184",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.19.2 Entry and Exit for CA Training Mode..............................................................................184",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.19.3 CA Training Mode (CATM) Operation............................................................................185",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.20 CS Training Mode (CSTM).......................................................................................................187",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.20.1 Introduction.....................................................................................................................187",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.20.2 Entry and Exit for CS Training Mode..............................................................................187",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.20.3 CS Training Mode (CSTM) Operation............................................................................187",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.21 Write Leveling Training Mode..................................................................................................191",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 8,
      "source": "text",
      "content": "4.21.1 Introduction.....................................................................................................................191",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 9,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.21.2 Write Leveling Mode Registers.......................................................................................192",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.21.3 External Write Leveling Training Operation....................................................................193",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.21.4 Write Leveling Internal Cycle Alignment Operation........................................................194",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.21.5 Write Leveling Internal Phase Alignment and Final Host DQS Timing Operation..........196",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.21.6 DRAM Termination During Write Leveling......................................................................197",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.22 Connectivity Test (CT) Mode...................................................................................................198",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.22.1 Introduction.....................................................................................................................198",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.22.2 Pin Mapping....................................................................................................................198",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.22.3 Logic Equations..............................................................................................................199",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.23 ZQ Calibration Commands.......................................................................................................201",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.23.1 ZQ Calibration Description............................................................................................201",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.23.2 ZQ External Resistor, Tolerance, and Capacitive Loading.............................................201",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.24 VrefCA Command....................................................................................................................202",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.24.1 Introduction.....................................................................................................................202",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.24.2 VrefCA Command Timing...............................................................................................202",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.25 VrefCS Command....................................................................................................................203",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.25.1 Introduction.....................................................................................................................203",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.25.2 VrefCS Command Timing...............................................................................................203",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.26 VrefCA Training Specification..................................................................................................205",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.27 VrefCS Training Specification..................................................................................................211",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.28 VrefDQ Calibration Specification..............................................................................................217",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.29 Post Package Repair (PPR).....................................................................................................223",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.29.1 Hard PPR (hPPR)...........................................................................................................224",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.29.2 Soft Post Package Repair (sPPR)..................................................................................226",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.29.3 MBIST PPR....................................................................................................................227",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.30 Decision Feedback Equalization..............................................................................................228",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.30.1 Introduction.....................................................................................................................228",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.30.2 Pulse Response of a Reflective Memory Channel.........................................................228",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.30.3 Components of the DFE.................................................................................................229",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.31 DQS Interval Oscillator.............................................................................................................234",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.32 tDQS2DQ Offset Due to Temperature and Voltage Variation..................................................237",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.33 2N Mode...................................................................................................................................239",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.33.1 1N / 2N Mode Clarifications............................................................................................240",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.34 Write Pattern Command...........................................................................................................241",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.35 On-Die ECC.............................................................................................................................243",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.35.1 SEC Overview................................................................................................................243",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.36 DDR5 ECC Transparency and Error Scrub.............................................................................244",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.36.1 Mode Register and DRAM Initialization Prior to ECS Mode Operation..........................245",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.36.2 ECS Operation...............................................................................................................245",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.36.3 ECS Error Tracking........................................................................................................248",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.36.4 3DS Operation................................................................................................................249",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37 CRC.........................................................................................................................................250",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37.1 CRC Polynomial and Logic Equation.............................................................................250",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37.2 CRC Data Bit Mapping for x4 Devices...........................................................................251",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37.3 CRC Data Bit Mapping for x8 Devices...........................................................................252",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37.4 CRC Data Bit Mapping for x16 Devices.........................................................................252",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37.5 Write CRC for x4, x8 and x16 Devices...........................................................................253",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37.6 Write CRC Auto-Disable.................................................................................................254",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37.7 Read CRC for x4, x8 and x16 Devices...........................................................................255",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37.8 CRC Burst Order............................................................................................................255",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37.9 Write CRC Error Handling..............................................................................................255",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37.10 CRC Bit Mapping in BC8 Mode....................................................................................256",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.37.11 CRC Bit Mapping in BL32 Mode...................................................................................257",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.38 Loopback..................................................................................................................................258",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 9,
      "source": "text",
      "content": "4.38.1 Loopback Output Definition............................................................................................258",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 10,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.38.2 Loopback Phase.............................................................................................................259",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.38.3 Loopback Output Mode..................................................................................................259",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.38.4 Loopback Timing and Levels..........................................................................................262",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.39 CA_ODT Strap Operation........................................................................................................263",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.39.1 CA/CS/CK ODT Settings................................................................................................264",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.40 Duty Cycle Adjuster (DCA).......................................................................................................265",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.40.1 Duty Cycle Adjuster Range............................................................................................265",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.40.2 The Relationship between DCA Code Change and Single/Two-Phase",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 10,
      "source": "text",
      "content": "Internal Clock(s)/DQS Timing.....................................................................................265",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.40.3 The Relationship between DCA Code Change and 4-Phase Internal",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 10,
      "source": "text",
      "content": "Clock(s)/DQS Timing..................................................................................................267",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.40.4 The Relationship between DCA Code Change and DQs Output/DQS Timing...............268",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.41 Refresh Management (RFM)...................................................................................................269",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.42 Package Output Driver Test Mode (Optional)..........................................................................271",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.43 IO Features and Modes...........................................................................................................272",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.43.1 Data Output Disable.......................................................................................................272",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 10,
      "source": "text",
      "content": "4.43.2 TDQS/DM.......................................................................................................................272",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 10,
      "source": "text",
      "content": "5 On-Die Termination.............................................................................................................................273",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 10,
      "source": "text",
      "content": "5.1 On-Die Termination for DQ........................................................................................................273",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 10,
      "source": "text",
      "content": "5.2 ODT Modes, Timing Diagrams and State Table........................................................................274",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 10,
      "source": "text",
      "content": "5.3 Dynamic ODT.............................................................................................................................277",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 10,
      "source": "text",
      "content": "5.3.1 ODT Functional Description.............................................................................................277",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 10,
      "source": "text",
      "content": "5.3.2 ODT tADC Clarifications...................................................................................................280",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 10,
      "source": "text",
      "content": "5.3.3 ODT Timing Diagrams......................................................................................................281",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 10,
      "source": "text",
      "content": "5.4 On-Die Termination for CA, CS, CK_t, CK_c.............................................................................288",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 10,
      "source": "text",
      "content": "5.4.1 Supported On-Die Termination Values.............................................................................289",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 10,
      "source": "text",
      "content": "5.5 On-Die Termination for Loopback Signals.................................................................................290",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 10,
      "source": "text",
      "content": "6 AC & DC Operating Conditions...........................................................................................................291",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 10,
      "source": "text",
      "content": "6.1 Absolute Maximum Ratings.......................................................................................................291",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 10,
      "source": "text",
      "content": "6.2 Recommended DC Operating Conditions..................................................................................291",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 10,
      "source": "text",
      "content": "6.3 DRAM Component Operating Temperature Range...................................................................292",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 10,
      "source": "text",
      "content": "7 AC & DC Global Definitions.................................................................................................................293",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 10,
      "source": "text",
      "content": "7.1 Transmitter (Tx), Receiver (Rx) and Channel Definitions..........................................................293",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 10,
      "source": "text",
      "content": "7.2 Bit Error Rate.............................................................................................................................293",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 10,
      "source": "text",
      "content": "7.2.1 Introduction.......................................................................................................................293",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 10,
      "source": "text",
      "content": "7.2.2 General Equation..............................................................................................................293",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 10,
      "source": "text",
      "content": "7.2.3 Minimum Bit Error Rate (BER) Requirements..................................................................294",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 10,
      "source": "text",
      "content": "7.3 Unit Interval and Jitter Definitions..............................................................................................295",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 10,
      "source": "text",
      "content": "7.3.1 Unit Interval (UI)...............................................................................................................295",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 10,
      "source": "text",
      "content": "7.3.2 UI Jitter Definition.............................................................................................................295",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 10,
      "source": "text",
      "content": "7.3.3 UI-UI Jitter Definition........................................................................................................296",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 10,
      "source": "text",
      "content": "7.3.4 Accumulated Jitter (Over âNâ UI)......................................................................................296",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 10,
      "source": "text",
      "content": "8 AC & DC Input Measurement Levels...................................................................................................297",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.1 Overshoot and Undershoot Specifications for CAC...................................................................297",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.2 CA Rx Voltage and Timings.......................................................................................................297",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.3 Input Clock Jitter Specification...................................................................................................300",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.3.1 Overview...........................................................................................................................300",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.3.2 Specification for DRAM Input Clock Jitter.........................................................................300",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.4 Differential Input Clock (CK_t, CK_c) Cross Point Voltage (VIX)...............................................304",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.5 Differential Input Clock Voltage Sensitivity.................................................................................305",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.5.1 Differential Input Clock Voltage Sensitivity Parameter.....................................................305",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.5.2 Differential Input Voltage Levels for Clock........................................................................306",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.5.3 Differential Input Slew Rate Definition for Clock (CK_t, CK_c).........................................307",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.6 Rx DQS Jitter Sensitivity............................................................................................................308",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 10,
      "source": "text",
      "content": "8.6.1 Rx DQS Jitter Sensitivity Specification.............................................................................308",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 11,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.6.2 Test Conditions for Rx DQS Jitter Sensitivity Tests.........................................................311",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.7 Rx DQS Voltage Sensitivity........................................................................................................315",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.7.1 Overview...........................................................................................................................315",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.7.2 Receiver DQS Voltage Sensitivity Parameter..................................................................315",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.8 Differential Strobe (DQS_t, DQS_c) Input Cross Point Voltage (VIX)........................................316",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.8.1 Differential Input Levels for DQS......................................................................................317",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.8.2 Differential Input Slew Rate for DQS_t, DQS_c...............................................................317",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.9 Rx DQ Voltage Sensitivity..........................................................................................................319",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.9.1 Overview...........................................................................................................................319",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.9.2 Receiver DQ Input Voltage Sensitivity Parameters..........................................................319",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.10 Rx Stressed Eye......................................................................................................................321",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.10.1 Parameters for DDR5 Rx Stressed Eye Tests...............................................................321",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.11 Connectivity Test Mode - Input level and Timing Requirement................................................324",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.11.1 Connectivity Test (CT) Mode Input Levels.....................................................................325",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 11,
      "source": "text",
      "content": "8.11.2 CMOS Rail to Rail Input Levels for RESET_n................................................................326",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 11,
      "source": "text",
      "content": "9 AC & DC Output Measurement Levels and Timing.............................................................................327",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.1 Output Driver DC Electrical Characteristics for DQS and DQ....................................................327",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.2 Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ....................328",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.3 Loopback Output Timing............................................................................................................330",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.3.1 Alert_n Output Drive Characteristic..................................................................................332",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.3.2 Output Driver Characteristic of Connectivity Test (CT) Mode..........................................333",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.4 Single-Ended Output Levels - VOL/VOH...................................................................................334",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.5 Single-Ended Output Levels - VOL/VOH for Loopback Signals.................................................334",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.6 Single-Ended Output Slew Rate................................................................................................335",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.7 Differential Output Levels...........................................................................................................336",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.8 Differential Output Slew Rate.....................................................................................................336",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.9 Tx DQS Jitter..............................................................................................................................337",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.10 Tx DQ Jitter..............................................................................................................................341",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.10.1 Overview.........................................................................................................................341",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.10.2 Tx DQ Jitter Parameters.................................................................................................342",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.11 Tx DQ Stressed Eye................................................................................................................345",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 11,
      "source": "text",
      "content": "9.11.1 Tx DQ Stressed Eye Parameters...................................................................................346",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 11,
      "source": "text",
      "content": "10 Speed Bins........................................................................................................................................350",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.1 DDR5-3200 Speed Bins and Operations.................................................................................350",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.2 DDR5-3600 Speed Bins and Operations.................................................................................351",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.3 DDR5-4000 Speed Bins and Operations.................................................................................352",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.4 DDR5-4400 Speed Bins and Operations.................................................................................353",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.5 DDR5-4800 Speed Bins and Operations.................................................................................354",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.6 DDR5-5200 Speed Bins and Operations.................................................................................355",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.7 DDR5-5600 Speed Bins and Operations.................................................................................357",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.8 DDR5-6000 Speed Bins and Operations.................................................................................359",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.9 DDR5-6400 Speed Bins and Operations.................................................................................361",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.10 DDR5 Speed Bin Table Notes for Tables 467 through 475...................................................363",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.11 DDR5-6800 Speed Bins and Operations - (Future Bin Placeholder).....................................364",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.12 DDR5-7200 Speed Bins and Operations - (Future Bin Placeholder).....................................364",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.13 DDR5-7600 Speed Bins and Operations - (Future Bin Placeholder).....................................365",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.14 DDR5-8000 Speed Bins and Operations - (Future Bin Placeholder).....................................365",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.15 DDR5-8400 Speed Bins and Operations - (Future Bin Placeholder).....................................366",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.16 3DS DDR5-3200 Speed Bins and Operations.......................................................................366",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.17 3DS DDR5-3600 Speed Bins and Operations.......................................................................367",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.18 3DS DDR5-4000 Speed Bins and Operations.......................................................................368",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.19 3DS DDR5-4400 Speed Bins and Operations.......................................................................369",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.20 3DS DDR5-4800 Speed Bins and Operations.......................................................................370",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.21 3DS DDR5-5200 Speed Bins and Operations.......................................................................371",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 11,
      "source": "text",
      "content": "10.22 3DS DDR5-5600 Speed Bins and Operations.......................................................................373",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 12,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 12,
      "source": "text",
      "content": "10.23 3DS DDR5-6000 Speed Bins and Operations.......................................................................375",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 12,
      "source": "text",
      "content": "10.24 3DS DDR5-6400 Speed Bins and Operations.......................................................................377",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 12,
      "source": "text",
      "content": "10.25 DDR5 Speed Bin Table Notes for Tables 481 through 490...................................................379",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 12,
      "source": "text",
      "content": "11 IDD, IDDQ, IPP Specification Parameters and Test Conditions........................................................380",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.1 IDD, IPP and IDDQ Measurement Conditions.........................................................................380",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.2 IDD0, IDDQ0, IPP0 Pattern......................................................................................................387",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.3 IDD0F, IDDQ0F, IPP0F Pattern...............................................................................................398",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.4 IDD2N, IDD2P, IDD3N, IDD3P Pattern....................................................................................409",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.5 IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT Pattern........................................410",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.6 IDD4R, IDDQ4R, IPP4R Pattern..............................................................................................411",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.7 IDD4W, IDDQ4W, IPP4W Pattern...........................................................................................419",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.8 IDD5 Pattern............................................................................................................................431",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.9 IDD5B, IDDQ5B and IPP5B Patterns.......................................................................................431",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.10 IDD5C, IDDQ5C and IPP5C Patterns....................................................................................432",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.11 IDD6 Pattern..........................................................................................................................433",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 12,
      "source": "text",
      "content": "11.12 IDD7, IDDQ7 and IPP7 Patterns............................................................................................434",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 12,
      "source": "text",
      "content": "12 Input/Output Capacitance..................................................................................................................444",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 12,
      "source": "text",
      "content": "12.1 Electrostatic Discharge Sensitivity Characteristics..................................................................448",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 12,
      "source": "text",
      "content": "13 Electrical Characteristics & AC Timing..............................................................................................449",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.1 Reference Load for AC Timing and Output Slew Rate...........................................................449",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.2 Rounding Definitions and Algorithms.......................................................................................450",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.2.1 Example 1, Using Integer Math to Convert tAA(min) from ns to nCK.............................451",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.2.2 Example 2, Using Integer Math to Convert tWR(min) from ns to nCK...........................452",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.3 Timing Parameters by Speed Grade........................................................................................453",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.3.1 Timing Parameters for DDR5-3200 to DDR5-4000........................................................453",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.3.2 Timing Parameters for DDR-4400 to DDR5-5200..........................................................454",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.3.3 Timing Parameters for DDR-5600 to DDR5-6400..........................................................455",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.3.4 Timing Parameters for DDR-6800 to DDR5-7600..........................................................456",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.3.5 Timing Parameters for DDR-8000 to DDR5-8400..........................................................457",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.3.6 Timing Parameters for 3DS-DDR5-3200 to 3DS-DDR5-4000 x4 2H & 4H....................458",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.3.7 Timing Parameters for 3DS-DDR5-4400 to 3DS-DDR5-5200 x4 2H & 4H....................460",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 12,
      "source": "text",
      "content": "13.3.8 Timing Parameters for 3DS-DDR5-5600 to 3DS-DDR5-6400 x4 2H & 4H....................462",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 12,
      "source": "text",
      "content": "14 DDR5 Module Rank and Channel Timings........................................................................................464",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 12,
      "source": "text",
      "content": "14.1 Module Rank and Channel Limitations for DDR5 DIMMs........................................................464",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 12,
      "source": "text",
      "content": "Annex A Clock, DQS, and DQ Validation Methodology.........................................................................465",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 13,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 1 â DDR5 SDRAM X4/8 Ballout Using MO-210................................................................................3",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 2 â DDR5 SDRAM X16 Ballout Using MO-210.................................................................................4",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 3 â Pinout Description.......................................................................................................................5",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 4 â 8 Gb Addressing Table...............................................................................................................6",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 5 â 16 Gb Addressing Table.............................................................................................................6",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 6 â 24 Gb Addressing Table.............................................................................................................6",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 7 â 32 Gb Addressing Table.............................................................................................................7",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 8 â 64 Gb Addressing Table.............................................................................................................7",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 9 â MR Default Settings....................................................................................................................9",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 10 â Voltage Ramp Conditions.......................................................................................................10",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 11 â Initialization Timing Parameters..............................................................................................12",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 12 â Reset Timing Parameters.......................................................................................................13",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 13 â Input Voltage Slew Rates........................................................................................................13",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 14 â DQ Output Mapping for x4 Device..........................................................................................14",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 15 â DQ Output Mapping for x8 Device..........................................................................................15",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 16 â DQ Output Mapping for x16 Device (OSC Count - MR46 & MR47 Only)...............................15",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 17 â DQ Output Mapping for x16 Device (DFE Registers Excluded).............................................15",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 18 â DQ Output Mapping for x16 Device (DFE Lower Byte - DQ[0:7], DML).................................16",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 19 â DQ Output Mapping for x16 Device (DFE Upper Byte - DQ[15:8], DMU)...............................16",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 20 â Mode Register Read/Write AC timing.....................................................................................18",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 21 â Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)......................18",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 22 â MRR/MRW Timing Constraints: DQ ODT is Disable..............................................................19",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 23 â MRR/MRW Timing Constraints: DQ ODT is Enable...............................................................20",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 24 â Mode Register Assignment in DDR5 SDRAM........................................................................21",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 25 â MR0 Register Information.......................................................................................................29",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 26 â MR0 Register Definition..........................................................................................................29",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 27 â MR1 Register Information.......................................................................................................30",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 28 â MR1 Register Definition..........................................................................................................30",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 29 â MR2 Register Information.......................................................................................................31",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 30 â MR2 Register Definition..........................................................................................................31",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 31 â MR3 Register Information.......................................................................................................32",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 32 â MR3 Register Definition..........................................................................................................32",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 33 â MR4 Register Information.......................................................................................................33",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 34 â MR4 Register Definition..........................................................................................................33",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 35 â MR5 Register Information.......................................................................................................34",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 36 â MR5 Register Definition..........................................................................................................34",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 37 â MR6 Register Information.......................................................................................................35",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 38 â MR6 Register Definition..........................................................................................................35",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 39 â MR8 Register Information.......................................................................................................36",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 40 â MR8 Register Definition..........................................................................................................36",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 41 â MR9 Register Information.......................................................................................................36",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 42 â MR9 Register Definition..........................................................................................................36",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 43 â MR10 Register Information.....................................................................................................37",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 44 â MR10 Register Definition........................................................................................................37",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 45 â VrefDQ Setting Range............................................................................................................37",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 46 â MR11 Register Information.....................................................................................................38",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 47 â MR11 Register Definition........................................................................................................38",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 48 â VrefCA Setting Range.............................................................................................................38",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 49 â MR12 Register Information.....................................................................................................39",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 50 â VrefCS Setting Range.............................................................................................................39",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 51 â MR13 Register Information.....................................................................................................40",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 52 â MR13 Register Definition........................................................................................................40",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 53 â tCCD_L/tCCD_L_WR/tDLLK Encoding Details......................................................................40",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 54 â MR14 Register Information.....................................................................................................41",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 13,
      "source": "text",
      "content": "Table 55 â MR14 Register Definition........................................................................................................41",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 14,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 56 â MR15 Register Information.....................................................................................................42",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 57 â MR15 Register Definition........................................................................................................42",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 58 â MR16 Register Information.....................................................................................................43",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 59 â MR16 Register Definition........................................................................................................43",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 60 â MR17 Register Information.....................................................................................................43",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 61 â MR17 Register Definition........................................................................................................43",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 62 â MR18 Register Information.....................................................................................................43",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 63 â MR18 Register Definition........................................................................................................43",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 64 â MR19 Register Information.....................................................................................................44",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 65 â MR19 Register Definition........................................................................................................44",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 66 â MR20 Register Information.....................................................................................................44",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 67 â MR20 Register Definition........................................................................................................44",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 68 â MR23 Register Information.....................................................................................................45",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 69 â MR23 Register Definition........................................................................................................45",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 70 â MR24 Register Information.....................................................................................................45",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 71 â MR24 Register Definition........................................................................................................45",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 72 â MR25 Register Information.....................................................................................................46",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 73 â MR25 Register Definition........................................................................................................46",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 74 â MR26 Register Information.....................................................................................................46",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 75 â MR26 Register Information.....................................................................................................46",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 76 â MR27 Register Information.....................................................................................................47",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 77 â MR27 Register Definition........................................................................................................47",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 78 â MR28 Register Information.....................................................................................................48",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 79 â MR28 Register Definition........................................................................................................48",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 80 â MR29 Register Information.....................................................................................................49",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 81 â MR29 Register Definition........................................................................................................49",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 82 â MR30 Register Information.....................................................................................................50",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 83 â MR30 Register Definition........................................................................................................50",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 84 â MR31 Register Information.....................................................................................................50",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 85 â MR31 Register Definition........................................................................................................50",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 86 â MR32 Register Information.....................................................................................................51",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 87 â MR32 Register Definition........................................................................................................51",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 88 â MR33 Register Information.....................................................................................................52",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 89 â MR33 Register Definition........................................................................................................52",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 90 â MR34 Register Information.....................................................................................................53",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 91 â MR34 Register Definition........................................................................................................53",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 92 â MR35 Register Information.....................................................................................................54",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 93 â MR35 Register Definition........................................................................................................54",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 94 â MR36 Register Information.....................................................................................................54",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 95 â MR36 Register Definition........................................................................................................54",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 96 â MR37 Register Information.....................................................................................................55",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 97 â MR37 Register Definition........................................................................................................55",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 98 â MR38 Register Information.....................................................................................................56",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 99 â MR38 Register Definition........................................................................................................56",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 100 â MR39 Register Information...................................................................................................57",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 101 â MR39 Register Definition......................................................................................................57",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 102 â MR40 Register Information...................................................................................................58",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 103 â MR40 Register Definition......................................................................................................58",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 104 â Operation at Low Speed.......................................................................................................58",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 105 â MR42 Register Information...................................................................................................59",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 106 â MR42 Register Definition......................................................................................................59",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 107 â MR43 Register Information...................................................................................................60",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 108 â MR43 Register Definition......................................................................................................60",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 109 â MR44 Register Information...................................................................................................61",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 14,
      "source": "text",
      "content": "Table 110 â MR44 Register Definition......................................................................................................61",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 15,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 111 â MR45 Register Information...................................................................................................62",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 112 â MR45 Register Definition......................................................................................................62",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 113 â MR46 Register Information...................................................................................................63",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 114 â MR46 Register Definition......................................................................................................63",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 115 â MR47 Register Information...................................................................................................63",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 116 â MR47 Register Definition......................................................................................................63",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 117 â MR48 Register Information...................................................................................................64",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 118 â MR48 Register Definition......................................................................................................64",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 119 â MR50 Register Information...................................................................................................64",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 120 â MR50 Register Definition......................................................................................................64",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 121 â MR51 Register Information...................................................................................................65",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 122 â MR51 Register Definition......................................................................................................65",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 123 â MR52 Register Information...................................................................................................65",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 124 â MR52 Register Definition......................................................................................................65",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 125 â MR53 Register Information...................................................................................................66",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 126 â MR53 Register Definition......................................................................................................66",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 127 â MR54 Register Information...................................................................................................67",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 128 â MR54 Register Definition......................................................................................................67",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 129 â MR55 Register Information...................................................................................................68",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 130 â MR55 Register Definition......................................................................................................68",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 131 â MR56 Register Information...................................................................................................69",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 132 â MR56 Register Definition......................................................................................................69",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 133 â MR57 Register Information..................................................................................................70",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 134 â MR57 Register Definition......................................................................................................70",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 135 â MR58 Register Information...................................................................................................71",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 136 â MR58 Register Definition......................................................................................................71",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 137 â MR59 Register Information...................................................................................................71",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 138 â MR59 Register Definition......................................................................................................71",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 139 â MR61 Register Information...................................................................................................72",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 140 â MR61 Register Definition......................................................................................................72",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 141 â MR62 Register Information...................................................................................................72",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 142 â MR63 Register Information...................................................................................................73",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 143 â MR63 Register Definition......................................................................................................73",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 144 â Visual Representation of DFE, per bit DCA & per bit VrefDQ Mode Register Mapping.......74",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 145 â MR103 Register Information.................................................................................................75",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 146 â MR103 Register Definition....................................................................................................75",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 147 â MR104 Register Information.................................................................................................75",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 148 â MR104 Register Definition....................................................................................................75",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 149 â MR105 Register Information.................................................................................................76",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 150 â MR105 Register Definition....................................................................................................76",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 151 â MR106 Register Information.................................................................................................76",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 152 â MR106 Register Definition....................................................................................................76",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 153 â MR107 Register Information.................................................................................................77",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 154 â MR107 Register Definition....................................................................................................77",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 155 â MR108 Register Information.................................................................................................77",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 156 â MR108 Register Definition....................................................................................................77",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 157 â MR109 Register Information.................................................................................................78",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 158 â MR109 Register Definition....................................................................................................78",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 159 â MR110 Register Information.................................................................................................78",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 160 â MR110 Register Definition....................................................................................................78",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 161 â MR111 Register Information.................................................................................................79",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 162 â MR111 Register Definition....................................................................................................79",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 163 â MR112 Register Information.................................................................................................80",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 164 â MR112 Register Definition....................................................................................................80",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 15,
      "source": "text",
      "content": "Table 165 â MR113 Register Information.................................................................................................81",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 16,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 166 â MR113 Register Definition....................................................................................................81",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 167 â MR114 Register Information.................................................................................................82",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 168 â MR114 Register Definition....................................................................................................82",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 169 â MR115 Register Information.................................................................................................83",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 170 â MR115 Register Definition....................................................................................................83",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 171 â MR116 Register Information.................................................................................................84",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 172 â MR116 Register Information.................................................................................................84",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 173 â MR118 Register Information.................................................................................................85",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 174 â MR118 Register Definition....................................................................................................85",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 175 â MR126 Register Information.................................................................................................85",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 176 â MR126 Register Definition....................................................................................................85",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 177 â MR133 Register Information.................................................................................................86",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 178 â MR133 Register Definition....................................................................................................86",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 179 â MR134 Register Information.................................................................................................86",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 180 â MR134 Register Definition....................................................................................................86",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 181 â MR141 Register Information.................................................................................................87",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 182 â MR141 Register Definition....................................................................................................87",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 183 â MR142 Register Information.................................................................................................87",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 184 â MR142 Register Definition....................................................................................................87",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 185 â MR149 Register Information.................................................................................................88",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 186 â MR149 Register Definition....................................................................................................88",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 187 â MR150 Register Information.................................................................................................88",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 188 â MR150 Register Definition....................................................................................................88",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 189 â MR157 Register Information.................................................................................................89",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 190 â MR157 Register Definition....................................................................................................89",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 191 â MR158 Register Information.................................................................................................89",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 192 â MR158 Register Definition....................................................................................................89",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 193 â MR165 Register Information.................................................................................................90",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 194 â MR165 Register Definition....................................................................................................90",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 195 â MR166 Register Information.................................................................................................90",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 196 â MR166 Register Definition....................................................................................................90",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 197 â MR173 Register Information.................................................................................................91",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 198 â MR173 Register Definition....................................................................................................91",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 199 â MR174 Register Information.................................................................................................91",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 200 â MR174 Register Definition....................................................................................................91",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 201 â MR181 Register Information.................................................................................................92",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 202 â MR181 Register Definition....................................................................................................92",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 203 â MR182 Register Information.................................................................................................92",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 204 â MR182 Register Definition....................................................................................................92",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 205 â MR189 Register Information.................................................................................................93",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 206 â MR189 Register Definition....................................................................................................93",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 207 â MR190 Register Information.................................................................................................93",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 208 â MR190 Register Definition....................................................................................................93",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 209 â MR197 Register Information.................................................................................................94",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 210 â MR197 Register Definition....................................................................................................94",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 211 â MR198 Register Information.................................................................................................94",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 212 â MR198 Register Definition....................................................................................................94",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 213 â MR205 Register Information.................................................................................................95",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 214 â MR205 Register Definition....................................................................................................95",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 215 â MR206 Register Information.................................................................................................95",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 216 â MR206 Register Definition....................................................................................................95",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 217 â MR213 Register Information.................................................................................................96",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 218 â MR213 Register Definition....................................................................................................96",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 219 â MR214 Register Information.................................................................................................96",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 16,
      "source": "text",
      "content": "Table 220 â MR214 Register Definition....................................................................................................96",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 17,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 221 â MR221 Register Information.................................................................................................97",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 222 â MR221 Register Definition....................................................................................................97",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 223 â MR222 Register Information.................................................................................................97",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 224 â MR222 Register Definition....................................................................................................97",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 225 â MR229 Register Information.................................................................................................98",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 226 â MR229 Register Definition....................................................................................................98",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 227 â MR230 Register Information.................................................................................................98",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 228 â MR230 Register Definition....................................................................................................98",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 229 â MR237 Register Information.................................................................................................99",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 230 â MR237 Register Definition....................................................................................................99",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 231 â MR238 Register Information.................................................................................................99",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 232 â MR238 Register Definition....................................................................................................99",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 233 â MR245 Register Information...............................................................................................100",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 234 â MR245 Register Definition..................................................................................................100",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 235 â MR246 Register Information...............................................................................................100",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 236 â MR246 Register Definition..................................................................................................100",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 237 â MR253 Register Information...............................................................................................101",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 238 â MR253 Register Definition..................................................................................................101",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 239 â MR254 Register Information...............................................................................................101",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 240 â MR254 Register Definition..................................................................................................101",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 241 â Command Truth Table........................................................................................................103",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 242 â Burst Type and Burst Order for Read.................................................................................105",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 243 â Burst Type and Burst Order for Write.................................................................................105",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 244 â Burst Type and Burst Order for Read BL32........................................................................105",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 245 â Burst Type and Burst Order for Write BL32........................................................................106",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 246 â Precharge Encodings..........................................................................................................107",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 247 â Read Preamble & Postamble..............................................................................................107",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 248 â Strobe Preamble Timing Parameters for DDR5 3200 to 8400............................................109",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 249 â Activate Command (for Reference)....................................................................................113",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 250 â CLK to Read DQS Timing Parameters DDR5-3200 to DDR5-4800...................................117",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 251 â CLK to Read DQS Timing Parameters DDR5-5200 to DDR5-6400...................................117",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 252 â Minimum Read and Write Command Timings....................................................................121",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 253 â Minimum Read to Read Timings â Same Bank Group.......................................................123",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 254 â Minimum Read to Read Timings â Different Bank Group...................................................123",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 255 â Minimum Write to Write Timings â Same Bank Group.......................................................123",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 256 â Minimum Write to Write Same Bank Group Timings, x8/x16 Devices................................123",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 257 â Minimum Write to Write Timings - Different Bank Group....................................................123",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 258 â Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 3200 thru 4800.....124",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 259 â Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 5200 thru 6400.....125",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 260 â Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 3200 thru 4800...126",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 261 â Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 5200 thru 6400...127",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 262 â JW (Just-Write) Access and RMW (Read-Modify-Write) Access Definition........................133",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 263 â Same Bank-Group Write Access to RMW Access Timings................................................133",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 264 â Same Bank-Group Write Access to JW Access Timings....................................................133",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 265 â Different Bank-Group Write to Write Timings......................................................................133",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 266 â Write Enable Timing Parameters DDR5 3200 to 4800.......................................................136",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 267 â Write Leveling Setup/Hold Time.........................................................................................136",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 268 â Write Enable Timing Parameters DDR5 5200 to 6400.......................................................136",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 269 â Write Enable Timing Parameters DDR5 6800 to 8400.......................................................137",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 270 â Self-Refresh Timing Parameters.........................................................................................140",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 271 â Power-Down Entry Definitions............................................................................................143",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 272 â Power Down Timing Parameters........................................................................................144",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 273 â Valid Command During Power Down with ODT Enabled...................................................144",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 274 â Self Refresh w/Freq Change (for Reference).....................................................................146",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 17,
      "source": "text",
      "content": "Table 275 â Self-Refresh Frequency Change Timing Parameters.........................................................146",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 18,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 276 â MPSM Configuration Options.............................................................................................147",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 277 â Maximum Power Saving Mode Timing Parameters............................................................148",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 278 â Mode Register Definition for Refresh Mode........................................................................150",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 279 â 16Gb and Higher Density DRAM Bank and Refresh Counter Increment Behavior............154",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 280 â Refresh Command Scheduling Separation Requirements.................................................155",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 281 â tREFI Parameters for REFab and REFsb Commands (including 3DS)..............................156",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 282 â tRFC Parameters by Device Density..................................................................................156",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 283 â 3DS tRFC Parameters by Logical Rank Density................................................................156",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 284 â Same Bank Refresh Parameters........................................................................................156",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 285 â Same Bank Refresh Parameters for 3DS 2H, 4H...............................................................156",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 286 â Temperature Sensor Parameters.......................................................................................161",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 287 â R4 Register Information......................................................................................................162",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 288 â MR4 Register Encoding......................................................................................................163",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 289 â MPC Command Definition..................................................................................................164",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 290 â MPC Command Definition for OP[7:0]................................................................................165",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 291 â PDA Enumerate and Select ID Encoding...........................................................................166",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 292 â MPC, VrefCA and VrefCS CS Assertion Duration..............................................................167",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 293 â AC Parameters for MPC Command....................................................................................168",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 294 â MPC Truth Table.................................................................................................................168",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 295 â Commands that Support or Donât Support PDA Select ID Usage......................................169",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 296 â PDA Mode Register Fields..................................................................................................170",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 297 â PDA Enumerate Results.....................................................................................................171",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 298 â PDA Parametric Timings.....................................................................................................174",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 299 â Read Training Pattern Address...........................................................................................175",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 300 â Read Training Mode Settings.............................................................................................176",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 301 â Read Pattern Data0 / LFSR0..............................................................................................176",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 302 â Read Pattern Data1 / LFSR1..............................................................................................176",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 303 â Read Pattern Invert â Lower DQ Bits..................................................................................177",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 304 â Read Pattern Invert â Upper DQ Bits..................................................................................177",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 305 â Read LFSR Assignments....................................................................................................178",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 306 â Serial Bit Sequence Example.............................................................................................179",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 307 â LFSR Bit Sequence Example 1..........................................................................................180",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 308 â LFSR Bit Sequence Example 2..........................................................................................181",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 309 â Timing Parameters for Read Training Patterns..................................................................183",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 310 â MR2 Register Information â for Reference Only.................................................................183",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 311 â Timing Parameters for Preamble Training Mode................................................................184",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 312 â AC Parameters for CA Training Mode................................................................................185",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 313 â CA Training Mode Output...................................................................................................186",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 314 â Output Equations per Interface Width.................................................................................186",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 315 â Sample Evaluation for Intermediate Output[0]....................................................................187",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 316 â Sample Evaluation for Intermediate Output[1]....................................................................187",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 317 â Sample Evaluation for Final CSTM Output.........................................................................188",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 318 â AC Parameters for CS Training Mode................................................................................189",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 319 â CS Sampled Output per Interface Width.............................................................................190",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 320 â MR2 Register â for Reference Only....................................................................................192",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 321 â MR3 Register â for Reference Only....................................................................................192",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 322 â WL_ADJ_start and WL_ADJ_end Values per tWPRE Setting...........................................195",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 323 â Timing Parameter Ranges Associated with Write Leveling Training Mode........................197",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 324 â DRAM Termination During Write Leveling..........................................................................197",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 325 â Pin Classification of DDR5 Memory Device in Connectivity Test (CT) Mode.....................199",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 326 â Signal Description...............................................................................................................199",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 327 â Min Term Equations............................................................................................................199",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 328 â Output Equations per Interface Width.................................................................................200",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 329 â ZQ Calibration Timing Parameters.....................................................................................201",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 18,
      "source": "text",
      "content": "Table 330 â VrefCA/CS Command Definition.........................................................................................202",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 19,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 331 â AC Parameters for VrefCA Command................................................................................203",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 332 â VrefCA/CS Command Definition.........................................................................................203",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 333 â AC Parameters for VrefCS Command................................................................................204",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 334 â VREF CA Mode Register....................................................................................................207",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 335 â CA Internal VREF Specifications........................................................................................210",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 336 â VREF CS Mode Register....................................................................................................213",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 337 â CS Internal VREF Specifications........................................................................................216",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 338 â VrefDQ Mode Register........................................................................................................219",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 339 â VrefDQ Internal Specifications............................................................................................222",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 340 â Guard Key Encoding for MR24...........................................................................................223",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 341 â MR Register Bits for PPR...................................................................................................225",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 342 â hPPR Timings.....................................................................................................................225",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 343 â sPPR vs hPPR....................................................................................................................226",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 344 â sPPR Timings.....................................................................................................................227",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 345 â Min/Max Ranges for the DFE Gain Adjustment..................................................................230",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 346 â Min/Max Ranges for the DFE Tap Coefficients...................................................................230",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 347 â DQS Oscillator Matching Error Specification......................................................................237",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 348 â DQS Interval Oscillator Read Out AC Timing.....................................................................237",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 349 â tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-3200 to 4800......238",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 350 â tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-5200 to 6400......238",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 351 â MR2 Functional Modes â for Reference Only.....................................................................239",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 352 â 2N Mode Register Configuration.........................................................................................239",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 353 â CS_n and CA Bus Required Behaviors..............................................................................240",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 354 â Write Pattern Mode Register...............................................................................................241",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 355 â Write Pattern DQ output Mapping.......................................................................................242",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 356 â MR14 ECC Transparency and Error Scrub Mode Register Information.............................244",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 357 â ECS Operation Timing Parameter......................................................................................245",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 358 â Number of Code Words Per DRAM....................................................................................246",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 359 â Average Periodic ECS Interval (tECSint)............................................................................246",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 360 â MR15 Transparency ECC Error Threshold Count per Gb of Memory Cells and",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 19,
      "source": "text",
      "content": "Automatic ECS in Self-Refresh......................................................................................247",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 361 â MR20 Number of Rows or Code Word Errors per DRAM Die............................................248",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 362 â MR16âMR19 Address of Row with Max Errors and Error Count........................................249",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 363 â Row Error Threshold Count (RETC)...................................................................................249",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 364 â Error Detection Details........................................................................................................250",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 365 â Read CRC Latency Adder..................................................................................................255",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 366 â CRC Error Handling Timing Parameters.............................................................................256",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 367 â Loopback Output Definition.................................................................................................258",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 368 â Loopback Output Phase.....................................................................................................261",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 369 â Loopback LBDQS Output Timing........................................................................................262",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 370 â CA_ODT Pin Defined..........................................................................................................263",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 371 â MR32 Defined.....................................................................................................................263",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 372 â MPC Opcodes.....................................................................................................................264",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 373 â DCA Range.........................................................................................................................265",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 374 â DCA Range Examples (Not All Possible Combinations)....................................................266",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 375 â Mode Register Definition for Refresh Management............................................................269",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 376 â Mode Register Definition for the RAA Initial Management Threshold (RAAIMT)................269",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 377 â RAA Initial Management Threshold (RAAIMT) Command Definition..................................270",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 378 â tRFM Parameters................................................................................................................270",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 379 â Mode Register Definition for RAA Maximum Management Threshold (RAAMMT)............270",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 380 â Mode Register Definition for RAA Counter Decrement per REF Command.......................271",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 381 â MR5 Register â for Reference Only....................................................................................271",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 382 â MR61 Register â for Reference Only..................................................................................271",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 383 â x8 TDQS Function Matrix....................................................................................................272",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 19,
      "source": "text",
      "content": "Table 384 â Termination State Table......................................................................................................275",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 20,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 385 â ODT Electrical Characteristics RZQ=240Î© +/-1% Entire Temperature Operation",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 20,
      "source": "text",
      "content": "Range; after Proper ZQ Calibration................................................................................276",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 386 â Allowable ODTL Offset Combinations................................................................................278",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 387 â Latencies and Timing Parameters Relevant for Dynamic ODT and CRC Disabled...........279",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 388 â ODT Electrical Characteristics RZQ=240Î© +/-1% Entire Temperature Operation",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 20,
      "source": "text",
      "content": "Range; after Proper ZQ Calibration; VDD=VDDQ..........................................................289",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 389 â ODT Electrical Characteristics RZQ=240Î© +/-1% Entire Temperature Operation",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 20,
      "source": "text",
      "content": "Range; after Proper ZQ Calibration; VDD=VDDQ â Loopback ODT..............................290",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 390 â Absolute Maximum DC Ratings..........................................................................................291",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 391 â Recommended DC Operating Conditions...........................................................................291",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 392 â Recommended DC Operating Temperature Range...........................................................292",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 393 â Estimated Number of Transmitted Bits (n) for the Confidence Level of 70% to 99.5%......294",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 394 â Minimum BER Requirements for Rx/Tx Timing and Voltage Tests for",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 20,
      "source": "text",
      "content": "DDR5-3200 to 6400........................................................................................................294",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 395 â DRAM CA, CS Parametric Values for DDR5-3200 to 4800................................................299",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 396 â DRAM CA, CS Parametric Values for DDR5-5200 to 6400................................................299",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 397 â DRAM Input Clock Jitter Specifications for DDR5-3200 to 4400........................................300",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 398 â DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400........................................301",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 399 â DRAM Input Clock Jitter Specifications for DDR5-6800 to 8400........................................303",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 400 â Crosspoint Voltage (VIX) for Differential Input Clock..........................................................304",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 401 â Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-5200 to 6400....................304",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 402 â Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-6800 to 8400....................304",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 403 â Differential Input Clock Voltage Sensitivity Parameter for DDR5-3200 to 4800.................305",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 404 â Differential Input Clock Voltage Sensitivity Parameter for DDR5-5200 to 6400.................305",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 405 â Differential Input Clock Voltage Sensitivity Parameter for DDR5-6800 to 8400.................306",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 406 â Differential Clock (CK_t, CK_c) Input Levels for DDR5-3200 to DDR5-6400.....................306",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 407 â Differential Clock (CK_t, CK_c) Input Levels for DDR5-6800 to DDR5-6800.....................306",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 408 â Differential Input Slew Rate Definition for CK_t, CK_c.......................................................307",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 409 â Differential Input Slew Rate for CK_t, CK_c for DDR5-3200 to DDR5-4800......................307",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 410 â Differential Input Slew Rate for CK_t, CK_c for DDR5-5200 to DDR5-6400......................307",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 411 â Differential Input Slew Rate for CK_t, CK_c for DDR5-6800 to DDR5-8400......................307",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 412 â Rx DQS Jitter Sensitivity Specification for DDR5-3200 to 4800.........................................308",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 413 â Rx DQS Jitter Sensitivity Specification for DDR5-5200 to 6400.........................................309",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 414 â Rx DQS Jitter Sensitivity Specification for DDR5-6800 to 8400.........................................311",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 415 â Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-3200 to 4800...................312",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 416 â Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-5200 to 6400...................313",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 417 â Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-6800 to 8400...................314",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 418 â Rx DQS Input Voltage Sensitivity Parameter for DDR5-3200 to 4800...............................315",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 419 â Rx DQS Input Voltage Sensitivity Parameter for DDR5-5200 to 6400...............................315",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 420 â Rx DQS Input Voltage Sensitivity Parameter for DDR5-6800 to 8400...............................316",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 421 â Crosspoint Voltage (VIX) for DQS Differential Input Signals..............................................316",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 422 â Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-3200 to DDR5-6400...........317",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 423 â Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-6800 to DDR5-8400...........317",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 424 â Differential Input Slew Rate Definition for DQS_t, DQS_c..................................................317",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 425 â Differential Input Slew Rate for DQS_t, DQS_c for DDR5-3200 to 4800............................318",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 426 â Differential Input Slew Rate for DQS_t, DQS_c for DDR5-5200 to 6400............................318",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 427 â Differential Input Slew Rate for DQS_t, DQS_c for DDR5-6800 to 8400............................318",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 428 â Rx DQ Input Voltage Sensitivity Parameters for DDR5-3200 to 4800................................319",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 429 â Rx DQ Input Voltage Sensitivity Parameters for DDR5-5200 to 6400................................319",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 430 â Rx DQ Input Voltage Sensitivity Parameters for DDR5-6800 to 8400................................320",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 431 â Test Conditions for Rx Stressed Eye Tests for DDR5-3200 to 4800..................................321",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 432 â Test Conditions for Rx Stressed Eye Tests for DDR5-5200 to 6400..................................322",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 433 â Test Conditions for Rx Stressed Eye Tests for DDR5-6800 to 8400..................................323",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 434 â AC Parameters for Connectivity Test (CT) Mode...............................................................324",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 20,
      "source": "text",
      "content": "Table 435 â CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs........................................325",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 21,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 436 â CMOS Rail to Rail Input Levels for RESET_n....................................................................326",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 437 â Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 21,
      "source": "text",
      "content": "Operating Temperature Range; after Proper ZQ Calibration..........................................327",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 438 â Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm Entire",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 21,
      "source": "text",
      "content": "Operating Temperature Range; after Proper ZQ Calibration..........................................329",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 439 â Loopback Output Timing Parameters for DDR5-3200 to 4800...........................................330",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 440 â Loopback Output Timing Parameters for DDR5-5200 to 6400...........................................330",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 441 â Loopback Output Timing Parameters for DDR5-6800 to 8400...........................................331",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 442 â RONPd Vout Values...........................................................................................................332",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 443 â RONNOM_CT Vout Values................................................................................................333",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 444 â Single-Ended Output Levels for DDR5-3200 to DDR5-6400..............................................334",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 445 â Single-Ended Output Levels for DDR5-6800 to DDR5-8400..............................................334",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 446 â Single-Ended Output Levels for Loopback Signals DDR5-3200 to DDR5-6400.................334",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 447 â Single-Ended Output Levels for Loopback Signals DDR5-6800 to DDR5-6800.................334",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 448 â Single-Ended Output Slew Rate Definition.........................................................................335",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 449 â Single-Ended Output Slew Rate for DDR5-3200 to DDR5-4800........................................335",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 450 â Single-Ended Output Slew Rate for DDR5-5200 to DDR5-6400........................................335",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 451 â Single-Ended Output Slew Rate for DDR5-6800 to DDR5-8400........................................335",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 452 â Differential Output Levels for DDR5-3200 to DDR5-6400..................................................336",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 453 â Differential AC & DC Output Levels for DDR5-6800 to DDR5-8400...................................336",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 454 â Differential Output Slew Rate Definition..............................................................................336",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 455 â Differential Output Slew Rate for DDR5-3200 to DDR5-4800............................................337",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 456 â Differential Output Slew Rate for DDR5-5200 to DDR5-6400............................................337",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 457 â Differential Output Slew Rate for DDR5-6800 to DDR5-8400............................................337",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 458 â Tx DQS Jitter Parameters for DDR5-3200 to 4800.............................................................338",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 459 â Tx DQS Jitter Parameters for DDR5-5200 to 6400.............................................................339",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 460 â Tx DQS Jitter Parameters for DDR5-6800 to 8400.............................................................340",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 461 â Tx DQ Jitter Parameters for DDR5-3200 to 4800...............................................................342",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 462 â Tx DQ Jitter Parameters for DDR5-5200 to 6400...............................................................343",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 463 â Tx DQ Jitter Parameters for DDR5-6800 to 8400...............................................................344",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 464 â Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800.................................................346",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 465 â Tx DQ Stressed Eye Parameters for DDR5-5200 to 6400.................................................348",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 466 â Tx DQ Stressed Eye Parameters for DDR5-6800 to 8400.................................................349",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 467 â DDR5-3200 Speed Bins and Operations............................................................................350",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 468 â DDR5-3600 Speed Bins and Operations............................................................................351",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 469 â DDR5-4000 Speed Bins and Operations............................................................................352",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 470 â DDR5-4400 Speed Bins and Operations............................................................................353",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 471 â DDR5-4800 Speed Bins and Operations............................................................................354",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 472 â DDR5-5200 Speed Bins and Operations............................................................................355",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 473 â DDR5-5600 Speed Bins and Operations............................................................................357",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 474 â DDR5-6000 Speed Bins and Operations............................................................................359",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 475 â DDR5-6400 Speed Bins and Operations............................................................................361",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 476 â DDR5-6800 Speed Bins and Operations............................................................................364",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 477 â DDR5-7200 Speed Bins and Operations............................................................................364",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 478 â DDR5-7600 Speed Bins and Operations............................................................................365",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 479 â DDR5-8000 Speed Bins and Operations............................................................................365",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 480 â DDR5-8400 Speed Bins and Operations............................................................................366",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 481 â 3DS DDR5-3200 Speed Bins and Operations....................................................................366",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 482 â 3DS DDR5-3600 Speed Bins and Operations....................................................................367",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 483 â 3DS DDR5-4000 Speed Bins and Operations....................................................................368",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 484 â 3DS DDR5-4400 Speed Bins and Operations....................................................................369",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 485 â 3DS DDR5-4800 Speed Bins and Operations....................................................................370",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 486 â 3DS DDR5-5200 Speed Bins and Operations....................................................................371",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 487 â 3DS DDR5-5600 Speed Bins and Operations....................................................................373",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 21,
      "source": "text",
      "content": "Table 488 â 3DS DDR5-6000 Speed Bins and Operations....................................................................375",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 22,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 489 â 3DS DDR5-6400 Speed Bins and Operations....................................................................377",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 490 â Basic IDD, IDDQ and IPP Measurement Conditions..........................................................381",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 491 â IDD0, IDD0Q, and IPP0......................................................................................................385",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 492 â Four Bank Active-Precharge IDD0F, IDDQ0F and IPP0F..................................................385",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 493 â IDD2N, IDD3N, IDD2P, IDD3P, IDDQ2N, IDDQ3N, IDDQ2P, IDDQ3P, IPP2N,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 22,
      "source": "text",
      "content": "IPP3N, IPP2P, IPP3P.....................................................................................................385",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 494 â IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT...............................................385",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 495 â IDD4R, IDDQ4R, and IPP4R..............................................................................................385",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 496 â IDD4W, IDDQ4W, and IPP4W............................................................................................386",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 497 â IDD5, IDDQ5, and IPP5......................................................................................................386",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 498 â IDD5B, IDDQ5B, and IPP5B...............................................................................................386",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 499 â IDD5SB, IDDQSB and IPPSB.............................................................................................386",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 500 â IDD7, IDDQ7, and IPP7......................................................................................................386",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 501 â IDD0, IDDQ0, IPP0.............................................................................................................387",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 502 â IDD0F, IDDQ0F, IPP0F......................................................................................................398",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 503 â IDD2N, IDD2P, IDDQ2N, IDDQ2P, IPP2N, IPP2P, IDD3N, IDD3P,",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 22,
      "source": "text",
      "content": "IDDQ3N, IDDQ3P, IPP3N, IPP3P..................................................................................409",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 504 â IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT...............................................410",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 505 â IDD4R, IDDQ4R, IPP4R.....................................................................................................411",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 506 â IDD4W, IDDQ4W, IPP4W...................................................................................................419",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 507 â IDD5....................................................................................................................................431",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 508 â IDD5B, IDDQ5B, IPP5B......................................................................................................431",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 519 â IDD5C, IDDQ5C, IPP5C.....................................................................................................432",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 510 â IDD6, IDDQ6, IPP6, IDD6E, IDDQ6E, IPP6E, IDD6R, IDDQ6R, IPP6R............................433",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 511 â IDD7, IDD7Q, IPP7.............................................................................................................434",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 512 â Silicon Pad I/O Capacitance DDR5-3200 to DDR5-6400...................................................444",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 513 â Silicon Pad I/O Capacitance DDR5-6800 to DDR5-8400...................................................445",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 514 â DRAM Package Electrical Specifications (X4/X8)..............................................................446",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 515 â DRAM Package Electrical Specifications (X16)..................................................................447",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 516 â Electrostatic Discharge Sensitivity Characteristics.............................................................448",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 517 â Example 1, Using Integer Math...........................................................................................451",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 518 â Example 2, Using Integer Math...........................................................................................452",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 519 â Timing Parameters for DDR5-3200 to DDR5-4000............................................................453",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 520 â Timing Parameters for DDR5-4400 to DDR5-5200............................................................454",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 521 â Timing Parameters for DDR5-5600 to DDR5-6400............................................................455",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 522 â Timing Parameters for DDR5-6800 to DDR5-7600............................................................456",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 523 â Timing Parameters for DDR5-8000 to DDR5-8400............................................................457",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 524 â Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000.........................458",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 525 â Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200.........................460",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 526 â Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400.........................462",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 22,
      "source": "text",
      "content": "Table 527 â DDR5 Module Rank and Channel Timings for DDR5 DIMMs.............................................464",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 23,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 1 â DDR5 Ball Assignments for the x4/8 Component......................................................................3",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 2 â DDR5 Ball Assignments for the x16 Component.......................................................................4",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 3 â RESET_n and Initialization Sequence at Power-on Ramping.................................................11",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 4 â Reset Procedure at Power Stable...........................................................................................12",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 5 â Requirement for Voltage Ramp Control...................................................................................13",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 6 â Mode Register Read Timing....................................................................................................14",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 7 â Mode Register Write Timing....................................................................................................17",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 8 â DFE Update Setting.................................................................................................................18",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 9 â Example of Read Preamble Modes (Default) w/0.5 tCK Postamble......................................107",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 10 â Example of Read Preamble Modes (Default) & w/1.5 tCK Postamble................................108",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 11 â Example of Read Preamble Modes w/ 3tCK DQS offset & w/1.5 tCK Postamble...............108",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 12 â Example of Write Preamble Modes (Default) w/0.5tCK Postamble.....................................108",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 13 â Example of Write Preamble Modes (Default) w/1.5tCK Postamble.....................................109",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 14 â DQS Timing While Write Preamble.....................................................................................109",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 15 â Example of Seamless Reads Operation: tCCD=Min...........................................................110",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 16 â Example of Consecutive Reads Operation: tCCD=Min+1...................................................110",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 17 â Example of Consecutive Reads Operation: tCCD=Min+2...................................................110",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 18 â Example of Consecutive Reads Operation: tCCD=Min+3...................................................111",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 19 â Example of Consecutive Reads Operation: tCCD=Min+4...................................................111",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 20 â Example of Consecutive Reads Operation: tCCD=Min+5...................................................111",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 21 â Example of Seamless Writes Operation: tCCD=Min...........................................................112",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 22 â Example of Consecutive Writes Operation: tCCD=Min+1...................................................112",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 23 â Example of Consecutive Writes Operation: tCCD=Min+2...................................................112",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 24 â Example of Consecutive Writes Operation: tCCD=Min+3...................................................112",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 25 â Example of Consecutive Writes Operation: tCCD=Min+4...................................................113",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 26 â Example of Consecutive Writes Operation: tCCD=Min+5...................................................113",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 27 â Read Burst Operation (BL16)..............................................................................................114",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 28 â Read Burst Operation (BC8)................................................................................................114",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 29 â Read to Read, Different Ranks Operation with Read DQS Offset Usage (BL16)...............115",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 30 â Read to Precharge with 1tCK Preamble..............................................................................116",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 31 â Read to Precharge with 2tCK Preamble..............................................................................116",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 32 â TDQSCK Timing Definition..................................................................................................118",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 33 â Read Timing for Fixed BL32 and BL32 in BL32 OTF Mode................................................119",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 34 â Read Timings for BL16 in BL32 OTF Mode.........................................................................119",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 35 â Read to Read to Different Bank Group for BL16 in BL32 OTF............................................120",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 36 â Read to Read to Same Bank Group for BL16 in BL32 OTF................................................120",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 37 â Read with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode..........................120",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 38 â Read with Auto-Precharge for BL16 in BL32 OTF Mode.....................................................121",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 39 â Timing Diagram for Write to Read.......................................................................................122",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 40 â Timing Diagram for Write to Read AutoPrecharge in Same Bank.......................................122",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 41 â Write Burst Operation (BL16)..............................................................................................128",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 42 â Write Burst Operation (BC8)................................................................................................128",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 43 â Write (BL16) to Precharge Operation with 2tCK Preamble.................................................129",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 44 â Write (BL16) with Auto Precharge Operation and 2tCK Preamble......................................129",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 45 â DDR5 Write Timing Parameters..........................................................................................130",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 46 â Write Timing for Fixed BL32 and BL32 in BL32 OTF Mode................................................131",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 47 â Write Timings for BL16 in BL32 OTF Mode.........................................................................131",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 48 â Write to Write to Different Bank Group for BL16 in BL32 OTF............................................132",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 49 â Write to Write to Same Bank Group for BL16 in BL32 OTF................................................132",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 50 â Write with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode...........................132",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 51 â Write with Auto-Precharge for BL16 in BL32 OTF Mode.....................................................132",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 52 â tDQSS: DRAM External CLK-to-DQS Variation..................................................................135",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 53 â tDQSD: DRAM Internal CLK-to-DQS Variation...................................................................135",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 54 â Self-Refresh Entry/Exit Timing w/ 2-Cycle Exit Command..................................................139",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 23,
      "source": "text",
      "content": "Figure 55 â Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command..................................................140",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 24,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 56 â Self-Refresh Entry/Exit Timing in 2N Mode w/ 1-Cycle Exit Command...............................141",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 57 â Power-Down Entry and Exit Mode.......................................................................................143",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 58 â Frequency Change during Self Refresh..............................................................................146",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 59 â State Diagram for Maximum Power Saving Mode...............................................................147",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 60 â Maximum Power Saving Mode exit timings.........................................................................148",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 61 â Refresh Command Timing (Example of Normal Refresh Mode).........................................149",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 62 â Refresh Command Timing (Example of Fine Granularity Refresh Mode)...........................150",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 63 â Refresh Mode Change Command Timing...........................................................................151",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 64 â Refresh Mode Change from FGR 2x to Normal 1x Command Timing................................151",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 65 â 16Gb and Higher Density DRAM Refresh Mode Change from FGR 2x REFsb",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 24,
      "source": "text",
      "content": "to Normal 1x Command Timing......................................................................................152",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 66 â Postponing Refresh Commands (Example of Normal Refresh Mode - tREF1, tRFC1)......157",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 67 â Postponing Refresh Commands (Example of Fine Granularity Refresh Mode - tRFC2).....157",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 68 â FGR 2x to SREF Command Timing....................................................................................158",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 69 â 16Gb and Higher Density DRAM FGR 2x REFsb to SREF Command Timing...................159",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 70 â Temp Sensor Timing Diagram.............................................................................................162",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 71 â MPC Command Timing to 1-Cycle Command.....................................................................167",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 72 â MPC Command Timing to 2-Cycle Command.....................................................................167",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 73 â Timing Diagram showing PDA Enumerate Programming Mode Entry, Programming",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 24,
      "source": "text",
      "content": "of PDA Enumerate ID, and PDA Enumerate Programming Mode Exit...........................172",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 74 â PDA Enumerate Programming Mode w/Continuous DQS Toggle Timing Diagram............172",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 75 â Timing Diagram Showing âDonât Enumerateâ Case.............................................................173",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 76 â Timing Diagram Showing Multi-Cycle MPC Command Sequencing with PDA",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 24,
      "source": "text",
      "content": "Enumerate & PDA Select ID...........................................................................................174",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 77 â Read Training Pattern LFSR...............................................................................................177",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 78 â Timing Diagram for Read Training Pattern..........................................................................182",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 79 â Timing Diagram for Back to Back Read Training Patterns..................................................182",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 80 â Timing Diagram for Continuous Burst Mode Read Training Patterns..................................182",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 81 â Timing Diagram for Read Preamble Training Mode Entry, Read Training Pattern",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 24,
      "source": "text",
      "content": "Access and Read Preamble Training Mode Exit............................................................184",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 82 â Timing Diagram for CA Training Mode................................................................................185",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 83 â Timing Diagram for CS Training Mode with Consecutive Output Samples = 0...................188",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 84 â Timing Diagram for CS Training Mode with Output Sample Toggle....................................188",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 85 â Timing Diagram for CS Training Mode with Multiple DRAMs Output Sample Toggle.........189",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 86 â Timing Diagram for Write Leveling Training Mode (External Training, 0 Sample)...............193",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 87 â Timing Diagram for Write Leveling Training Mode (External Training, 1 Sample)...............194",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 88 â Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 0 Sample)...195",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 89 â Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 1 Sample)...196",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 90 â Timing Diagram for Final Timings after Write Leveling Training is Complete......................196",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 91 â Timing Diagram for VrefCA Command................................................................................202",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 92 â Timing Diagram for VrefCS Command................................................................................204",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 93 â VrefCA Operating Range (Vrefmin, Vrefmax)......................................................................205",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 94 â Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize..............................206",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 95 â Vref_time Timing Diagram...................................................................................................207",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 96 â Vref Step Single Stepsize Increment Case..........................................................................208",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 97 â Vref Step Single Stepsize Decrement Case........................................................................208",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 98 â Vref Full Step from Vrefmin to Vrefmax Case......................................................................209",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 99 â Vref Full Step from Vrefmax to Vrefmin Case......................................................................209",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 100 â VrefCS Operating Range (Vrefmin, Vrefmax)....................................................................211",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 101 â Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize............................212",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 102 â Vref_time Timing Diagram.................................................................................................213",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 103 â Vref Step Single Stepsize Increment Case........................................................................214",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 104 â Vref Step Single Stepsize Decrement Case......................................................................214",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 105 â Vref Full Step from Vrefmin to Vrefmax Case....................................................................215",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 24,
      "source": "text",
      "content": "Figure 106 â Vref Full Step from Vrefmax to Vrefmin Case....................................................................215",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 25,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 107 â VrefDQ Operating Range (VrefDQmin, VrefDQmax)........................................................217",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 108 â Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize............................218",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 109 â VrefDQ_time Timing Diagram............................................................................................219",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 110 â VrefDQ Step Single Stepsize Increment Case..................................................................220",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 111 â VrefDQ Step Single Stepsize Decrement Case.................................................................220",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 112 â VrefDQ Full Step from VrefDQmin to VrefDQmax Case...................................................221",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 113 â VrefDQ Full Step from VrefDQmax to VrefDQmin Case...................................................221",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 114 â Guard Key Timing Diagram...............................................................................................223",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 115 â hPPR Fail Row Repair.......................................................................................................225",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 116 â sPPR Fail Row Repair.......................................................................................................227",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 117 â Example of Memory Subsystem with DFE Circuit on the DRAM.......................................228",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 118 â Example of Pulse Response of a Reflective Channel.......................................................229",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 119 â 4-Tap DFE Example..........................................................................................................229",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 120 â Example of to be TBD Measurement Method for INL/DNL................................................231",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 121 â 1-Way Interleave 4-Tap DFE Example..............................................................................232",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 122 â 2-Way Interleave 4-Tap DFE Example..............................................................................232",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 123 â 4-Way Interleave 4-Tap DFE Example..............................................................................233",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 124 â Interval Oscillator Offset (OSCoffset)................................................................................236",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 125 â Example of 1N vs 2N Mode â For Reference Only............................................................240",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 126 â Example of Write Pattern Command.................................................................................242",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 127 â On Die ECC Block Diagram...............................................................................................243",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 128 â Example of an ECC Transparency and Error Scrub Functional Block Diagram................244",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 129 â ECS Operation Timing Diagram........................................................................................245",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 130 â CRC Bit Mapping for x4 Device.........................................................................................251",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 131 â CRC Bit Mapping for x8 Device.........................................................................................252",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 132 â CRC Bit Mapping for x16 Device.......................................................................................252",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 133 â CRC Error Reporting Timing diagram................................................................................256",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 134 â CRC Bit Mapping in BC8 Modes for x4 Device.................................................................256",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 135 â CRC Bit Mapping in BC8 Modes for x8 Device.................................................................257",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 136 â CRC Bit Mapping in BC8 Modes for x16 Device...............................................................257",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 137 â Example of 4-Way Interleave Loopback Circuit on a x4 SDRAM......................................259",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 138 â Loopback Normal Output Mode Entry...............................................................................260",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 139 â Loopback Normal Output 4-Way Mode PhaseB Example.................................................260",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 140 â Loopback Normal Output Mode 4-Way PhaseB 1CK Mid Gap Example..........................260",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 141 â Loopback Normal Output Mode 4-Way PhaseB 2CK Gap Example.................................261",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 142 â Loopback Normal Output Mode 4-Way PhaseC 2CK Gap Example.................................261",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 143 â Loopback Write Burst Output Mode 4-Way PhaseB WPRE=2CK Example......................262",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 144 â Loopback Write Burst Output Mode 4-Way PhaseC WPRE=2CK Example......................262",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 145 â Loopback Write Burst Output Mode 4-Way PhaseB Data Burst Bit and PhaseD",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 25,
      "source": "text",
      "content": "Strobe Alignment WPRE=4CK Optional Example..........................................................262",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 146 â Loopback Write Burst Output Mode 4-Way PhaseC Data Burst Bit and PhaseA",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 25,
      "source": "text",
      "content": "Strobe Alignment WPRE=4CK Optional Example..........................................................262",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 147 â Duty Cycle Adjuster Range................................................................................................265",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 148 â Relationship between DCA Code Change and the Single/Two-Phase Internal",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 25,
      "source": "text",
      "content": "Clock(s)/DQS Waveform (Example)...............................................................................266",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 149 â Relationship between DCA Code Change for QCLK and the 4-Phase Internal",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 25,
      "source": "text",
      "content": "Clocks/DQS Waveform (Example).................................................................................267",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 150 â Relationship between DCA Code Change for IBCLK and the 4-Phase Internal",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 25,
      "source": "text",
      "content": "Clocks/DQS Waveform (Example).................................................................................267",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 151 â Relationship between DCA Code Change for QBCLK and the 4-Phase Internal",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 25,
      "source": "text",
      "content": "Clocks/DQS Waveform (Example).................................................................................268",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 152 â Functional Representation of ODT....................................................................................273",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 153 â On Die Termination............................................................................................................275",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 154 â tADC Clarification - Example 1 - DQ RTT Park to Read....................................................280",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 25,
      "source": "text",
      "content": "Figure 155 â tADC Clarification - Example 2 - DQS RTT Park to Read.................................................280",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 26,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 156 â Example 1 of Burst Write Operation ODT Latencies and Control Diagrams.....................281",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 157 â Example 2 of Burst Write Operation ODT Latencies and Control Diagrams.....................282",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 158 â Example 3 of Burst Write Operation ODT Latencies and Control Diagrams.....................282",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 159 â Example 4 of Burst Write Operation ODT Latencies and Control Diagrams.....................283",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 160 â Example of Write to Write Turn Around, Different Ranks..................................................283",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 161 â Write (BL16) to Write (BL16), Different Bank, Seamless Bursts........................................284",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 162 â Write (BL16) to Write (BL16), Different Bank, 1 tCK Gap..................................................284",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 163 â Write (BL16) to Write (BL16), Different Bank, 2 tCK Gap..................................................285",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 164 â Write (BL16) to Write (BL16), Different Bank, 3 tCK Gap..................................................285",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 165 â Example of Read to Write Turn Around, Different Ranks..................................................286",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 166 â Example of Burst Read Operation ODT Latencies and Control Diagrams........................286",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 167 â Example of Burst Read Operation with ODTLon_RD_NT_offset Set Incorrectly..............287",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 168 â A Simple Functional Representation of the DRAM CA ODT Feature................................288",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 169 â A Functional Representation of the On-Die Termination...................................................288",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 170 â Functional Representation of Loopback ODT....................................................................290",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 171 â Zprofile/Z(f) of the System at the DRAM Package Solder Ball (without DRAM",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 26,
      "source": "text",
      "content": "Component)....................................................................................................................291",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 172 â Simplified Z(f) Electrical Model And Frequency Response of PDN at the DRAM",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 26,
      "source": "text",
      "content": "Pin without the DRAM Component.................................................................................292",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 173 â UI Definition in Terms of Adjacent Edge Timings..............................................................295",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 174 â UI Definition Using Clock Waveforms................................................................................295",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 175 â UI Jitter for ânthâ UI Definition (in Terms of Ideal UI).........................................................295",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 176 â UI-UI Jitter Definitions........................................................................................................296",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 177 â Definition of Accumulated Jitter (over âNâ UI)....................................................................296",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 178 â Definition of UI...................................................................................................................296",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 179 â CA Receiver (Rx) Mask.....................................................................................................297",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 180 â Across Pin VREFCA Voltage Variation..............................................................................297",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 181 â CA Timings at the DRAM Pins...........................................................................................298",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 182 â CA TcIPW and SRIN_cIVW Definition (for Each Input Pulse)...........................................298",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 183 â CA VIHL_AC Definition (for Each Input Pulse)..................................................................298",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 184 â HOST Driving Clock Signals to the DRAM........................................................................300",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 185 â VIX Definition (CK).............................................................................................................304",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 186 â Example of DDR5 Memory Interconnect...........................................................................305",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 187 â VRx_CK.............................................................................................................................306",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 188 â Differential Input Slew Rate Definition for CK_t, CK_c......................................................307",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 189 â SDRAMâs Rx Forwarded Strobes for Jitter Sensitivity Testing..........................................308",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 190 â Example of DDR5 Memory Interconnect...........................................................................315",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 191 â VRx_DQS..........................................................................................................................316",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 192 â VIX Definition (DQS)..........................................................................................................316",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 193 â Differential Input Slew Rate Definition for DQS_t, DQS_c.................................................317",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 194 â Example of DDR5 Memory Interconnect...........................................................................319",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 195 â VRx_DQ.............................................................................................................................320",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 196 â Example of Rx Stressed Test Setup in the Presence of ISI, Jitter and Crosstalk..............321",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 197 â Example of Rx Stressed Eye Height and Eye Width.........................................................321",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 198 â Timing Diagram for Connectivity Test (CT) Mode.............................................................324",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 199 â TEN Input Slew Rate Definition.........................................................................................325",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 200 â RESET_n Input Slew Rate Definition................................................................................326",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 201 â Output Drive, Chip In Drive Mode......................................................................................327",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 202 â Output Driver for Loopback Signals...................................................................................328",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 203 â Loopback Strobe to Data Relationship..............................................................................331",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 204 â Output Buffer Function.......................................................................................................332",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 205 â Output Driver.....................................................................................................................333",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 206 â Single-Ended Output Slew Rate Definition........................................................................335",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 207 â Differential Output Slew Rate Definition............................................................................336",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 26,
      "source": "text",
      "content": "Figure 208 â Example of DDR5 Memory Interconnect â Tx DQS Jitter..................................................337",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 27,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 27,
      "source": "text",
      "content": "Figure 209 â Example of DDR5 Memory Interconnect â Tx DQ Jitter....................................................341",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 27,
      "source": "text",
      "content": "Figure 210 â Example of DDR5 Memory Interconnect â Tx DQ Stressed Eye......................................345",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 27,
      "source": "text",
      "content": "Figure 211 â Read Burst Example for Pin DQx Depicting Bit 0 and 5 Relative to the DQS Edge",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 27,
      "source": "text",
      "content": "or 0 UI Skew...................................................................................................................345",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 27,
      "source": "text",
      "content": "Figure 212 â Read Burst Example for Pin DQx Depicting Bit 0 and 5 Relative to the DQS Edge",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 27,
      "source": "text",
      "content": "for 2 UI Skew with Read DQS Offset Timing set to 1 Clock (2UI)..................................345",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 27,
      "source": "text",
      "content": "Figure 213 â Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements....................381",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 27,
      "source": "text",
      "content": "Figure 214 â Correlation from Simulated Channel IO Power to Actual Channel IO Power",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 27,
      "source": "text",
      "content": "Supported by IDDQ Measurement.................................................................................381",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 27,
      "source": "text",
      "content": "Figure 215 â Reference Load for AC Timing and Output Slew Rate......................................................449",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 28,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 29,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 29,
      "source": "text",
      "content": "(From JEDEC Board Ballot JCB-20-21, formulated under the cognizance of the JC-42.3 Subcommittee on",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 29,
      "source": "text",
      "content": "This document defines the DDR5 SDRAM specification, including features, functionalities, AC and DC",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 29,
      "source": "text",
      "content": "characteristics, packages, and ball/signal assignments. The purpose of this Standard is to define the",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 29,
      "source": "text",
      "content": "minimum set of requirements for JEDEC compliant 8Gb through 32Gb for x4, x8, and x16 DDR5",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 29,
      "source": "text",
      "content": "SDRAM devices. This standard was created based on the DDR4 standards (JESD79-4) and some aspects",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 29,
      "source": "text",
      "content": "of the DDR, DDR2, DDR3 & LPDDR4 standards (JESD79, JESD79-2, JESD79-3 & JESD209-4).",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 29,
      "source": "text",
      "content": "1.1 JM7 Verbal Forms and Terms",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 29,
      "source": "text",
      "content": "JEDEC publication JM7 provides examples and directives for the use of verbal forms (e.g., âshallâ",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 29,
      "source": "text",
      "content": "compared with âshouldâ and âmayâ compared with âcanâ).â",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 29,
      "source": "text",
      "content": "This specification adheres to the verbal forms defined in JM7.01 July 2010 revision.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 29,
      "source": "text",
      "content": "1.2 Significance of light grey Text in this Document",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 29,
      "source": "text",
      "content": "All light grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 29,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 29,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 29,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 30,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 30,
      "source": "text",
      "content": "2 DDR5 SDRAM Package, Pinout Description and Addressing",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 30,
      "source": "text",
      "content": "2.1 DDR5 SDRAM Row for X4, X8",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 30,
      "source": "text",
      "content": "The DDR5 SDRAM x4/x8 component shall have 13 electrical rows of balls. Electrical is defined as rows",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 30,
      "source": "text",
      "content": "that contain signal ball or power/ground balls. There may be additional rows of inactive balls for",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 30,
      "source": "text",
      "content": "2.2 DDR5 SDRAM Ball Pitch",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 30,
      "source": "text",
      "content": "The DDR5 SDRAM component shall use a ball pitch of 0.8mm by 0.8mm.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 30,
      "source": "text",
      "content": "The number of depopulated columns is 3.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 30,
      "source": "text",
      "content": "2.3 DDR5 SDRAM Columns for X4, X8",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 30,
      "source": "text",
      "content": "The DDR5 SDRAM x4/x8 component shall have 6 electrical columns of balls in 2 sets of 3 columns.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 30,
      "source": "text",
      "content": "There shall be columns between the electrical columns where there are no balls populated. The number of",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 30,
      "source": "text",
      "content": "Electrical is defined as columns that contain signal ball or power/ground balls. There may be additional",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 30,
      "source": "text",
      "content": "columns of inactive balls for mechanical support.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 30,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 30,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 31,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 31,
      "source": "text",
      "content": "2.4 DDR5 SDRAM X4/8 Ballout using MO-210",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 31,
      "source": "text",
      "content": "Table1 provides the ballout for DDR5 SDRAM X4/8 using MO-210.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 31,
      "source": "text",
      "content": "Table 1 â DDR5 SDRAM X4/8 Ballout Using MO-210",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 31,
      "source": "text",
      "content": "A LBDQ VSS VPP ZQ VSS LBDQS A",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 31,
      "source": "text",
      "content": "B VDD VDDQ DQ2 DQ3 VDDQ VDD B",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 31,
      "source": "text",
      "content": "C VSS DQ0 DQS_t DQ1 VSS C",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 31,
      "source": "text",
      "content": "D VDDQ VSS DQS_c TDQS_c VSS VDDQ D",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 31,
      "source": "text",
      "content": "E VDD DQ4 DQ6 DQ7 DQ5 VDD E",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 31,
      "source": "text",
      "content": "F VSS VDDQ VSS VSS VDDQ VSS F",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 31,
      "source": "text",
      "content": "G CA_ODT MIR VDD CK_t VDDQ TEN G",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 31,
      "source": "text",
      "content": "H ALERT_n VSS CS_n CK_c VSS VDD H",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 31,
      "source": "text",
      "content": "J VDDQ CA4 CA0 CA1 CA5 VDDQ J",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 31,
      "source": "text",
      "content": "K VDD CA6 CA2 CA3 CA7 VDD K",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 31,
      "source": "text",
      "content": "L VDDQ VSS CA8 CA9 VSS VDDQ L",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 31,
      "source": "text",
      "content": "M CAI CA10 CA12 CA13 CA11 RESET_n M",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 31,
      "source": "text",
      "content": "N VDD VSS VDD VPP VSS VDD N",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 31,
      "source": "text",
      "content": "NOTE 1 DQ4-DQ7 are higher order DQ pins and are not connected for the x4 configuration.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 31,
      "source": "text",
      "content": "NOTE 2 TDQS_t is not valid for the x4 configuration",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 31,
      "source": "text",
      "content": "NOTE 3 TDQS_c is not available for the x4 configuration",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 31,
      "source": "text",
      "content": "NOTE 4 DM_n not valid for the x4 configuration",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 31,
      "source": "text",
      "content": "Figure1 provides the DDR5 Ball Assignments for the x4/8 component.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 31,
      "source": "text",
      "content": "MO-210-AL (x4/x8) MO-210-AN (x4/x8)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 31,
      "source": "text",
      "content": "1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 91011",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 31,
      "source": "text",
      "content": "NOTE 1 Additional columns and rows of inactive balls in MO-210 Terminal Pattern TBD(x4/x8) with support balls are for mechanical support",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 31,
      "source": "text",
      "content": "only, and should not be tied to either electrically high or low.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 31,
      "source": "text",
      "content": "NOTE 2 Some of the additional support balls can be selectively populated under the supplierâs discretion. Refer to supplierâs datasheet.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 31,
      "source": "text",
      "content": "Figure 1 â DDR5 Ball Assignments for the x4/8 component",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 32,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 32,
      "source": "text",
      "content": "2.5 DDR5 SDRAM X16 Ballout uSing MO-210",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 32,
      "source": "text",
      "content": "Table2 provides the DDR5 SDRAM X16 Ballout using MO-210.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 32,
      "source": "text",
      "content": "Table 2 â DDR5 SDRAM X16 Ballout Using MO-210",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 32,
      "source": "text",
      "content": "A LBDQ VSS VPP ZQ VSS LBDQS A",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 32,
      "source": "text",
      "content": "B VDD VDDQ DQU2 DQU3 VDDQ VDD B",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 32,
      "source": "text",
      "content": "C VSS DQU0 DQSU_t DMU_n DQU1 VSS C",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 32,
      "source": "text",
      "content": "D VDDQ VSS DQSU_c RFU VSS VDDQ D",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 32,
      "source": "text",
      "content": "E VDD DQU4 DQU6 DQU7 DQU5 VDD E",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 32,
      "source": "text",
      "content": "F VDD VDDQ DQL2 DQL3 VDDQ VDD F",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 32,
      "source": "text",
      "content": "G VSS DQL0 DQSL_t DML_n DQL1 VSS G",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 32,
      "source": "text",
      "content": "H VDDQ VSS DQSL_c RFU VSS VDDQ H",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 32,
      "source": "text",
      "content": "J VDD DQL4 DQL6 DQL7 DQL5 VDD J",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 32,
      "source": "text",
      "content": "K VSS VDDQ VSS VSS VDDQ VSS K",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 32,
      "source": "text",
      "content": "L CA_ODT MIR VDD CK_t VDDQ TEN L",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 32,
      "source": "text",
      "content": "M ALERT_n VSS CS_n CK_c VSS VDD M",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 32,
      "source": "text",
      "content": "N VDDQ CA4 CA0 CA1 CA5 VDDQ N",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 32,
      "source": "text",
      "content": "P VDD CA6 CA2 CA3 CA7 VDD P",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 32,
      "source": "text",
      "content": "R VDDQ VSS CA8 CA9 VSS VDDQ R",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 32,
      "source": "text",
      "content": "T CAI CA10 CA12 CA13 CA11 RESET_n T",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 32,
      "source": "text",
      "content": "U VDD VSS VDD VPP VSS VDD U",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 32,
      "source": "text",
      "content": "Figure2 provides the DDR5 Ball Assignments for the x16 component.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 32,
      "source": "text",
      "content": "MO-210-TBD (x16) with support balls",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 32,
      "source": "text",
      "content": "1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 91011",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 32,
      "source": "text",
      "content": "NOTE 1 Additional columns and rows of inactive balls in MO-210 Terminal Pattern TBD (x16) with support balls are for mechanical support",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 32,
      "source": "text",
      "content": "only, and should not be tied to either electrically high or low.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 32,
      "source": "text",
      "content": "NOTE 2 Some of the additional support balls can be selectively populated under the supplierâs discretion. Refer to supplierâs datasheet.",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 32,
      "source": "text",
      "content": "Figure 2 â DDR5 Ball Assignments for the x16 Component",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 33,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 33,
      "source": "text",
      "content": "2.6 Pinout Description",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 33,
      "source": "text",
      "content": "Table3 provides the pinout descriptions.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 33,
      "source": "text",
      "content": "Table 3 â Pinout Description",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 33,
      "source": "text",
      "content": "Symbol Type Function",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 33,
      "source": "text",
      "content": "Clock: CK_t and CK_c are differential clock inputs. All address and control input signals",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 33,
      "source": "text",
      "content": "are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 33,
      "source": "text",
      "content": "Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 33,
      "source": "text",
      "content": "for external Rank selection on systems with multiple Ranks. CS_n is considered part of",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 33,
      "source": "text",
      "content": "the command code. CS_n is also used to enter and exit the parts from power down",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 33,
      "source": "text",
      "content": "Input Data Mask: DM_n is an input mask signal for write data. Input data is masked when",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 33,
      "source": "text",
      "content": "DM_n is sampled LOW coincident with that input data during a Write access. DM_n is",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 33,
      "source": "text",
      "content": "sampled on both edges of DQS. For x8 device, the function of DM_n is enabled by",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 33,
      "source": "text",
      "content": "MR5:OP[5]=1. DM is not supported for x4 device.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 33,
      "source": "text",
      "content": "Command/Address Inputs: CA signals provide the command and address inputs",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 33,
      "source": "text",
      "content": "CA [13:0] Input according to the Command Truth Table. Note: Since some commands are multi-cycle,",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 33,
      "source": "text",
      "content": "the pins may not be interchanged between devices on the same bus.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 33,
      "source": "text",
      "content": "Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 33,
      "source": "text",
      "content": "RESET_n Input when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 33,
      "source": "text",
      "content": "a CMOS rail to rail signal with DC high and low at 80% and 20% of V ,",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 33,
      "source": "text",
      "content": "Data Input/Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 33,
      "source": "text",
      "content": "code is added at the end of Data Burst.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 33,
      "source": "text",
      "content": "Data Strobe: output with read data, input with write data. Edge-aligned with read data,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 33,
      "source": "text",
      "content": "centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7;",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 33,
      "source": "text",
      "content": "DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 33,
      "source": "text",
      "content": "DQSU_t, DQSU_c, Input / Output",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 33,
      "source": "text",
      "content": "DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively,",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 33,
      "source": "text",
      "content": "to provide differential pair signaling to the system during reads and writes. DDR5",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 33,
      "source": "text",
      "content": "SDRAM supports differential data strobe only and does not support single-ended.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 33,
      "source": "text",
      "content": "Termination Data Strobe: TDQS_t/TDQS_c is applicable for x8 DRAMs only. When",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 33,
      "source": "text",
      "content": "enabled via MR5:OP[4]=1, the DRAM shall enable the same termination resistance",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 33,
      "source": "text",
      "content": "function on TDQS_t/TDQS_c that is applied to DQS_t/DQS_c. When disabled via",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 33,
      "source": "text",
      "content": "TDQS_t, TDQS_c Output",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 33,
      "source": "text",
      "content": "MR5:OP[4]=0, DM_n/TDQS_t shall provide the data mask function depending on",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 33,
      "source": "text",
      "content": "MR5:OP[5]; TDQS_c is not used. x4/x16 DRAMs must disable the TDQS function via",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 33,
      "source": "text",
      "content": "Alert: If there is error in CRC, then Alert_n goes LOW for the period time interval and",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 33,
      "source": "text",
      "content": "goes back HIGH. During Connectivity Test mode, this pin works as input.",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 33,
      "source": "text",
      "content": "ALERT_n Input/Output",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 33,
      "source": "text",
      "content": "Using this signal or not is dependent on system. In case of not connected as Signal,",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 33,
      "source": "text",
      "content": "ALERT_n Pin must be bounded to V on board.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 33,
      "source": "text",
      "content": "Connectivity Test Mode Enable: Required on x4, x8 & x16 devices. HIGH in this pin shall",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 33,
      "source": "text",
      "content": "enable Connectivity Test Mode operation along with other pins. It is a CMOS rail to rail",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 33,
      "source": "text",
      "content": "TEN Input signal with AC high and low at 80% and 20% of V DDQ. Using this signal or not is",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 33,
      "source": "text",
      "content": "dependent on System. This pin may be DRAM internally pulled low through a weak pull-",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 33,
      "source": "text",
      "content": "down resistor to VSS.",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 33,
      "source": "text",
      "content": "Mirror: Used to inform SDRAM device that it is being configured for Mirrored mode vs.",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 33,
      "source": "text",
      "content": "Standard mode. With the MIR pin connected to VDDQ, the SDRAM internally swaps",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 33,
      "source": "text",
      "content": "even numbered CA with the next higher odd number CA. Normally the MIR pin must be",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 33,
      "source": "text",
      "content": "MIR Input tied to VSSQ if no CA mirror is required. Mirror pair examples: CA2 with CA3 (not CA1)",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 33,
      "source": "text",
      "content": "CA4 with CA5 (not CA3). Note that the CA[13] function is only relevant for certain",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 33,
      "source": "text",
      "content": "densities (including stacking) of DRAM component. In the case that CA[13] is not used,",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 33,
      "source": "text",
      "content": "its ball location, considering whether MIR is used or not, should be connected to VDDQ",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 33,
      "source": "text",
      "content": "Command & Address Inversion: With the CAI pin connected to VDDQ, DRAM internally",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 33,
      "source": "text",
      "content": "CAI Input inverts the logic level present on all the CA signals. Normally the CAI pin must be",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 33,
      "source": "text",
      "content": "connected to VSSQ if no CA inversion is required.",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 33,
      "source": "text",
      "content": "ODT for Command and Address. Apply Group A settings if the pin is connected to VSS",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 33,
      "source": "text",
      "content": "and apply Group B settings if the pin is connected to V .",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 33,
      "source": "text",
      "content": "Loopback Data Output: The output of this device on the Loopback Output Select defined",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 33,
      "source": "text",
      "content": "in MR53:OP[4:0]. When Loopback is enabled, it is in driver mode using the default RON",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 33,
      "source": "text",
      "content": "described in the Loopback Function section. When Loopback is disabled, the pin is either",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 33,
      "source": "text",
      "content": "terminated or HiZ based on MR36:OP[2:0].",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 34,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 34,
      "source": "text",
      "content": "Table 3 â Pinout Description (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 34,
      "source": "text",
      "content": "Symbol Type Function",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 34,
      "source": "text",
      "content": "Loopback Data Strobe: This is a single ended strobe with the Rising edge-aligned with",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 34,
      "source": "text",
      "content": "Loopback data edge, falling edge aligned with data center. When Loopback is enabled, it",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 34,
      "source": "text",
      "content": "is in driver mode using the default RON described in the Loopback Function section.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 34,
      "source": "text",
      "content": "When Loopback is disabled, the pin is either terminated or HiZ based on MR36:OP[2:0].",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 34,
      "source": "text",
      "content": "RFU Input/Output Reserved for future use",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 34,
      "source": "text",
      "content": "NC No Connect: No internal electrical connection is present.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 34,
      "source": "text",
      "content": "VDDQ Supply DQ Power Supply: 1.1 V",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 34,
      "source": "text",
      "content": "VSSQ Supply DQ Ground",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 34,
      "source": "text",
      "content": "VDD Supply Power Supply: 1.1 V",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 34,
      "source": "text",
      "content": "VPP Supply DRAM Activating Power Supply: 1.8V",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 34,
      "source": "text",
      "content": "ZQ Supply Reference Pin for ZQ calibration",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 34,
      "source": "text",
      "content": "2.7 DDR5 SDRAM Addressing",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 34,
      "source": "text",
      "content": "Tables 4-8 provide the addressing for 8, 16, 24, 32, and 65 Gb.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 34,
      "source": "text",
      "content": "Table 4 â 8 Gb Addressing Table",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 34,
      "source": "text",
      "content": "Configuration 2 Gb x4 1 Gb x8 512 Mb x16",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 34,
      "source": "text",
      "content": "BG Address BG0~BG2 BG0~BG2 BG0~BG1",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 34,
      "source": "text",
      "content": "Bank Address in a BG BA0 BA0 BA0",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 34,
      "source": "text",
      "content": "# BG / # Banks per BG / # Banks 8 / 2 / 16 8 / 2 / 16 4 / 2 / 8",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 34,
      "source": "text",
      "content": "Row Address R0~R15 R0~R15 R0~R15",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 34,
      "source": "text",
      "content": "Column Address C0~C10 C0~C9 C0~C9",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 34,
      "source": "text",
      "content": "Page size 1KB 1KB 2KB",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 34,
      "source": "text",
      "content": "Chip IDs / Maximum Stack Height CID0~3 / 16H CID0~3 / 16H CID0~3 / 16H",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 34,
      "source": "text",
      "content": "Table 5 â 16 Gb Addressing Table",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 34,
      "source": "text",
      "content": "Configuration 4 Gb x4 2 Gb x8 1 Gb x16",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 34,
      "source": "text",
      "content": "BG Address BG0~BG2 BG0~BG2 BG0~BG1",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 34,
      "source": "text",
      "content": "Bank Address in a BG BA0~BA1 BA0~BA1 BA0~BA1",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 34,
      "source": "text",
      "content": "# BG / # Banks per BG / # Banks 8 / 4 / 32 8 / 4 / 32 4 / 4 / 16",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 34,
      "source": "text",
      "content": "Row Address R0~R15 R0~R15 R0~R15",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 34,
      "source": "text",
      "content": "Column Address C0~C10 C0~C9 C0~C9",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 34,
      "source": "text",
      "content": "Page size 1KB 1KB 2KB",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 34,
      "source": "text",
      "content": "Chip IDs / Maximum Stack Height CID0~3 / 16H CID0~3 / 16H CID0~3 / 16H",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 34,
      "source": "text",
      "content": "Table 6 â 24 Gb Addressing Table",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 34,
      "source": "text",
      "content": "Configuration 6 Gb x4 3 Gb x8 1.5 Gb x16",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 34,
      "source": "text",
      "content": "BG Address BG0~BG2 BG0~BG2 BG0~BG1",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 34,
      "source": "text",
      "content": "Bank Address in a BG BA0~BA1 BA0~BA1 BA0~BA1",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 34,
      "source": "text",
      "content": "# BG / # Banks per BG / # Banks 8 / 4 / 32 8 / 4 / 32 4 / 4 / 16",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 34,
      "source": "text",
      "content": "Row Address R0~R16 R0~ R16 R0~R16",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 34,
      "source": "text",
      "content": "Column Address C0~C10 C0~C9 C0~C9",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 34,
      "source": "text",
      "content": "Page size 1KB 1KB 2KB",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 34,
      "source": "text",
      "content": "Chip IDs / Maximum Stack Height CID0~3 / 16H CID0~3 / 16H CID0~3 / 16H",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 34,
      "source": "text",
      "content": "NOTE Row address R[16:15] of 00b, 01b, and 10b are valid. Row address R[16:15] of 11b is invalid.",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 35,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 35,
      "source": "text",
      "content": "2.7 DDR5 SDRAM Addressing (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 35,
      "source": "text",
      "content": "Table 7 â 32 Gb Addressing Table",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 35,
      "source": "text",
      "content": "Configuration 8 Gb x4 4 Gb x8 2 Gb x16",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 35,
      "source": "text",
      "content": "BG Address BG0~BG2 BG0~BG2 BG0~BG1",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 35,
      "source": "text",
      "content": "Bank Address in a BG BA0~BA1 BA0~BA1 BA0~BA1",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 35,
      "source": "text",
      "content": "# BG / # Banks per BG / # Banks 8 / 4 / 32 8 / 4 / 32 4 / 4 / 16",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 35,
      "source": "text",
      "content": "Row Address R0~R16 R0~R16 R0~R16",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 35,
      "source": "text",
      "content": "Column Address C0~C10 C0~C9 C0~C9",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 35,
      "source": "text",
      "content": "Page size 1KB 1KB 2KB",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 35,
      "source": "text",
      "content": "Chip IDs / Maximum Stack Height CID0~3 / 16H CID0~3 / 16H CID0~3 / 16H",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 35,
      "source": "text",
      "content": "Table 8 â 64 Gb Addressing Table",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 35,
      "source": "text",
      "content": "Configuration 16 Gb x4 8 Gb x8 4 Gb x16",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 35,
      "source": "text",
      "content": "BG Address BG0~BG2 BG0~BG2 BG0~BG1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 35,
      "source": "text",
      "content": "Bank Address in a BG BA0~BA1 BA0~BA1 BA0~BA1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 35,
      "source": "text",
      "content": "# BG / # Banks per BG / # Banks 8 / 4 / 32 8 / 4 / 32 4 / 4 / 16",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 35,
      "source": "text",
      "content": "Row Address R0~R17 R0~R17 R0~R17",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 35,
      "source": "text",
      "content": "Column Address C0~C10 C0~C9 C0~C9",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 35,
      "source": "text",
      "content": "Page size 1KB 1KB 2KB",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 35,
      "source": "text",
      "content": "Chip IDs / Maximum Stack Height CID0~2 / 8H CID0~2 / 8H CID0~2 / 8H",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 36,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 36,
      "source": "text",
      "content": "3 Functional Description",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 36,
      "source": "text",
      "content": "3.1 Simplified State Diagram",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 36,
      "source": "text",
      "content": "VPP+VDD+VDDDDQQ RESET_n MMMaximum",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 36,
      "source": "text",
      "content": "PowerOn RESET_n Reset ing Mode VreeffCCAA",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 36,
      "source": "text",
      "content": "TEN REFabb,REFsb MRWW++MPSM=0",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 36,
      "source": "text",
      "content": "NOP+NOP++NNOOP Training",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 36,
      "source": "text",
      "content": "Write MMCCPP++CCSTMExit",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 36,
      "source": "text",
      "content": "Leveling MMRRW+WLInit=1,MRW+WLTraining=1",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 36,
      "source": "text",
      "content": "MRW+WLInit=0,,MRW+WLTrainingg=0 CS_n+CS_n CA",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 36,
      "source": "text",
      "content": "Pre- PPDDXX MCP+PDAEnnuummEExit",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 36,
      "source": "text",
      "content": "P Do ow we nr MMCP+PDAEEnnuumEnterr MMRRWW",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 36,
      "source": "text",
      "content": "MMRRRR MCP+ZZQQSSttaart CalZ ibQ ra-",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 36,
      "source": "text",
      "content": "MCP+PDAEnummID Enumera- Mode Mode",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 36,
      "source": "text",
      "content": "(cid:415)on Register Register",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 36,
      "source": "text",
      "content": "Ac(cid:415)va(cid:415)ng ZQ",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 36,
      "source": "text",
      "content": "Down MCP+ZQQSSttaarrtt",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 36,
      "source": "text",
      "content": "Awai(cid:415)ng Awai(cid:415)ng",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 36,
      "source": "text",
      "content": "Dummy WWRR++BBLL3322 BankAc(cid:415)ve RRDD++BBLL3322 Dummy",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 36,
      "source": "text",
      "content": "WR+BBL32 WRR,,WWRP RRDD RDD++BL32",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 36,
      "source": "text",
      "content": "WR+APP+BL32 RD+AP+BBL32 RD++BBL32",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 36,
      "source": "text",
      "content": "RD+AAPP WWRR++BBLL3322",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 36,
      "source": "text",
      "content": "Wri(cid:415)ng RD Reading",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 36,
      "source": "text",
      "content": "WR+AAPP,WWRRP+AP RRDD+AP",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 36,
      "source": "text",
      "content": "Wri(cid:415)ng PREab,PRREsb,PREpb Reading",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 36,
      "source": "text",
      "content": "PREabb,PPREsb,PREpb PREab,PREssbb,PREpb",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 36,
      "source": "text",
      "content": "Automa(cid:415)cSequence",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 36,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 36,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 37,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 37,
      "source": "text",
      "content": "3.2 Basic Functionality",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 37,
      "source": "text",
      "content": "The DDR5 SDRAM is a high-speed dynamic random-access memory. To ease transition from DDR4 to",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 37,
      "source": "text",
      "content": "DDR5, the introductory density (8Gb) shall be internally configured as 16-bank, 8 bank group with 2",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 37,
      "source": "text",
      "content": "banks for each bank group for x4/x8 and 8-bank, 4 bank group with 2 banks for each bankgroup for x16",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 37,
      "source": "text",
      "content": "DRAM. When the industry transitions to higher densities (=>16Gb), it doubles the bank resources and",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 37,
      "source": "text",
      "content": "internally be configured as 32-bank, 8 bank group with 4 banks for each bank group for x4/x8 and 16-bank,",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 37,
      "source": "text",
      "content": "4 bank group with 4 banks for each bankgroup for x16 DRAM.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 37,
      "source": "text",
      "content": "The DDR5 SDRAM uses a 16n prefetch architecture to achieve high-speed operation. The 16n prefetch",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 37,
      "source": "text",
      "content": "architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 37,
      "source": "text",
      "content": "pins. A single read or write operation for the DDR5 SDRAM consists of a single 16n-bit wide, eight clock",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 37,
      "source": "text",
      "content": "data transfer at the internal DRAM core and sixteen corresponding n-bit wide, one-half clock cycle data",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 37,
      "source": "text",
      "content": "transfers at the I/O pins.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 37,
      "source": "text",
      "content": "Read and write operation to the DDR5 SDRAM are burst oriented, start at a selected location, and continue",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 37,
      "source": "text",
      "content": "for a burst length of sixteen or a âchoppedâ burst of eight in a programmed sequence. Operation begins",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 37,
      "source": "text",
      "content": "with the registration of an ACTIVATE Command, which is then followed by a Read or Write command.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 37,
      "source": "text",
      "content": "The address bits registered with the ACTIVATE Command are used to select the bank and row to be",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 37,
      "source": "text",
      "content": "activated (i.e., in a 16Gb part, BG0-BG2 in a x4/8 and BG0-BG1 in x16 select the bankgroup; BA0-BA1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 37,
      "source": "text",
      "content": "select the bank; R0-R17 select the row; refer to Section2.7 for specific requirements). The address bits",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 37,
      "source": "text",
      "content": "registered with the Read or Write command are used to select the starting column location for the burst",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 37,
      "source": "text",
      "content": "operation, determine if the auto precharge command is to be issued (CA10=L), and select BC8 on-the-fly",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 37,
      "source": "text",
      "content": "(OTF), fixed BL16, fixed BL32 (optional), or BL32 OTF (optional) mode if enabled in the mode register.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 37,
      "source": "text",
      "content": "Prior to normal operation, the DDR5 SDRAM must be powered up and initialized in a predefined manner.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 37,
      "source": "text",
      "content": "The following sections provide detailed information covering device reset and initialization, register",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 37,
      "source": "text",
      "content": "definition, command descriptions, and device operation.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 37,
      "source": "text",
      "content": "3.3 RESET and Initialization Procedure",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 37,
      "source": "text",
      "content": "For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 37,
      "source": "text",
      "content": "values for the following MR settings need to be defined. See Table9.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 37,
      "source": "text",
      "content": "Table 9 â MR Default Settings",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 37,
      "source": "text",
      "content": "Item Mode Register Default Setting Description",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 37,
      "source": "text",
      "content": "Burst Length MR0 OP[1:0] 00 B BL16",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 37,
      "source": "text",
      "content": "Read Latency MR0 OP[6:2] 00010 B RL(CL) = 26 @3200",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 37,
      "source": "text",
      "content": "Write Latency n/a WL=RL-2 (CWL=CL-2) Fixed based on RL (CL)",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 37,
      "source": "text",
      "content": "Write Recovery (tWR) MR6 OP[3:0] 0000 B WR = 48nCK @3200 or 30ns",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 37,
      "source": "text",
      "content": "Delay (tRTP) MR6 OP[7:4] 0000 B tRTP=12nCK @3200 or 7.5ns",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 37,
      "source": "text",
      "content": "VrefDQ Value MR10 0010 1101 B VREF(DQ) Range: 75% of V DDQ",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 37,
      "source": "text",
      "content": "VrefCA Value MR11 0010 1101 B VREF(CA) Range: 75% of V DDQ",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 37,
      "source": "text",
      "content": "VrefCS Value MR12 0010 1101B VREF(CS) Range: 75% of VDDQ",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 37,
      "source": "text",
      "content": "Post Package Repair MR23 OP[1:0] 00B hPPR & sPPR Disabled",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 37,
      "source": "text",
      "content": "Group A= RTT_OFF=000B",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 37,
      "source": "text",
      "content": "CK ODT MR32 OP[2:0] CK ODT is based on strap value",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 37,
      "source": "text",
      "content": "Group B= 40 Ohms=111B",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 37,
      "source": "text",
      "content": "Group A= RTT_OFF=000B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 37,
      "source": "text",
      "content": "CS ODT MR32 OP[5:3] CS ODT is based on strap value",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 37,
      "source": "text",
      "content": "Group B= 40 Ohms=111B",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 37,
      "source": "text",
      "content": "Group A= RTT_OFF=000B",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 37,
      "source": "text",
      "content": "CA ODT MR33 OP[2:0] CA ODT is based on strap value",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 37,
      "source": "text",
      "content": "Group B= 80 Ohms=100B",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 38,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 38,
      "source": "text",
      "content": "Table 9 â MR Default Settings (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 38,
      "source": "text",
      "content": "Item Mode Register Default Setting Description",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 38,
      "source": "text",
      "content": "DQS_RTT_PARK MR33 OP[5:3] 000B RTT OFF",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 38,
      "source": "text",
      "content": "RTT_PARK MR34 OP[2:0] 000B RTT OFF",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 38,
      "source": "text",
      "content": "RTT_WR MR34 OP[5:3] 001B 240 Ohm",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 38,
      "source": "text",
      "content": "RTT_NOM_WR MR35 OP[2:0] 011B 80 Ohm",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 38,
      "source": "text",
      "content": "RTT_NOM_RD MR35 OP[5:3] 011B 80 Ohm",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 38,
      "source": "text",
      "content": "RTT Loopback MR36 OP[2:0] 000B RTT OFF",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 38,
      "source": "text",
      "content": "3.3.1 Power-up Initialization Sequence",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 38,
      "source": "text",
      "content": "The following sequence shall be used to power up the DDR5 device. Unless specified otherwise, these",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 38,
      "source": "text",
      "content": "steps are mandatory. Power supply voltage ramp requirements are provided in Table10. Figure3 provides",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 38,
      "source": "text",
      "content": "the RESET_n and Initialization Sequence at Power-on Ramping. Table11 provides the initialization",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 38,
      "source": "text",
      "content": "1 While applying power (after T ), RESET_n is recommended to be LOW (â¤0.2 x VDDQ) and all other inputs may",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 38,
      "source": "text",
      "content": "be undefined. The device outputs remain disabled while RESET_n is held LOW. VPP must ramp at the same time",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 38,
      "source": "text",
      "content": "or earlier than VDD.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 38,
      "source": "text",
      "content": "Table 10 â Voltage Ramp Conditions",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 38,
      "source": "text",
      "content": "After Application Conditions",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 38,
      "source": "text",
      "content": "Ta is reached VPP must be greater than VDD - TBD mV",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 38,
      "source": "text",
      "content": "NOTE 1 T is the point when any power supply first reaches 300mV",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 38,
      "source": "text",
      "content": "NOTE 2 Voltage ramp conditions in Table9 apply between (T ) and Power-",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 38,
      "source": "text",
      "content": "off (controlled or uncontrolled).",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 38,
      "source": "text",
      "content": "NOTE 3 T is the point at which all supply and reference voltages are within",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 38,
      "source": "text",
      "content": "their defined ranges.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 38,
      "source": "text",
      "content": "NOTE 4 Power ramp duration (T -T ) must not exceed tINIT0.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 38,
      "source": "text",
      "content": "2 Following the completion of the voltage ramp (T ), RESET_n must be maintained LOW. DQ, DQS_t, DQS_c,",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 38,
      "source": "text",
      "content": "voltage levels must be between VSSQ and VDDQ to avoid latch-up. CS_n, CK_t, CK_c and CA input levels must",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 38,
      "source": "text",
      "content": "be between VSS and VDDQ to avoid latch-up.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 38,
      "source": "text",
      "content": "3 Beginning at T , RESET_n must be maintained LOW for a minimum of tINIT1 (T to T ), after which RESET_n",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 38,
      "source": "text",
      "content": "may be deasserted to HIGH (T ). At least tINIT2 before RESET_n de-assertion, CS_n is required to be set LOW.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 38,
      "source": "text",
      "content": "All other input signals are âDonât Careâ. The DRAM shall support the ability for RESET_n to be held",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 39,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 39,
      "source": "text",
      "content": "3.3.1 Power-up Initialization Sequence (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 39,
      "source": "text",
      "content": "ta tb tc td te tf tg th ti tj tk tZ",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 39,
      "source": "text",
      "content": "Power Ramp Reset Initialization C OS D TC M AsO yS nc R Oe ngistration & Configuration",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 39,
      "source": "text",
      "content": "tINIT0 tINIT1 tINIT3 tINIT4 tINIT5 tXPR tMRD tZQCAL tZQLAT",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 39,
      "source": "text",
      "content": "Note 3 Note 3 Note 3 Note 3 Note 3 Note 3 Note 3",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 39,
      "source": "text",
      "content": "CMD NOP DM LP LC Reset ZM QP CC AL Start ZM QP CC AL Latch TM ro ad ine in R ge Og. p o er r . TM ro ad ine in R ge Og. p o er r . VALID",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 39,
      "source": "text",
      "content": "CS ODT CS_RTT_OFF trans STRAP or MR ODT STATE",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 39,
      "source": "text",
      "content": "CA ODT CA_RTT_OFF trans STRAP or MR ODT STATE",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 39,
      "source": "text",
      "content": "CK ODT CK_RTT_OFF trans STRAP or MR ODT STATE",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 39,
      "source": "text",
      "content": "DQS ODT DQS_RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 39,
      "source": "text",
      "content": "DQ ODT DQ_RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 39,
      "source": "text",
      "content": "NOTE 1 From time point (T ) until (T ), the command bus must be held high.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 39,
      "source": "text",
      "content": "NOTE 2 From time point (T ) until (T ), NOP commands must be applied on the command bus.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 39,
      "source": "text",
      "content": "NOTE 3 From time point (T ) until (T ), DES commands must be applied between legal commands (MRR/MRW/MPC & VREFCA).",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 39,
      "source": "text",
      "content": "NOTE 4 MRW Commands must be issued to all Mode Registers that require defined settings.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 39,
      "source": "text",
      "content": "NOTE 5 Default ODT tolerances are wider prior to ZQ calibration.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 39,
      "source": "text",
      "content": "NOTE 6 Prior to ZQcal completion (T ), MPC commands shall be multi-cycle as described in the MPC command Timings section.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 39,
      "source": "text",
      "content": "Figure 3 â RESET_n and Initialization Sequence at Power-on Ramping",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 39,
      "source": "text",
      "content": "4 After RESET_n is de-asserted (T ), wait at least tINIT3 before driving CS_n high.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 39,
      "source": "text",
      "content": "5 After setting CS_n high (T ), wait a minimum of tINIT4 to allow the DRAM CMOS based receiver to register the",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 39,
      "source": "text",
      "content": "exit and allow the CS_n, CK, CA, DQ and DQS ODT to go to the defined strap or MRS state (T ). Clock (CK_t,",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 39,
      "source": "text",
      "content": "CK_c) is required to be started and stabilized for tCKSRX before exit of tINIT4 (T ). Upon the completion of T ,",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 39,
      "source": "text",
      "content": "all ODT states (CA, CS_n, CK, DQ and DQS ODT) should be valid and the DRAMâs CS_n receiver should no",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 39,
      "source": "text",
      "content": "longer be in its CMOS based mode. ODT termination states will be uncalibrated until completion of ZQcal at (T )",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 39,
      "source": "text",
      "content": "6 Upon T , NOP commands must be issued for a minimum of tINIT5 to conclude exit of initialization process and",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 39,
      "source": "text",
      "content": "start tXPR timer at (T ). The system must wait at least tXPR before issuing any legal configuration commands",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 39,
      "source": "text",
      "content": "(T ). During configuration, only MRR, MRW, MPC and VREFCA commands are legal.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 39,
      "source": "text",
      "content": "7 Between (T to T ), the following initial configuration modes must be completed prior to other training modes:",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 39,
      "source": "text",
      "content": "- MPC for setting MR13 (tCCD/tDLLK) must be issued before the MPC command to reset the DLL.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 39,
      "source": "text",
      "content": "- MPC to execute DLL RESET must be issued before ZQCal Start",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 39,
      "source": "text",
      "content": "- MPC to execute ZQCal Start and ZQCal Latch must be issued before any other training modes such as CS",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 39,
      "source": "text",
      "content": "8 Between (T to T ), any number of legal configuration commands are allowed. Training based commands are",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 39,
      "source": "text",
      "content": "optional and may be done at the system architectâs discretion and may vary depending on the systems, though",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 39,
      "source": "text",
      "content": "proper setting of certain registers, such as those related to Write Leveling Training, is required.",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 39,
      "source": "text",
      "content": "9 After (T ), and the completion of any training or calibration timing parameters (i.e., tZQLAT is satisfied), the",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 39,
      "source": "text",
      "content": "DDR5 device is ready for normal operation and is able to accept any valid command. Any additional mode",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 39,
      "source": "text",
      "content": "registers that have not previously been set up for normal operation should be written at this time.",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 40,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 40,
      "source": "text",
      "content": "3.3.1 Power-up Initialization Sequence (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 40,
      "source": "text",
      "content": "Table 11 â Initialization Timing Parameters",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 40,
      "source": "text",
      "content": "Parameter Symbol Units Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 40,
      "source": "text",
      "content": "Maximum voltage-ramp time tINIT0 - 20 ms",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 40,
      "source": "text",
      "content": "Minimum RESET_n LOW time after completion of voltage",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 40,
      "source": "text",
      "content": "Minimum CS_n LOW time before RESET_n HIGH tINIT2 10 - ns",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 40,
      "source": "text",
      "content": "Minimum CS_n LOW time after RESET_n HIGH tINIT3 4 - ms",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 40,
      "source": "text",
      "content": "Minimum time for DRAM to register EXIT on CS_n with",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 40,
      "source": "text",
      "content": "Minimum cycles required after CS_n HIGH tINIT5 3 - nCK 1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 40,
      "source": "text",
      "content": "Minimum time from Exit Reset to first valid Configuration",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 40,
      "source": "text",
      "content": "Minimum stable clock time tCKSRX",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 40,
      "source": "text",
      "content": "NOTE 1 Min number of NOP commands issued after CS_n High (tINIT4)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 40,
      "source": "text",
      "content": "3.3.2 Reset Initialization with Stable Power",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 40,
      "source": "text",
      "content": "The following sequence is required for RESET at no power interruption initialization as shown in Figure4",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 40,
      "source": "text",
      "content": "1 Assert RESET_n below 0.2 x VDDQ anytime when reset is needed. RESET_n needs to be maintained for a",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 40,
      "source": "text",
      "content": "minimum of tPW_RESET. CS_n must be pulled LOW at least tINIT2 before de-asserting RESET_n.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 40,
      "source": "text",
      "content": "2 Repeat steps 4 to 9 in Section3.3.1",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 40,
      "source": "text",
      "content": "ta tb tc td te tf tg th ti tj tk tZ",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 40,
      "source": "text",
      "content": "CK_t Reset Initialization C OS D TC M AsO yS nc R Oe ngistration & Configuration",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 40,
      "source": "text",
      "content": "tPW_RESET tINIT3 tINIT4 tINIT5 tXPR tMRD tZQCAL tZQLAT",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 40,
      "source": "text",
      "content": "Note 1 Note 1 Note 1 Note 1 Note 1 Note 1 Note 1",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 40,
      "source": "text",
      "content": "CMD NOP DM LP LC Reset ZM QP CC AL Start ZM QP CC AL Latch TM ro ad ine in R ge Og. p o er r . TM ro ad ine in R ge Og. p o er r . VALID",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 40,
      "source": "text",
      "content": "CS ODT trans CS_RTT_OFF trans STRAP or MR ODT STATE",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 40,
      "source": "text",
      "content": "CA ODT trans CA_RTT_OFF trans STRAP or MR ODT STATE",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 40,
      "source": "text",
      "content": "CK ODT trans CK_RTT_OFF trans STRAP or MR ODT STATE",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 40,
      "source": "text",
      "content": "DQS ODT trans DQS_RTT_OFFtrans MR ODT STATE",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 40,
      "source": "text",
      "content": "DQ ODT trans DQ_RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 40,
      "source": "text",
      "content": "NOTE 1 From time point (T ) until (T ), the command bus must be held high.",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 40,
      "source": "text",
      "content": "NOTE 2 From time point (T ) until (T ), NOP commands must be applied on the command bus.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 40,
      "source": "text",
      "content": "NOTE 3 From time point (T ) until (T ), DES commands must be applied between legal commands (MRR/MRW/MPC & VREFCA).",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 40,
      "source": "text",
      "content": "NOTE 4 MRW Commands must be issued to all Mode Registers that require defined settings.",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 40,
      "source": "text",
      "content": "Figure 4 â Reset Procedure at Power Stable",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 41,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 41,
      "source": "text",
      "content": "3.3.2 Reset Initialization with Stable Power (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 41,
      "source": "text",
      "content": "Table 12 â Reset Timing Parameters",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 41,
      "source": "text",
      "content": "Parameter Symbol Units Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 41,
      "source": "text",
      "content": "Minimum RESET_n low time for Reset Initialization with",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 41,
      "source": "text",
      "content": "Maximum time after RESET_n assertion to ODT off tRST_ADC - 50 nS",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 41,
      "source": "text",
      "content": "3.3.3 Input Voltage Power-up and Power-Down Sequence",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 41,
      "source": "text",
      "content": "Figure5 provides the requirements for the voltage ramp control. Table13 provides the input voltage slew",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 41,
      "source": "text",
      "content": "Rail to Rail Requirements",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 41,
      "source": "text",
      "content": "VPP_Ramp_Up_SR VPP_Ramp_Down_SR",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 41,
      "source": "text",
      "content": "VPP must be equal or greater than VDDQ always",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 41,
      "source": "text",
      "content": "During ramp up and ramp down [VDDQ-VDD] must =<200m V",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 41,
      "source": "text",
      "content": "VDDQ_Ramp_Up_SR VDDQ_Ramp_Down_SR",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 41,
      "source": "text",
      "content": "VDD_Ramp_Up_SR VDD_Ramp_Down_SR",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 41,
      "source": "text",
      "content": "Figure 5 â Requirement for Voltage Ramp Control",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 41,
      "source": "text",
      "content": "Table 13 â Input Voltage Slew Rates",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 41,
      "source": "text",
      "content": "Description Symbol Min Max Units Notes",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 41,
      "source": "text",
      "content": "VPP_Ramp_Up_SR 0.2 5 V/ms",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 41,
      "source": "text",
      "content": "VPP_Ramp_Down_SR 0.1 4.5 V/ms",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 41,
      "source": "text",
      "content": "VDD_Ramp_Up_SR 0.1 4.5 V/ms",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 41,
      "source": "text",
      "content": "VDD_Ramp_Down_SR 0.1 4.5 V/ms",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 41,
      "source": "text",
      "content": "VDDQ_Ramp_Up_SR 0.1 4.5 V/ms",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 41,
      "source": "text",
      "content": "VDDQ_Ramp_Down_SR 0.1 4.5 V/ms",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 41,
      "source": "text",
      "content": "NOTE 1 Both VDD and VPP supply measurements made between 10% & 90% nominal voltage",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 41,
      "source": "text",
      "content": "NOTE 2 MHz bandwidth limited measurement",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 41,
      "source": "text",
      "content": "NOTE 3 VPP must be equal to or greater than VDD/VDDQ at all times.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 41,
      "source": "text",
      "content": "NOTE 4 During ramp up and ramp down [VDDQ-VDD] must be equal or less than 200mV.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 41,
      "source": "text",
      "content": "NOTE 5 After tINIT0, all supplies must be within their specified tolerance, as defined in the DC Operating Tables.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 41,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 41,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 42,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 42,
      "source": "text",
      "content": "3.4 Mode Register Definition",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 42,
      "source": "text",
      "content": "3.4.1 Mode Register Read (MRR)",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 42,
      "source": "text",
      "content": "The Mode Register Read (MRR) command is used to read configuration and status data from the DDR5-",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 42,
      "source": "text",
      "content": "SDRAM registers. The MRR command is initiated with CS_n and CA[13:0] in the proper state as defined",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 42,
      "source": "text",
      "content": "by the Command Truth Table. The mode register address operands (MA[7:0]) allow the user to select one",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 42,
      "source": "text",
      "content": "of 256 registers. The mode register contents are available on the second 8 UIâs of the burst and are repeated",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 42,
      "source": "text",
      "content": "across all DQâs after the RL following the MRR command. To avoid a potentially worst-case pattern, every",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 42,
      "source": "text",
      "content": "odd DQ bit (represented with !) shall have its contents inverted. Data in the burst (BL0-7) shall be either",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 42,
      "source": "text",
      "content": "â0â or â1â, with â1â indicating that the content of the later UIâs (BL8-15) are inverted.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 42,
      "source": "text",
      "content": "DQS is toggled for the duration of the MRR burst. The MRR has a command burst length 16. MRR",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 42,
      "source": "text",
      "content": "termination control and ODT timings are the same as for the READ command. The MRR operation must",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 42,
      "source": "text",
      "content": "not be interrupted. Non-Target ODT encoding is available for MRR, just like a normal READ. NT ODT",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 42,
      "source": "text",
      "content": "MRR termination control and ODT timings are the same as for the READ NT command.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 42,
      "source": "text",
      "content": "In the case that CRC is enabled, MRRâs output will come with BL18 (BL16 plus 2 CRC-bit), but the host",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 42,
      "source": "text",
      "content": "has the option to consider the 17th and 18th bits âdonât careâ for MRR handling. Regardless on if the host",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 42,
      "source": "text",
      "content": "uses the 17th and 18th bits, while CRC is enabled, the strobe needs to toggle for BL18.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 42,
      "source": "text",
      "content": "Figure6 provides mode register read timing. Tables 14 through 19 provide through DQ output mapping for",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 42,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 tb tb+1 tb+2 tb+3 tc tc+1 tc+2 tc+3 tc+4 td td+1 td+2 td+3 td+4 td+5",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 42,
      "source": "text",
      "content": "CA[13:0] MRA VALID MRA VALID VALIDVALID MRA VALID VALID",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 42,
      "source": "text",
      "content": "CMD MRR DESDESDESDES MRR DESDESDESDESDES VALID DESDES MRR DESDESDESVALIDDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 42,
      "source": "text",
      "content": "DON'T CARE TIME BREAK",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 42,
      "source": "text",
      "content": "Figure 6 â Mode Register Read Timing",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 42,
      "source": "text",
      "content": "Table 14 â DQ Output Mapping for x4 Device",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 42,
      "source": "text",
      "content": "BL 0-7 8 9 10 11 12 13 14 15",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 42,
      "source": "text",
      "content": "DQ0 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 42,
      "source": "text",
      "content": "DQ1 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 42,
      "source": "text",
      "content": "DQ2 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 42,
      "source": "text",
      "content": "DQ3 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 42,
      "source": "text",
      "content": "NOTE The read pre-amble and post-amble of MRR are same as normal read.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 43,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 43,
      "source": "text",
      "content": "3.4.1 Mode Register Read (MRR) (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 43,
      "source": "text",
      "content": "Table 15 â DQ Output Mapping for x8 Device",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 43,
      "source": "text",
      "content": "BL 0-7 8 9 10 11 12 13 14 15",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ0 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ1 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ2 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ3 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ4 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ5 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ6 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ7 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 43,
      "source": "text",
      "content": "NOTE The read pre-amble and post-amble of MRR are same as normal read.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 43,
      "source": "text",
      "content": "Table 16 â DQ Output Mapping for x16 Device (OSC Count - MR46 & MR47 Only)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 43,
      "source": "text",
      "content": "BL 0-7 8 9 10 11 12 13 14 15",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ0 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ1 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ2 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ3 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ4 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ5 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ6 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ7 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ8 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ9 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ10 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ11 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ12 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ13 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ14 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ15 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 43,
      "source": "text",
      "content": "NOTE 1 The read pre-amble and post-amble of MRR are same as normal read.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 43,
      "source": "text",
      "content": "NOTE 2 Output map excludes per bit DFE, DCA and VrefDQ mode registers (MR103 through MR255)",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 43,
      "source": "text",
      "content": "Table 17 â DQ Output Mapping for x16 Device (DFE Registers Excluded)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 43,
      "source": "text",
      "content": "BL 0-7 8 9 10 11 12 13 14 15",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ0 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ1 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ2 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ3 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ4 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ5 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ6 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 43,
      "source": "text",
      "content": "DQ7 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 44,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 44,
      "source": "text",
      "content": "Table 17 â DQ Output Mapping for x16 Device (DFE Registers Excluded) (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 44,
      "source": "text",
      "content": "BL 0-7 8 9 10 11 12 13 14 15",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 44,
      "source": "text",
      "content": "NOTE 1 The read pre-amble and post-amble of MRR are same as normal read.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 44,
      "source": "text",
      "content": "NOTE 2 Output of mode register data is only duplicated and inverted across the first 8 bits of a x16 device.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 44,
      "source": "text",
      "content": "NOTE 3 Output map excludes per bit DFE, DCA and VrefDQ mode registers (MR103 through MR255)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 44,
      "source": "text",
      "content": "Table 18 â DQ Output Mapping for x16 Device (DFE Lower Byte - DQ[0:7], DML)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 44,
      "source": "text",
      "content": "BL 0-7 8 9 10 11 12 13 14 15",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ0 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ1 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ2 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ3 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ4 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ5 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ6 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ7 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 44,
      "source": "text",
      "content": "NOTE 1 The read pre-amble and post-amble of MRR are same as normal read.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 44,
      "source": "text",
      "content": "NOTE 2 Output of mode register data is only duplicated and inverted across the first 8 bits of a x16 device when reading from a DFE register",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 44,
      "source": "text",
      "content": "associated with a lower byte DQ or DML.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 44,
      "source": "text",
      "content": "NOTE 3 Output map is ONLY for per bit DFE, DCA and VrefDQ mode registers (MR103 through MR255)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 44,
      "source": "text",
      "content": "Table 19 â DQ Output Mapping for x16 Device (DFE Upper Byte - DQ[15:8], DMU)",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 44,
      "source": "text",
      "content": "BL 0-7 8 9 10 11 12 13 14 15",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ8 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ9 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ10 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 44,
      "source": "text",
      "content": "DQ11 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 45,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 45,
      "source": "text",
      "content": "Table 19 â DQ Output Mapping for x16 Device (DFE Upper Byte - DQ[15:8], DMU) (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 45,
      "source": "text",
      "content": "BL 0-7 8 9 10 11 12 13 14 15",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 45,
      "source": "text",
      "content": "DQ12 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 45,
      "source": "text",
      "content": "DQ13 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 45,
      "source": "text",
      "content": "DQ14 0 OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 45,
      "source": "text",
      "content": "DQ15 1 !OP0 !OP1 !OP2 !OP3 !OP4 !OP5 !OP6 !OP7",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 45,
      "source": "text",
      "content": "NOTE 1 The read pre-amble and post-amble of MRR are same as normal read.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 45,
      "source": "text",
      "content": "NOTE 2 Output of mode register data is only duplicated and inverted across the last 8 bits of a x16 device when reading from a DFE register",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 45,
      "source": "text",
      "content": "associated with an upper byte DQ or DMU.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 45,
      "source": "text",
      "content": "NOTE 3 Output map is ONLY for per bit DFE, DCA and VrefDQ mode registers (MR103 through MR255)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 45,
      "source": "text",
      "content": "3.4.2 Mode Register WRITE (MRW)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 45,
      "source": "text",
      "content": "The Mode Register Write (MRW) command is used to write configuration data to the mode registers.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 45,
      "source": "text",
      "content": "Figure7 provides mode register write timing.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 45,
      "source": "text",
      "content": "The MRW command is initiated with CS_n and CA[13:0] in the proper state as defined by the Command",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 45,
      "source": "text",
      "content": "Truth Table. The mode register address and the data written to the mode registers is contained in CA[13:0]",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 45,
      "source": "text",
      "content": "according to the Command Truth Table. The MRW command period is defined by tMRW. Mode register",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 45,
      "source": "text",
      "content": "Writes to read-only registers have no impact on the functionality of the device.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 45,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 tb tb+1 tb+2 tb+3 tc tc+1 tc+2 tc+3 tc+4 td td+1 td+2 td+3 td+4 td+5",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 45,
      "source": "text",
      "content": "CA[13:0] MRA VALID MRA VALID VALIDVALID MRA VALID VALID",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 45,
      "source": "text",
      "content": "CMD MRW DESDESDESDES MRW DESDESDESDESDES VALID DESDES MRW DESDESDESVALIDDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 45,
      "source": "text",
      "content": "DON'T CARE TIME BREAK",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 45,
      "source": "text",
      "content": "Figure 7 â Mode Register Write Timing",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 45,
      "source": "text",
      "content": "3.4.3 DFE Mode Register Write Update Timing",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 45,
      "source": "text",
      "content": "This Mode Register update timing parameter applies for MR112 (MA[7:0]=70H) through MR248",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 45,
      "source": "text",
      "content": "(MA[7:0]=F8H) - Mode Registers for DFE including DFE Gain Bias, DFE Tap-1, DFE Tap-2,",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 45,
      "source": "text",
      "content": "DFE Tap-3, DFE Tap-4 mode registers. Figure8 provides DFE update setting.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 46,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 46,
      "source": "text",
      "content": "3.4.3 DFE Mode Register Write Update Timing (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 46,
      "source": "text",
      "content": "CA Old DFE Updating DFE Setting New DFE",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 46,
      "source": "text",
      "content": "Vref Setting Setting",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 46,
      "source": "text",
      "content": "Figure 8 â DFE Update Setting",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 46,
      "source": "text",
      "content": "3.4.4 Mode Register Truth Tables and Timing Constraints",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 46,
      "source": "text",
      "content": "Table20 provides mode register read/write AC timings.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 46,
      "source": "text",
      "content": "Table 20 â Mode Register Read/Write AC timing",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 46,
      "source": "text",
      "content": "Parameter Symbol Min/Max Value Unit Note",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 46,
      "source": "text",
      "content": "Mode Register Read command period tMRR Min max(14ns, 16nCK) nCK 1",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 46,
      "source": "text",
      "content": "Mode Register Read Pattern to Mode Register Read Pattern",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 46,
      "source": "text",
      "content": "Mode Register Write command period tMRW Min max(5ns, 8nCK) nCK 1",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 46,
      "source": "text",
      "content": "Mode Register Set command delay tMRD Min max(14ns, 16nCK) nCK",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 46,
      "source": "text",
      "content": "DFE Mode Register Write Update Delay Time tDFE Min 80 ns 2",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 46,
      "source": "text",
      "content": "NOTE 1 MRR and MRW commands are not allowed with pages open.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 46,
      "source": "text",
      "content": "NOTE 2 This parameter applies only to MRWâs to DFE registers and is defined as the settling time before a new DFE setting is active.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 46,
      "source": "text",
      "content": "Table21 provides the Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW).",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 46,
      "source": "text",
      "content": "Table 21 â Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 46,
      "source": "text",
      "content": "Current State Intermediate State Next State",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 46,
      "source": "text",
      "content": "Mode Register Reading",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 46,
      "source": "text",
      "content": "Mode Register Writing",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 47,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 47,
      "source": "text",
      "content": "3.4.4 Mode Register Truth Tables and Timing Constraints (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 47,
      "source": "text",
      "content": "Table22 provides MRR/MRW Timing Constraints: DQ ODT is Disable.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 47,
      "source": "text",
      "content": "Table 22 â MRR/MRW Timing Constraints: DQ ODT is Disable",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 47,
      "source": "text",
      "content": "From Minimum Delay between âFrom Commandâ and âTo",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 47,
      "source": "text",
      "content": "To Command Unit Note",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 47,
      "source": "text",
      "content": "MRR VrefCA CL+BL/2+1 tCK 2",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 47,
      "source": "text",
      "content": "NOTE 1 All data should be completed before entry into self refresh or power down.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 47,
      "source": "text",
      "content": "NOTE 2 MRR can refer to both Target ODT MRR and Non-Target ODT MRR",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 48,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 48,
      "source": "text",
      "content": "3.4.4 Mode Register Truth Tables and Timing Constraints (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 48,
      "source": "text",
      "content": "Table 23 provides MRR/MRW Timing Constraints: DQ ODT is Enable.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 48,
      "source": "text",
      "content": "Table 23 â MRR/MRW Timing Constraints: DQ ODT is Enable",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 48,
      "source": "text",
      "content": "Minimum Delay between âFrom Commandâ and âTo",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 48,
      "source": "text",
      "content": "From Command To Command Unit Note",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 48,
      "source": "text",
      "content": "MRW Same as ODT Disable Case -",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 49,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 49,
      "source": "text",
      "content": "With DDR5, the utilization and programming method shall change from the traditional addressing scheme",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 49,
      "source": "text",
      "content": "found in DDR3 and DDR4, and shall move to the method used by LPDDR, where the Mode Register",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 49,
      "source": "text",
      "content": "Addresses (MRA) and Payload placed in Op Codes (OP) are all packeted in the command bus encoding",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 49,
      "source": "text",
      "content": "method. Refer to Table241 for Mode Register Read (MRR) and Mode Register Write (MRW) command",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 49,
      "source": "text",
      "content": "For DDR5, the SDRAM shall support up to 8 MRAâs, each with a byte-wide payload. Allowing for up to",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 49,
      "source": "text",
      "content": "256 byte-wide registers.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 49,
      "source": "text",
      "content": "3.5.1 Mode Register Assignment and Definition in DDR5 SDRAM",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 49,
      "source": "text",
      "content": "Table24 shows the mode registers for DDR5 SDRAM. Each bit in a register byte (MR#) is denoted as \"R\"",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 49,
      "source": "text",
      "content": "if it can be read but not written, \"W\" if it can be written but reads shall always produce a ZERO for those",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 49,
      "source": "text",
      "content": "specific bits, and \"R/W\" if it can be read and written. Additionally, a DRAM read-only bit combined with a",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 49,
      "source": "text",
      "content": "Host write-only bit is denoted as a âSR/Wâ bit. This bit allows the DRAM to return a defined status during",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 49,
      "source": "text",
      "content": "a read of that bit (SR = Status Read), independent of what the Host may have written to the bit.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 49,
      "source": "text",
      "content": "A defined register byte (MR#), is any MR# that has at least one of the bits defined.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 49,
      "source": "text",
      "content": "When the entire MR# is marked RFU, then it is considered undefined and all the bits from the DRAM shall",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 49,
      "source": "text",
      "content": "be donât care for reads or writes. These undefined mode registers (completely empty bytes, not individual",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 49,
      "source": "text",
      "content": "bits of an MR) may not be supported in the DRAM. When a defined register byte (MR#) contains an",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 49,
      "source": "text",
      "content": "âRFUâ bit, the host must write a ZERO for those specific bits and the DRAM does not guarantee any",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 49,
      "source": "text",
      "content": "operation of those specific RFU bits. When the host issues an MRR to a defined register (MR#) that",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 49,
      "source": "text",
      "content": "contains RFU bits in it, those specific bits shall always produce a ZERO.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 49,
      "source": "text",
      "content": "For cases in which a mode register is specific to a particular device configuration (x16, x8, x4) and/or",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 49,
      "source": "text",
      "content": "density (32Gb, 16Gb, 8Gb), the following rules shall be applied:",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 49,
      "source": "text",
      "content": "- When the DRAM is configured as a x4/x8, an entire MR# used only for a x16 shall be considered RFU. These bits",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 49,
      "source": "text",
      "content": "are donât care for reads and writes, and they may be unsupported.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 49,
      "source": "text",
      "content": "- When a bit field within a register is used by a different configuration or density than a given DRAM, the host may",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 49,
      "source": "text",
      "content": "write/read programmed values to these fields, but DRAM operation will not be affected.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 49,
      "source": "text",
      "content": "A Mode Register Read command is used to read a mode register. A Mode Register Write command is used",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 49,
      "source": "text",
      "content": "to write a mode register",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 49,
      "source": "text",
      "content": "Table 24 â Mode Register Assignment in DDR5 SDRAM",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 49,
      "source": "text",
      "content": "MR# OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 49,
      "source": "text",
      "content": "0 RFU CAS Latency (RL) Burst Length",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 49,
      "source": "text",
      "content": "1 PDA Select ID PDA Enumerate ID",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 49,
      "source": "text",
      "content": "Internal CS Max Power Write Read",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 49,
      "source": "text",
      "content": "2 Write Reserved De Mv Pic Se M 15 A Ds us re ar tt ii oo nn S Ma ov din eg 2N Mode Leveling Preamble",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 49,
      "source": "text",
      "content": "Timing (MPC) (MPSM) Training Training",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 49,
      "source": "text",
      "content": "Write Leveling Write Leveling",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 49,
      "source": "text",
      "content": "3 Internal Cycle Internal Cycle",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 49,
      "source": "text",
      "content": "Alignment - Upper Byte Alignment - Lower Byte",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 49,
      "source": "text",
      "content": "4 TUF RFU tRFC Rate Indi- Refresh Rate",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 49,
      "source": "text",
      "content": "Pull-Down DM TDQS PODTM Pull-up",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 49,
      "source": "text",
      "content": "Output Driver Impedance Enable Enable Support Output Driver Impedance",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 49,
      "source": "text",
      "content": "6 tRTP Write Recovery Time",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 50,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 50,
      "source": "text",
      "content": "Table 24 â Mode Register Assignment in DDR5 SDRAM (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 50,
      "source": "text",
      "content": "MR# OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 50,
      "source": "text",
      "content": "8 Postamble ble Set- RFU Write Preamble Settings Read Preamble Settings",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 50,
      "source": "text",
      "content": "10 VrefDQ Calibration Value",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 50,
      "source": "text",
      "content": "11 VrefCA Calibration Value",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 50,
      "source": "text",
      "content": "12 VrefCS Calibration Value",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 50,
      "source": "text",
      "content": "13 RFU tCCD_L / tDLLK",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 50,
      "source": "text",
      "content": "14 ECS Mode ECS Code RFU CID3 CID2 CID1 CID0",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 50,
      "source": "text",
      "content": "15 RFU ECS Error Threshold Count (ETC)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 50,
      "source": "text",
      "content": "16 Transparency - Row Address with Max Errors 1 - See Section3.5.18 for encoding details",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 50,
      "source": "text",
      "content": "17 Transparency - Row Address with Max Errors 2 - See Section3.5.19 for encoding details",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 50,
      "source": "text",
      "content": "18 Transparency - Row Address with Max Errors 3 - See Section3.5.20 for encoding details",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 50,
      "source": "text",
      "content": "19 Transparency - Max Row Error Count - See Section3.5.21 for encoding details",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 50,
      "source": "text",
      "content": "20 Transparency - Error Count (EC) - See Section3.5.22 for encoding details",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 50,
      "source": "text",
      "content": "Continu- LFSR1 LFSR0",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 50,
      "source": "text",
      "content": "25 RFU ous Burst Pattern Pattern Pattern",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 50,
      "source": "text",
      "content": "26 Read Training Pattern Data0 / LFSR0 Seed",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 50,
      "source": "text",
      "content": "27 Read Training Pattern Data1 / LFSR1 Seed",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 50,
      "source": "text",
      "content": "28 Read Training Pattern Invert DQL7:0 (DQ7:0)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 50,
      "source": "text",
      "content": "29 Read Training Pattern Invert DQU7:0 (DQ15:8)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 50,
      "source": "text",
      "content": "LFSR LFSR LFSR LFSR LFSR",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 50,
      "source": "text",
      "content": "Assign- Assign- Assign- Assign- Assign-",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 50,
      "source": "text",
      "content": "Assignment Assignment Assignment",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 50,
      "source": "text",
      "content": "ment ment ment ment ment",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 50,
      "source": "text",
      "content": "DQL6/ DQL5/ DQL4/ DQL3/ DQL2/",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 50,
      "source": "text",
      "content": "DQU6 DQU5 DQU4 DQU3 DQU2",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 50,
      "source": "text",
      "content": "31 Read Training Pattern Address",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 50,
      "source": "text",
      "content": "32 RFU Strap CS ODT CK ODT",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 50,
      "source": "text",
      "content": "33 RFU DQS_RTT_PARK CA ODT",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 50,
      "source": "text",
      "content": "34 RFU RTT_WR RTT_PARK",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 51,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 51,
      "source": "text",
      "content": "Table 24 â Mode Register Assignment in DDR5 SDRAM (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 51,
      "source": "text",
      "content": "MR# OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 51,
      "source": "text",
      "content": "35 RFU RTT_NOM_RD RTT_NOM_WR",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 51,
      "source": "text",
      "content": "37 RFU ODTLoff_WR_offset ODTLon_WR_offset",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 51,
      "source": "text",
      "content": "38 RFU ODTLoff_WR_NT_offset ODTLon_WR_NT_offset",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 51,
      "source": "text",
      "content": "39 RFU ODTLoff_RD_NT_offset ODTLon_RD_NT_offset",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 51,
      "source": "text",
      "content": "40 RFU Read DQS offset timing",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 51,
      "source": "text",
      "content": "42 RFU DCA Types Supported",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 51,
      "source": "text",
      "content": "Sign Bit for Sign Bit for DCA for single/two-phase clock(s) or QCLK",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 51,
      "source": "text",
      "content": "43 DCA for IBCLK in 4-phase clocks",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 51,
      "source": "text",
      "content": "OP[6:4] OP[2:0] in 4-phase clocks",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 51,
      "source": "text",
      "content": "44 RFU DCA for QBCLK in 4-phase clocks",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 51,
      "source": "text",
      "content": "45 DQS Interval Timer Run Time",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 51,
      "source": "text",
      "content": "46 DQS Oscillator Count - LSB",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 51,
      "source": "text",
      "content": "47 DQS Oscillator Count - MSB",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 51,
      "source": "text",
      "content": "48 Write Pattern Mode",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 51,
      "source": "text",
      "content": "50 RFU RFU W ar ui at te o b -C ld eR i sC - W ar ui at te o b -C ld eR i sC - Wri ete rr C orR C W er ui nt pe a p C b elR re C W er li onte wa bC el rR e C Re ea nd a bC leRC",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 51,
      "source": "text",
      "content": "status enable status nibble nibble",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 51,
      "source": "text",
      "content": "51 RFU Write CRC Auto-Disable Threshold - See MR for encoding details",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 51,
      "source": "text",
      "content": "52 RFU Write CRC Auto-Disable Window - See MR for encoding details",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 51,
      "source": "text",
      "content": "53 Output Loopback Output Select",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 51,
      "source": "text",
      "content": "hPPR hPPR hPPR hPPR hPPR hPPR",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 51,
      "source": "text",
      "content": "Resource Resource Resource Resource Resource Resource",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 51,
      "source": "text",
      "content": "54 Resource Resource",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 51,
      "source": "text",
      "content": "BG1 Bank BG1 Bank BG1 Bank BG1 Bank BG0 Bank BG0 Bank",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 51,
      "source": "text",
      "content": "BG0 Bank 1 BG0 Bank 0",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 51,
      "source": "text",
      "content": "hPPR hPPR hPPR hPPR hPPR hPPR",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 51,
      "source": "text",
      "content": "Resource Resource Resource Resource Resource Resource",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 51,
      "source": "text",
      "content": "55 Resource Resource",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 51,
      "source": "text",
      "content": "BG3 Bank BG3 Bank BG3 Bank BG3 Bank BG2 Bank BG2 Bank",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 51,
      "source": "text",
      "content": "BG2 Bank 1 BG2 Bank 0",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 51,
      "source": "text",
      "content": "hPPR hPPR hPPR hPPR hPPR hPPR",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 51,
      "source": "text",
      "content": "Resource Resource Resource Resource Resource Resource",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 51,
      "source": "text",
      "content": "56 Resource Resource",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 51,
      "source": "text",
      "content": "BG5 Bank BG5 Bank BG5 Bank BG5 Bank BG4 Bank BG4 Bank",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 51,
      "source": "text",
      "content": "BG4 Bank 1 BG4 Bank 0",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 51,
      "source": "text",
      "content": "hPPR hPPR hPPR hPPR hPPR hPPR",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 51,
      "source": "text",
      "content": "Resource Resource Resource Resource Resource Resource",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 51,
      "source": "text",
      "content": "57 Resource Resource",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 51,
      "source": "text",
      "content": "BG7 Bank BG7 Bank BG7 Bank BG7 Bank BG6 Bank BG6 Bank",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 51,
      "source": "text",
      "content": "BG6 Bank 1 BG6 Bank 0",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 51,
      "source": "text",
      "content": "58 RAAMMT[2:0] RAAIMT[3:0]",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 51,
      "source": "text",
      "content": "59 RFM RAA Counter RFU",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 51,
      "source": "text",
      "content": "61 RSVD Package Output Driver Test Mode",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 52,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 52,
      "source": "text",
      "content": "Table 24 â Mode Register Assignment in DDR5 SDRAM (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 52,
      "source": "text",
      "content": "MR# OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 52,
      "source": "text",
      "content": "103 RFU DQSL_t DCA for IBCLK RFU DQSL_t DCA for QCLK",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 52,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 52,
      "source": "text",
      "content": "104 RFU QBCLK RFU DQSL_t DCA for QBCLK",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 52,
      "source": "text",
      "content": "105 RFU DQSL_c DCA for IBCLK RFU DQSL_c DCA for QCLK",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 52,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 52,
      "source": "text",
      "content": "106 RFU QBCLK RFU DQSL_c DCA for QBCLK",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 52,
      "source": "text",
      "content": "107 RFU DQSU_t DCA for IBCLK RFU DQSU_t DCA for QCLK",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 52,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 52,
      "source": "text",
      "content": "108 RFU QBCLK RFU DQSU_t DCA for QBCLK",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 52,
      "source": "text",
      "content": "109 RFU DQSU_c DCA for IBCLK RFU DQSU_c DCA for QCLK",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 52,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 52,
      "source": "text",
      "content": "110 RFU QBCLK RFU DQSU_c DCA for QBCLK",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 52,
      "source": "text",
      "content": "Global Global Global Global DFE",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 52,
      "source": "text",
      "content": "111 RFU DFE Tap- DFE Tap-3 DFE Tap- Tap-1",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 52,
      "source": "text",
      "content": "4 Enable Enable 2 Enable Enable",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 52,
      "source": "text",
      "content": "112 RFU DML DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 52,
      "source": "text",
      "content": "113 DML DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 52,
      "source": "text",
      "content": "114 DML DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 52,
      "source": "text",
      "content": "115 DML DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 52,
      "source": "text",
      "content": "116 DML DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 52,
      "source": "text",
      "content": "118 VREFDQ DML VREFDQ Offset RFU",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 52,
      "source": "text",
      "content": "120 RFU DMU DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 52,
      "source": "text",
      "content": "121 DMU DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 52,
      "source": "text",
      "content": "122 DMU DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 52,
      "source": "text",
      "content": "123 DMU DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 52,
      "source": "text",
      "content": "124 DMU DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 52,
      "source": "text",
      "content": "126 VREFDQ DMU VREFDQ Offset RFU",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 52,
      "source": "text",
      "content": "128 RFU DQL0 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 52,
      "source": "text",
      "content": "129 DQL0 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 52,
      "source": "text",
      "content": "130 DQL0 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 53,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 53,
      "source": "text",
      "content": "Table 24 â Mode Register Assignment in DDR5 SDRAM (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 53,
      "source": "text",
      "content": "MR# OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 53,
      "source": "text",
      "content": "131 DQL0 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 53,
      "source": "text",
      "content": "132 DQL0 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 53,
      "source": "text",
      "content": "133 RFU DQL0 DCA for IBCLK RFU DQL0 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 53,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 53,
      "source": "text",
      "content": "134 VREFDQ DQL0 VREFDQ Offset QBCLK RFU DQL0 DCA for QBCLK",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 53,
      "source": "text",
      "content": "136 RFU DQL1 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 53,
      "source": "text",
      "content": "137 DQL1 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 53,
      "source": "text",
      "content": "138 DQL1 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 53,
      "source": "text",
      "content": "139 DQL1 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 53,
      "source": "text",
      "content": "140 DQL1 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 53,
      "source": "text",
      "content": "141 RFU DQL1 DCA for IBCLK RFU DQL1 DCA for QCLK",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 53,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 53,
      "source": "text",
      "content": "142 VREFDQ DQL1 VREFDQ Offset QBCLK RFU DQL1 DCA for QBCLK",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 53,
      "source": "text",
      "content": "144 RFU DQL2 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 53,
      "source": "text",
      "content": "145 DQL2 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 53,
      "source": "text",
      "content": "146 DQL2 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 53,
      "source": "text",
      "content": "147 DQL2 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 53,
      "source": "text",
      "content": "148 DQL2 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 53,
      "source": "text",
      "content": "149 RFU DQL2 DCA for IBCLK RFU DQL2 DCA for QCLK",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 53,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 53,
      "source": "text",
      "content": "150 VREFDQ DQL2 VREFDQ Offset QBCLK RFU DQL2 DCA for QBCLK",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 53,
      "source": "text",
      "content": "152 RFU DQL3 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 53,
      "source": "text",
      "content": "153 DQL3 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 53,
      "source": "text",
      "content": "154 DQL3 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 53,
      "source": "text",
      "content": "155 DQL3 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 53,
      "source": "text",
      "content": "156 DQL3 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 53,
      "source": "text",
      "content": "157 RFU DQL3 DCA for IBCLK RFU DQL3 DCA for QCLK",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 53,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 53,
      "source": "text",
      "content": "158 VREFDQ DQL3 VREFDQ Offset QBCLK RFU DQL3 DCA for QBCLK",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 53,
      "source": "text",
      "content": "160 RFU DQL4 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 53,
      "source": "text",
      "content": "161 DQL4 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 53,
      "source": "text",
      "content": "162 DQL4 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 53,
      "source": "text",
      "content": "163 DQL4 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 54,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 54,
      "source": "text",
      "content": "Table 24 â Mode Register Assignment in DDR5 SDRAM (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 54,
      "source": "text",
      "content": "MR# OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 54,
      "source": "text",
      "content": "164 DQL4 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 54,
      "source": "text",
      "content": "165 RFU DQL4 DCA for IBCLK RFU DQL4 DCA for QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 54,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 54,
      "source": "text",
      "content": "166 VREFDQ DQL4 VREFDQ Offset QBCLK RFU DQL4 DCA for QBCLK",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 54,
      "source": "text",
      "content": "168 RFU DQL5 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 54,
      "source": "text",
      "content": "169 DQL5 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 54,
      "source": "text",
      "content": "170 DQL5 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 54,
      "source": "text",
      "content": "171 DQL5 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 54,
      "source": "text",
      "content": "172 DQL5 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 54,
      "source": "text",
      "content": "173 RFU DQL5 DCA for IBCLK RFU DQL5 DCA for QCLK",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 54,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 54,
      "source": "text",
      "content": "174 VREFDQ DQL5 VREFDQ Offset QBCLK RFU DQL5 DCA for QBCLK",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 54,
      "source": "text",
      "content": "176 RFU DQL6 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 54,
      "source": "text",
      "content": "177 DQL6 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 54,
      "source": "text",
      "content": "178 DQL6 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 54,
      "source": "text",
      "content": "179 DQL6 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 54,
      "source": "text",
      "content": "180 DQL6 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 54,
      "source": "text",
      "content": "181 RFU DQL6 DCA for IBCLK RFU DQL6 DCA for QCLK",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 54,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 54,
      "source": "text",
      "content": "182 VREFDQ DQL6 VREFDQ Offset QBCLK RFU DQL6 DCA for QBCLK",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 54,
      "source": "text",
      "content": "184 RFU DQL7 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 54,
      "source": "text",
      "content": "185 DQL7 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 54,
      "source": "text",
      "content": "186 DQL7 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 54,
      "source": "text",
      "content": "187 DQL7 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 54,
      "source": "text",
      "content": "188 DQL7 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 54,
      "source": "text",
      "content": "189 RFU DQL6 DCA for IBCLK RFU DQL7 DCA for QCLK",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 54,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 54,
      "source": "text",
      "content": "190 VREFDQ DQL7 VREFDQ Offset QBCLK RFU DQL7 DCA for QBCLK",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 54,
      "source": "text",
      "content": "192 RFU DQU0 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 54,
      "source": "text",
      "content": "193 DQU0 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 54,
      "source": "text",
      "content": "194 DQU0 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 54,
      "source": "text",
      "content": "195 DQU0 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 54,
      "source": "text",
      "content": "196 DQU0 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 55,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 55,
      "source": "text",
      "content": "Table 24 â Mode Register Assignment in DDR5 SDRAM (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 55,
      "source": "text",
      "content": "MR# OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 55,
      "source": "text",
      "content": "197 RFU DQU0 DCA for IBCLK RFU DQU0 DCA for QCLK",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 55,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 55,
      "source": "text",
      "content": "198 VREFDQ DQU0 VREFDQ Offset QBCLK RFU DQU0 DCA for QBCLK",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 55,
      "source": "text",
      "content": "200 RFU DQU1 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 55,
      "source": "text",
      "content": "201 DQU1 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 55,
      "source": "text",
      "content": "202 DQU1 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 55,
      "source": "text",
      "content": "203 DQU1 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 55,
      "source": "text",
      "content": "204 DQU1 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 55,
      "source": "text",
      "content": "205 RFU DQU1 DCA for IBCLK RFU DQU1 DCA for QCLK",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 55,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 55,
      "source": "text",
      "content": "206 VREFDQ DQU1 VREFDQ Offset QBCLK RFU DQU1 DCA for QBCLK",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 55,
      "source": "text",
      "content": "208 RFU DQU2 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 55,
      "source": "text",
      "content": "209 DQU2 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 55,
      "source": "text",
      "content": "210 DQU2 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 55,
      "source": "text",
      "content": "211 DQU2 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 55,
      "source": "text",
      "content": "212 DQU2 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 55,
      "source": "text",
      "content": "213 RFU DQU2 DCA for IBCLK RFU DQU2 DCA for QCLK",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 55,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 55,
      "source": "text",
      "content": "214 VREFDQ DQU2 VREFDQ Offset QBCLK RFU DQU2 DCA for QBCLK",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 55,
      "source": "text",
      "content": "216 RFU DQU3 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 55,
      "source": "text",
      "content": "217 DQU3 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 55,
      "source": "text",
      "content": "218 DQU3 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 55,
      "source": "text",
      "content": "219 DQU3 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 55,
      "source": "text",
      "content": "220 DQU3 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 55,
      "source": "text",
      "content": "221 RFU DQU3 DCA for IBCLK RFU DQU3 DCA for QCLK",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 55,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 55,
      "source": "text",
      "content": "222 VREFDQ DQU3 VREFDQ Offset QBCLK RFU DQU3 DCA for QBCLK",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 55,
      "source": "text",
      "content": "224 RFU DQU4 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 55,
      "source": "text",
      "content": "225 DQU4 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 55,
      "source": "text",
      "content": "226 DQU4 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 55,
      "source": "text",
      "content": "227 DQU4 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 55,
      "source": "text",
      "content": "228 DQU4 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 55,
      "source": "text",
      "content": "229 RFU DQU4 DCA for IBCLK RFU DQU4 DCA for QCLK",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 55,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 56,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 56,
      "source": "text",
      "content": "Table 24 â Mode Register Assignment in DDR5 SDRAM (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 56,
      "source": "text",
      "content": "MR# OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 56,
      "source": "text",
      "content": "230 VREFDQ DQU4 VREFDQ Offset QBCLK RFU DQU4 DCA for QBCLK",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 56,
      "source": "text",
      "content": "232 RFU DQU5 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 56,
      "source": "text",
      "content": "233 DQU5 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 56,
      "source": "text",
      "content": "234 DQU5 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 56,
      "source": "text",
      "content": "235 DQU5 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 56,
      "source": "text",
      "content": "236 DQU5 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 56,
      "source": "text",
      "content": "237 RFU DQU5 DCA for IBCLK RFU DQU5 DCA for QCLK",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 56,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 56,
      "source": "text",
      "content": "238 VREFDQ DQU5 VREFDQ Offset QBCLK RFU DQU5 DCA for QBCLK",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 56,
      "source": "text",
      "content": "240 RFU DQU6 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 56,
      "source": "text",
      "content": "241 DQU6 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 56,
      "source": "text",
      "content": "242 DQU6 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 56,
      "source": "text",
      "content": "243 DQU6 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 56,
      "source": "text",
      "content": "244 DQU6 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 56,
      "source": "text",
      "content": "245 RFU DQU6 DCA for IBCLK RFU DQU6 DCA for QCLK",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 56,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 56,
      "source": "text",
      "content": "246 VREFDQ DQU6 VREFDQ Offset QBCLK RFU DQU6 DCA for QBCLK",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 56,
      "source": "text",
      "content": "248 RFU DQU7 DFE Gain Bias - See MR for encoding details",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 56,
      "source": "text",
      "content": "249 DQU7 DFE Tap-1 Bias - See Section3.5.76 for encoding details",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 56,
      "source": "text",
      "content": "250 DQU7 DFE Tap-2 Bias - See Section3.5.77 for encoding details",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 56,
      "source": "text",
      "content": "251 DQU7 DFE Tap-3 Bias - See Section3.5.78 for encoding details",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 56,
      "source": "text",
      "content": "252 DQU7 DFE Tap-4 Bias - See Section3.5.79 for encoding details",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 56,
      "source": "text",
      "content": "253 RFU DQU7 DCA for IBCLK RFU DQU7 DCA for QCLK",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 56,
      "source": "text",
      "content": "IBCLK Sign QCLK Sign",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 56,
      "source": "text",
      "content": "254 VREFDQ DQU7 VREFDQ Offset QBCLK RFU DQU7 DCA for QBCLK",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 57,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 57,
      "source": "text",
      "content": "3.5.2 MR0 (MA[7:0]=00 ) Burst Length and CAS Latency",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 57,
      "source": "text",
      "content": "Table 25 â MR0 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 57,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 57,
      "source": "text",
      "content": "RFU CAS Latency (RL) Burst Length",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 57,
      "source": "text",
      "content": "Table 26 â MR0 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 57,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 57,
      "source": "text",
      "content": "Burst Length R/W OP[1:0] 01B: BC8 OTF",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 57,
      "source": "text",
      "content": "10B: BL32 (Optional)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 57,
      "source": "text",
      "content": "11B: BL32 OTF (Optional)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 57,
      "source": "text",
      "content": "CAS Latency (RL) R/W OP[6:2] ... 1, 2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 57,
      "source": "text",
      "content": "All other encodings reserved.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 57,
      "source": "text",
      "content": "NOTE 1 Range covers both Monolithic DDR5 and 3DS-DDR5 devices up to 6400",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 57,
      "source": "text",
      "content": "NOTE 2 WL=RL-2, also known as CWL=CL-2",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 58,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 58,
      "source": "text",
      "content": "3.5.3 MR1 (MA [7:0] = 01 ) - PDA Mode Details",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 58,
      "source": "text",
      "content": "Table 27 â MR1 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 58,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 58,
      "source": "text",
      "content": "PDA Select ID PDA Enumerate ID",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 58,
      "source": "text",
      "content": "Table 28 â MR1 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 58,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 58,
      "source": "text",
      "content": "This is a Read Only MR field, which is only",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 58,
      "source": "text",
      "content": "programmed through an MPC command with the",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 58,
      "source": "text",
      "content": "PDA Enumerate ID opcode.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 58,
      "source": "text",
      "content": "xxxx Encoding is set with MPC command with the",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 58,
      "source": "text",
      "content": "PDA Enumerate ID R OP[3:0] B",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 58,
      "source": "text",
      "content": "PDA Enumerate ID opcode. This can only be set",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 58,
      "source": "text",
      "content": "when PDA Enumerate Programming Mode is",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 58,
      "source": "text",
      "content": "enabled and the associated DRAMâs DQ0 is",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 58,
      "source": "text",
      "content": "asserted LOW. The PDA Enumerate ID opcode",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 58,
      "source": "text",
      "content": "includes 4 bits for this encoding.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 58,
      "source": "text",
      "content": "Default setting is 1111",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 58,
      "source": "text",
      "content": "This is a Read Only MR field, which is only",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 58,
      "source": "text",
      "content": "programmed through an MPC command with the",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 58,
      "source": "text",
      "content": "PDA Select ID opcode.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 58,
      "source": "text",
      "content": "xxxx Encoding is set with MPC command with",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 58,
      "source": "text",
      "content": "the PDA Select ID opcode. The PDA Select ID",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 58,
      "source": "text",
      "content": "opcode includes 4 bits for this encoding.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 58,
      "source": "text",
      "content": "PDA Select ID R OP[7:4]",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 58,
      "source": "text",
      "content": "1111 = all DRAMs execute MRW, MPC, and",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 58,
      "source": "text",
      "content": "For all other encodings, DRAMs execute MRW,",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 58,
      "source": "text",
      "content": "MPC, and VrefCA commands only if PDA Select",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 58,
      "source": "text",
      "content": "ID[3:0] = PDA Enumerate ID[3:0], with some",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 58,
      "source": "text",
      "content": "exceptions for specific MPC commands that",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 58,
      "source": "text",
      "content": "execute regardless of PDA Select ID.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 58,
      "source": "text",
      "content": "Default setting is 1111",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 59,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 59,
      "source": "text",
      "content": "3.5.4 MR2 (MA [7:0] = 02 ) - Functional Modes MR2 Register Information",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 59,
      "source": "text",
      "content": "Table 29 â MR2 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 59,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 59,
      "source": "text",
      "content": "CS Max Power Write Read",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 59,
      "source": "text",
      "content": "Inte Trn ima il nW g rite Reserved De Mv Pic Se M 15 A Ds us re ar tt ii oo nn S Ma ov din eg 2N Mode Leveling Preamble",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 59,
      "source": "text",
      "content": "(MPC) (MPSM) Training Training",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 59,
      "source": "text",
      "content": "Table 30 â MR2 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 59,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 59,
      "source": "text",
      "content": "Read 0B: Normal Mode (Default)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 59,
      "source": "text",
      "content": "Preamble Training 1B: Read Preamble Training",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 59,
      "source": "text",
      "content": "Write 0B: Normal Mode (Default)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 59,
      "source": "text",
      "content": "Leveling 1B: Write Leveling",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 59,
      "source": "text",
      "content": "0B: 2N Mode (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 59,
      "source": "text",
      "content": "0B: Disable (Default)",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 59,
      "source": "text",
      "content": "Max Power Saving Mode R/W OP[3]",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 59,
      "source": "text",
      "content": "0B: Only Multiple cycles of CS assertion",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 59,
      "source": "text",
      "content": "supported for MPC, VrefCA and VrefCS",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 59,
      "source": "text",
      "content": "CS Assertion Duration",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 59,
      "source": "text",
      "content": "R/W OP[4] commands (Default)",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 59,
      "source": "text",
      "content": "1B: Only a single cycle of CS assertion supported",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 59,
      "source": "text",
      "content": "for MPC, VrefCA and VrefCS commands",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 59,
      "source": "text",
      "content": "Device 15 Maximum Power 0B: Disable (Default)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 59,
      "source": "text",
      "content": "Savings Mode 1B: Enable",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 59,
      "source": "text",
      "content": "Reserved Reserved OP[6] Reserved",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 59,
      "source": "text",
      "content": "Internal Write Timing R/W OP[7] 5",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 59,
      "source": "text",
      "content": "NOTE 1 To enter WL Training Mode the MR field must be programmed to 1. WL Training Mode is used when Internal Write Timing = 0",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 59,
      "source": "text",
      "content": "External WL Training) and when Internal Write Timing = 1 (Internal WL Training).",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 59,
      "source": "text",
      "content": "NOTE 2 To exit WL Training Mode the MR field must be programmed to 0.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 59,
      "source": "text",
      "content": "NOTE 3 MRRâs are not supported during Write Leveling.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 59,
      "source": "text",
      "content": "NOTE 4 This mode register is programmed via an explicit MPC command only.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 59,
      "source": "text",
      "content": "NOTE 5 This is set during WL Training, after the host DQS has been aligned to the ideal External WL timings. The Internal Write Timing is",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 59,
      "source": "text",
      "content": "enabled and the WL Internal Timing Alignment is set to ensure the internal Write Enable aligns within tDQS2CK of the external WL",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 59,
      "source": "text",
      "content": "Trained location. When Internal Write Timing is Disabled, the WL Internal Cycle Alignment setting does not change the behavior of",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 60,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 60,
      "source": "text",
      "content": "3.5.5 MR3 (MA[7:0]=03 ) - DQS Training",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 60,
      "source": "text",
      "content": "Table 31 â MR3 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 60,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 60,
      "source": "text",
      "content": "Write Leveling Write Leveling",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 60,
      "source": "text",
      "content": "Internal Cycle Internal Cycle",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 60,
      "source": "text",
      "content": "Alignment - Upper Byte Alignment - Lower Byte",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 60,
      "source": "text",
      "content": "Table 32 â MR3 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 60,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 60,
      "source": "text",
      "content": "0000 : 0 tCK (Default)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 60,
      "source": "text",
      "content": "Internal Cycle R/W OP[3:0] B 1,2,3,5",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 60,
      "source": "text",
      "content": "(Optional OPcode: 0111 through 1111 )",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 60,
      "source": "text",
      "content": "Alignment - Lower Byte",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 60,
      "source": "text",
      "content": "0000 : 0 tCK (Default)",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 60,
      "source": "text",
      "content": "Write Leveling 0101 : -5 tCK",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 60,
      "source": "text",
      "content": "Internal Cycle R/W OP[7:4] 0110 B: -6 tCK 1,2,4,5",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 60,
      "source": "text",
      "content": "Alignment - Upper Byte (Optional OPcode: 0111 B through 1111 B)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 60,
      "source": "text",
      "content": "NOTE 1 This is set during WL Training, after the host DQS has been aligned to the ideal External WL timings. The Internal Write Timing is",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 60,
      "source": "text",
      "content": "enabled and the WL Internal Timing Alignment is set to ensure the internal Write Enable aligns within tDQS2CK of the external WL",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 60,
      "source": "text",
      "content": "Trained location. When Internal Write Timing is Disabled, the WL Internal Cycle Alignment setting does not change the behavior of",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 60,
      "source": "text",
      "content": "NOTE 2 The DRAM implementation may optionally have the same behavior when the Internal Write Timing is enabled vs disabled. This would",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 60,
      "source": "text",
      "content": "mean that the CK and DQS timing paths remain matched internally. The WL Internal Cycle Alignment setting must still support pulling",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 60,
      "source": "text",
      "content": "the Internal WL Pulse earlier so that the same WL Training Flow will produce the correct result.",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 60,
      "source": "text",
      "content": "NOTE 3 Lower Byte WL Internal Cycle Alignment is intended for x4, x8, and x16 configurations.",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 60,
      "source": "text",
      "content": "NOTE 4 Upper Byte WL Internal Cycle Alignment is intended for x16 configuration only.",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 60,
      "source": "text",
      "content": "NOTE 5 Optional OPcode may be needed for certain speed bins.",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 61,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 61,
      "source": "text",
      "content": "3.5.6 MR4 (MA[7:0]=04 ) - Refresh Settings",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 61,
      "source": "text",
      "content": "Table 33 â MR4 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 61,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 61,
      "source": "text",
      "content": "TUF RFU Refresh Rate",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 61,
      "source": "text",
      "content": "Table 34 â MR4 Register Definition",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 61,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 61,
      "source": "text",
      "content": "001 : tREFI x1 (1x Refresh Rate), <80Â°C nominal",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 61,
      "source": "text",
      "content": "010 : tREFI x1 (1x Refresh Rate), 80-85Â°C nominal",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 61,
      "source": "text",
      "content": "Refresh Rate R OP[2:0]",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 61,
      "source": "text",
      "content": "011 B: tREFI /2 (2x Refresh Rate), 85-90Â°C nominal 1,2,3,4,5,",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 61,
      "source": "text",
      "content": "100 : tREFI /2 (2x Refresh Rate), 90-95Â°C nominal 6,7",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 61,
      "source": "text",
      "content": "101 : tREFI /2 (2x Refresh Rate), >95Â°C nominal",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 61,
      "source": "text",
      "content": "DRAM Status Read (SR):",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 61,
      "source": "text",
      "content": "0 : Not implemented (Default)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 61,
      "source": "text",
      "content": "Refresh Interval Rate B",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 61,
      "source": "text",
      "content": "0 : Disabled (Default)",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 61,
      "source": "text",
      "content": "0 : Normal Refresh Mode (tRFC1)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 61,
      "source": "text",
      "content": "Refresh tRFC Mode R/W OP[4] B",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 61,
      "source": "text",
      "content": "1 : Fine Granularity Refresh Mode (tRFC2)",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 61,
      "source": "text",
      "content": "0 : No change in OP[3:1] since last MR4 read (default)",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 61,
      "source": "text",
      "content": "(Temperature Update R OP[7] B",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 61,
      "source": "text",
      "content": "1 : Change in OP[3:1] since last MR4 read",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 61,
      "source": "text",
      "content": "NOTE 1 The refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 61,
      "source": "text",
      "content": "The five ranges defined by OP[2:0] are determined by four temperature thresholds.",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 61,
      "source": "text",
      "content": "NOTE 2 The four temperature thresholds are nominally at 80Â°C, 85Â°C, 90Â°C and 95Â°C. The 85Â°C and 95Â°C thresholds have a specified",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 61,
      "source": "text",
      "content": "minimum temperature value, but the maximum temperature value is not specified.",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 61,
      "source": "text",
      "content": "NOTE 3 DRAM vendors must report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 61,
      "source": "text",
      "content": "their device will work at any temperature within the range using the refresh interval requested by their device.",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 61,
      "source": "text",
      "content": "NOTE 4 The 2x Refresh Rate must be provided by the system before the DRAM Tj has gone up by more than 2Â°C (Temperature Margin) since",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 61,
      "source": "text",
      "content": "the first report out of OP[2:0]=011B. This condition is reset when OP[2:0] is equal to 010B.",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 61,
      "source": "text",
      "content": "NOTE 5 The device may not operate properly when OP[2:0]=101B, if the DRAM Tj has gone up by more than 2Â°C (Temperature Margin) since",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 61,
      "source": "text",
      "content": "the first report out of OP[2:0]=101B. This condition is reset when OP[2:0] is equal to 100B. OP[2:0]=101B must be a temporary",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 61,
      "source": "text",
      "content": "condition of the DRAM, to be addressed by immediately reducing the Tj of the DRAM by throttling its power, and/or the power of",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 61,
      "source": "text",
      "content": "NOTE 6 OP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence (Te).",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 61,
      "source": "text",
      "content": "NOTE 7 See Section4.14 for information on the recommended frequency of reading MR4",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 62,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 62,
      "source": "text",
      "content": "3.5.7 MR5 (MA[7:0]=05 ) - IO Settings",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 62,
      "source": "text",
      "content": "Table 35 â MR5 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 62,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 62,
      "source": "text",
      "content": "Pull-Down TDQS PODTM Pull-up",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 62,
      "source": "text",
      "content": "Output Driver Impedance Enable Support Output Driver Impedance",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 62,
      "source": "text",
      "content": "Table 36 â MR5 Register Definition",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 62,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 62,
      "source": "text",
      "content": "Output W OP[0] 0 : Normal Operation (Default)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 62,
      "source": "text",
      "content": "Disable 1 B: Outputs Disabled",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 62,
      "source": "text",
      "content": "Output Driver R/W OP[2:1] B",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 62,
      "source": "text",
      "content": "Package Output Driver",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 62,
      "source": "text",
      "content": "R OP[3] 0B: Function Not Supported",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 62,
      "source": "text",
      "content": "1B: Function Supported",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 62,
      "source": "text",
      "content": "0B: Disable (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 62,
      "source": "text",
      "content": "TDQS Enable R/W OP[4]",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 62,
      "source": "text",
      "content": "0B: Disable (Default)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 62,
      "source": "text",
      "content": "Output Driver R/W OP[7:6]",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 63,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 63,
      "source": "text",
      "content": "3.5.8 MR6 (MA[7:0]=06 ) - Write Recovery Time & tRTP",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 63,
      "source": "text",
      "content": "Table 37 â MR6 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 63,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 63,
      "source": "text",
      "content": "tRTP Write Recovery Time",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 63,
      "source": "text",
      "content": "Table 38 â MR6 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 63,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 63,
      "source": "text",
      "content": "Write Recovery Time R/W OP[3:0] 0110 : 84nCK 1",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 63,
      "source": "text",
      "content": "All other encodings reserved",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 63,
      "source": "text",
      "content": "tRTP R/W OP[7:4] B 2",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 63,
      "source": "text",
      "content": "All other encodings reserved",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 63,
      "source": "text",
      "content": "NOTE 1 tWR is currently defined as 30ns across all bins, this table will convert that value into nCK configuration options",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 63,
      "source": "text",
      "content": "NOTE 2 tRTP is currently defined as 7.5ns across all bins, this table will convert that value into nCK configuration options",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 63,
      "source": "text",
      "content": "NOTE 3 Defined tWR/tRTP is not supported with data rates of 2000-2100Mbps",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 63,
      "source": "text",
      "content": "3.5.9 MR7 (MA[7:0]=07 ) - RFU",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 63,
      "source": "text",
      "content": "MR7 Register Information",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 63,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 63,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 63,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 63,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 64,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 64,
      "source": "text",
      "content": "3.5.10 MR8 (MA[7:0]=08 ) - Preamble / Postamble",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 64,
      "source": "text",
      "content": "Table 39 â MR8 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 64,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 64,
      "source": "text",
      "content": "Postamble Postamble RFU Write Preamble Settings Read Preamble Settings",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 64,
      "source": "text",
      "content": "Table 40 â MR8 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 64,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 64,
      "source": "text",
      "content": "000B: 1 tCK - 10 Pattern",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 64,
      "source": "text",
      "content": "001B: 2 tCK - 0010 Pattern",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 64,
      "source": "text",
      "content": "010B: 2 tCK - 1110 Pattern (DDR4 Style)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 64,
      "source": "text",
      "content": "011B: 3 tCK - 000010 Pattern",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 64,
      "source": "text",
      "content": "Read Preamble Settings R/W OP[2:0] 1",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 64,
      "source": "text",
      "content": "100B: 4 tCK - 00001010 Pattern",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 64,
      "source": "text",
      "content": "01B: 2 tCK - 0010 Pattern (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 64,
      "source": "text",
      "content": "Write Preamble Settings R/W OP[4:3]",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 64,
      "source": "text",
      "content": "10B: 3 tCK - 000010 Pattern",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 64,
      "source": "text",
      "content": "11B: 4 tCK - 00001010 Pattern",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 64,
      "source": "text",
      "content": "0B: 0.5 tCK - 0 Pattern",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 64,
      "source": "text",
      "content": "Read Postamble Settings R/W OP[6]",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 64,
      "source": "text",
      "content": "1B: 1.5 tCK - 010 Pattern",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 64,
      "source": "text",
      "content": "0B: 0.5 tCK - 0 Pattern",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 64,
      "source": "text",
      "content": "Write Postamble Settings R/W OP[7]",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 64,
      "source": "text",
      "content": "1B: 1.5 tCK - 000 Pattern",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 64,
      "source": "text",
      "content": "NOTE 1 Please refer to Section4.4.1 for details on the Read Preamble modes and patterns.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 64,
      "source": "text",
      "content": "3.5.11 MR9 (MA[7:0]=09 ) - VREF Configuration",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 64,
      "source": "text",
      "content": "Table 41 â MR9 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 64,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 64,
      "source": "text",
      "content": "Table 42 â MR9 Register Definition",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 64,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 64,
      "source": "text",
      "content": "0B: Normal (Default)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 65,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 65,
      "source": "text",
      "content": "3.5.12 MR10 (MA[7:0]=0A ) - VrefDQ Calibration Value",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 65,
      "source": "text",
      "content": "Table 43 â MR10 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 65,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 65,
      "source": "text",
      "content": "VrefDQ Calibration Value",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 65,
      "source": "text",
      "content": "Table 44 â MR10 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 65,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 65,
      "source": "text",
      "content": "VrefDQ Cal Value R/W OP[7:0] --Thru--",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 65,
      "source": "text",
      "content": "1111:1111 : See Table45",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 65,
      "source": "text",
      "content": "Table 45 â VrefDQ Setting Range",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 65,
      "source": "text",
      "content": "Function Operand Notes",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 0000B: 97.5% 0001 1011B: 84.0% 0011 0110B: 70.5% 0101 0001B: 57.0% 0110 1100B: 43.5%",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 0001B: 97.0% 0001 1100B: 83.5% 0011 0111B: 70.0% 0101 0010B: 56.5% 0110 1101B: 43.0%",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 0010B: 96.5% 0001 1101B: 83.0% 0011 1000B: 69.5% 0101 0011B: 56.0% 0110 1110B: 42.5%",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 0011B: 96.0% 0001 1110B: 82.5% 0011 1001B: 69.0% 0101 0100B: 55.5% 0110 1111B: 42.0%",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 0100B: 95.5% 0001 1111B: 82.0% 0011 1010B: 68.5% 0101 0101B: 55.0% 0111 0000B: 41.5%",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 0101B: 95.0% 0010 0000B: 81.5% 0011 1011B: 68.0% 0101 0110B: 54.5% 0111 0001B: 41.0%",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 0110B: 94.5% 0010 0001B: 81.0% 0011 1100B: 67.5% 0101 0111B: 54.0% 0111 0010B: 40.5%",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 0111B: 94.0% 0010 0010B: 80.5% 0011 1101B: 67.0% 0101 1000B: 53.5% 0111 0011B: 40.0%",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 1000B: 93.5% 0010 0011B: 80.0% 0011 1110B: 66.5% 0101 1001B: 53.0% 0111 0100B: 39.5%",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 1001B: 93.0% 0010 0100B: 79.5% 0011 1111B: 66.0% 0101 1010B: 52.5% 0111 0101B: 39.0%",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 1010B: 92.5% 0010 0101B: 79.0% 0100 0000B: 65.5% 0101 1011B: 52.0% 0111 0110B: 38.5%",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 1011B: 92.0% 0010 0110B: 78.5% 0100 0001B: 65.0% 0101 1100B: 51.5% 0111 0111B: 38.0%",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 1100B: 91.5% 0010 0111B: 78.0% 0100 0010B: 64.5% 0101 1101B: 51.0% 0111 1000B: 37.5%",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 65,
      "source": "text",
      "content": "Value for OP 0000 1101B: 91.0% 0010 1000B: 77.5% 0100 0011B: 64.0% 0101 1110B: 50.5% 0111 1001B: 37.0%",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 1110B: 90.5% 0010 1001B: 77.0% 0100 0100B: 63.5% 0101 1111B: 50.0% 0111 1010B: 36.5%",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 65,
      "source": "text",
      "content": "0000 1111B: 90.0% 0010 1010B: 76.5% 0100 0101B: 63.0% 0110 0000B: 49.5% 0111 1011B: 36.0%",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 65,
      "source": "text",
      "content": "0001 0000B: 89.5% 0010 1011B: 76.0% 0100 0110B: 62.5% 0110 0001B: 49.0% 0111 1100B: 35.5%",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 65,
      "source": "text",
      "content": "0001 0001B: 89.0% 0010 1100B: 75.5% 0100 0111B: 62.0% 0110 0010B: 48.5% 0111 1101B: 35.0%",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 65,
      "source": "text",
      "content": "0001 0010B: 88.5% 0010 1101B: 75.0% 0100 1000B: 61.5% 0110 0011B: 48.0%",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 65,
      "source": "text",
      "content": "0001 0011B: 88.0% 0010 1110B: 74.5% 0100 1001B: 61.0% 0110 0100B: 47.5%",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 65,
      "source": "text",
      "content": "0001 0100B: 87.5% 0010 1111B: 74.0% 0100 1010B: 60.5% 0110 0101B: 47.0%",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 65,
      "source": "text",
      "content": "0001 0101B: 87.0% 0011 0000B: 73.5% 0100 1011B: 60.0% 0110 0110B: 46.5%",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 65,
      "source": "text",
      "content": "0001 0110B: 86.5% 0011 0001B: 73.0% 0100 1100B: 59.5% 0110 0111B: 46.0%",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 65,
      "source": "text",
      "content": "0001 0111B: 86.0% 0011 0010B: 72.5% 0100 1101B: 59.0% 0110 1000B: 45.5%",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 65,
      "source": "text",
      "content": "0001 1000B: 85.5% 0011 0011B: 72.0% 0100 1110B: 58.5% 0110 1001B: 45.0%",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 65,
      "source": "text",
      "content": "0001 1001B: 85.0% 0011 0100B: 71.5% 0100 1111B: 58.0% 0110 1010B: 44.5%",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 65,
      "source": "text",
      "content": "0001 1010B: 84.5% 0011 0101B: 71.0% 0101 0000B: 57.5% 0110 1011B: 44.0%",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 66,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 66,
      "source": "text",
      "content": "3.5.13 MR11 (MA[7:0]=0B ) - Vref CA Calibration Value",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 66,
      "source": "text",
      "content": "Table 46 â MR11 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 66,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 66,
      "source": "text",
      "content": "VrefCA Calibration Value",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 66,
      "source": "text",
      "content": "Table 47 â MR11 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 66,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 66,
      "source": "text",
      "content": "VrefCA Cal Value R OP[7:0] --Thru-- 1, 2",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 66,
      "source": "text",
      "content": "0111:1111 : See Table48",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 66,
      "source": "text",
      "content": "NOTE 1 Since VREF CA Calibration setting has an explicit command (VrefCA COMMAND), it can only be programmed via that command",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 66,
      "source": "text",
      "content": "and its mode register is therefore read only.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 66,
      "source": "text",
      "content": "NOTE 2 Since CA12 is used to differentiate the VrefCA vs VrefCS command, for VrefCA OP[7] should always be equal to 0.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 66,
      "source": "text",
      "content": "Table 48 â VrefCA Setting Range",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 66,
      "source": "text",
      "content": "Function Operand Notes",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 0000B: 97.5% 0001 1011B: 84.0% 0011 0110B: 70.5% 0101 0001B: 57.0% 0110 1100B: 43.5%",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 0001B: 97.0% 0001 1100B: 83.5% 0011 0111B: 70.0% 0101 0010B: 56.5% 0110 1101B: 43.0%",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 0010B: 96.5% 0001 1101B: 83.0% 0011 1000B: 69.5% 0101 0011B: 56.0% 0110 1110B: 42.5%",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 0011B: 96.0% 0001 1110B: 82.5% 0011 1001B: 69.0% 0101 0100B: 55.5% 0110 1111B: 42.0%",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 0100B: 95.5% 0001 1111B: 82.0% 0011 1010B: 68.5% 0101 0101B: 55.0% 0111 0000B: 41.5%",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 0101B: 95.0% 0010 0000B: 81.5% 0011 1011B: 68.0% 0101 0110B: 54.5% 0111 0001B: 41.0%",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 0110B: 94.5% 0010 0001B: 81.0% 0011 1100B: 67.5% 0101 0111B: 54.0% 0111 0010B: 40.5%",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 0111B: 94.0% 0010 0010B: 80.5% 0011 1101B: 67.0% 0101 1000B: 53.5% 0111 0011B: 40.0%",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 1000B: 93.5% 0010 0011B: 80.0% 0011 1110B: 66.5% 0101 1001B: 53.0% 0111 0100B: 39.5%",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 1001B: 93.0% 0010 0100B: 79.5% 0011 1111B: 66.0% 0101 1010B: 52.5% 0111 0101B: 39.0%",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 1010B: 92.5% 0010 0101B: 79.0% 0100 0000B: 65.5% 0101 1011B: 52.0% 0111 0110B: 38.5%",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 1011B: 92.0% 0010 0110B: 78.5% 0100 0001B: 65.0% 0101 1100B: 51.5% 0111 0111B: 38.0%",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 1100B: 91.5% 0010 0111B: 78.0% 0100 0010B: 64.5% 0101 1101B: 51.0% 0111 1000B: 37.5%",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 66,
      "source": "text",
      "content": "Value for OP 0000 1101B: 91.0% 0010 1000B: 77.5% 0100 0011B: 64.0% 0101 1110B: 50.5% 0111 1001B: 37.0%",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 1110B: 90.5% 0010 1001B: 77.0% 0100 0100B: 63.5% 0101 1111B: 50.0% 0111 1010B: 36.5%",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 66,
      "source": "text",
      "content": "0000 1111B: 90.0% 0010 1010B: 76.5% 0100 0101B: 63.0% 0110 0000B: 49.5% 0111 1011B: 36.0%",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 66,
      "source": "text",
      "content": "0001 0000B: 89.5% 0010 1011B: 76.0% 0100 0110B: 62.5% 0110 0001B: 49.0% 0111 1100B: 35.5%",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 66,
      "source": "text",
      "content": "0001 0001B: 89.0% 0010 1100B: 75.5% 0100 0111B: 62.0% 0110 0010B: 48.5% 0111 1101B: 35.0%",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 66,
      "source": "text",
      "content": "0001 0010B: 88.5% 0010 1101B: 75.0% 0100 1000B: 61.5% 0110 0011B: 48.0%",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 66,
      "source": "text",
      "content": "0001 0011B: 88.0% 0010 1110B: 74.5% 0100 1001B: 61.0% 0110 0100B: 47.5%",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 66,
      "source": "text",
      "content": "0001 0100B: 87.5% 0010 1111B: 74.0% 0100 1010B: 60.5% 0110 0101B: 47.0%",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 66,
      "source": "text",
      "content": "0001 0101B: 87.0% 0011 0000B: 73.5% 0100 1011B: 60.0% 0110 0110B: 46.5%",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 66,
      "source": "text",
      "content": "0001 0110B: 86.5% 0011 0001B: 73.0% 0100 1100B: 59.5% 0110 0111B: 46.0%",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 66,
      "source": "text",
      "content": "0001 0111B: 86.0% 0011 0010B: 72.5% 0100 1101B: 59.0% 0110 1000B: 45.5%",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 66,
      "source": "text",
      "content": "0001 1000B: 85.5% 0011 0011B: 72.0% 0100 1110B: 58.5% 0110 1001B: 45.0%",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 66,
      "source": "text",
      "content": "0001 1001B: 85.0% 0011 0100B: 71.5% 0100 1111B: 58.0% 0110 1010B: 44.5%",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 66,
      "source": "text",
      "content": "0001 1010B: 84.5% 0011 0101B: 71.0% 0101 0000B: 57.5% 0110 1011B: 44.0%",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 67,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 67,
      "source": "text",
      "content": "3.5.14 MR12 (MA[7:0]=0C ) - Vref CS Calibration Value",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 67,
      "source": "text",
      "content": "Table 49 â MR12 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 67,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 67,
      "source": "text",
      "content": "VrefCS Cal Value R OP[7:0] --Thru-- 1, 2",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 67,
      "source": "text",
      "content": "1111:1111 : See Table50",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 67,
      "source": "text",
      "content": "NOTE 1 Since VREF CS Calibration setting has an explicit command (VrefCS COMMAND), it can only be programmed via that command",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 67,
      "source": "text",
      "content": "and its mode register is therefore read only.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 67,
      "source": "text",
      "content": "NOTE 2 Since CA12 is used to differentiate the VrefCA vs VrefCS command, for VrefCS OP[7] should always be equal to 1.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 67,
      "source": "text",
      "content": "Table 50 â VrefCS Setting Range",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 67,
      "source": "text",
      "content": "Function Operand Notes",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 0000B: 97.5% 1001 1011B: 84.0% 1011 0110B: 70.5% 1101 0001B: 57.0% 1110 1100B: 43.5%",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 0001B: 97.0% 1001 1100B: 83.5% 1011 0111B: 70.0% 1101 0010B: 56.5% 1110 1101B: 43.0%",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 0010B: 96.5% 1001 1101B: 83.0% 1011 1000B: 69.5% 1101 0011B: 56.0% 1110 1110B: 42.5%",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 0011B: 96.0% 1001 1110B: 82.5% 1011 1001B: 69.0% 1101 0100B: 55.5% 1110 1111B: 42.0%",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 0100B: 95.5% 1001 1111B: 82.0% 1011 1010B: 68.5% 1101 0101B: 55.0% 1111 0000B: 41.5%",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 0101B: 95.0% 1010 0000B: 81.5% 1011 1011B: 68.0% 1101 0110B: 54.5% 1111 0001B: 41.0%",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 0110B: 94.5% 1010 0001B: 81.0% 1011 1100B: 67.5% 1101 0111B: 54.0% 1111 0010B: 40.5%",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 0111B: 94.0% 1010 0010B: 80.5% 1011 1101B: 67.0% 1101 1000B: 53.5% 1111 0011B: 40.0%",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 1000B: 93.5% 1010 0011B: 80.0% 1011 1110B: 66.5% 1101 1001B: 53.0% 1111 0100B: 39.5%",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 1001B: 93.0% 1010 0100B: 79.5% 1011 1111B: 66.0% 1101 1010B: 52.5% 1111 0101B: 39.0%",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 1010B: 92.5% 1010 0101B: 79.0% 1100 0000B: 65.5% 1101 1011B: 52.0% 1111 0110B: 38.5%",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 1011B: 92.0% 1010 0110B: 78.5% 1100 0001B: 65.0% 1101 1100B: 51.5% 1111 0111B: 38.0%",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 1100B: 91.5% 1010 0111B: 78.0% 1100 0010B: 64.5% 1101 1101B: 51.0% 1111 1000B: 37.5%",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 67,
      "source": "text",
      "content": "Value for OP 1000 1101B: 91.0% 1010 1000B: 77.5% 1100 0011B: 64.0% 1101 1110B: 50.5% 1111 1001B: 37.0%",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 1110B: 90.5% 1010 1001B: 77.0% 1100 0100B: 63.5% 1101 1111B: 50.0% 1111 1010B: 36.5%",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 67,
      "source": "text",
      "content": "1000 1111B: 90.0% 1010 1010B: 76.5% 1100 0101B: 63.0% 1110 0000B: 49.5% 1111 1011B: 36.0%",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 67,
      "source": "text",
      "content": "1001 0000B: 89.5% 1010 1011B: 76.0% 1100 0110B: 62.5% 1110 0001B: 49.0% 1111 1100B: 35.5%",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 67,
      "source": "text",
      "content": "1001 0001B: 89.0% 1010 1100B: 75.5% 1100 0111B: 62.0% 1110 0010B: 48.5% 1111 1101B: 35.0%",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 67,
      "source": "text",
      "content": "1001 0010B: 88.5% 1010 1101B: 75.0% 1100 1000B: 61.5% 1110 0011B: 48.0%",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 67,
      "source": "text",
      "content": "1001 0011B: 88.0% 1010 1110B: 74.5% 1100 1001B: 61.0% 1110 0100B: 47.5%",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 67,
      "source": "text",
      "content": "1001 0100B: 87.5% 1010 1111B: 74.0% 1100 1010B: 60.5% 1110 0101B: 47.0%",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 67,
      "source": "text",
      "content": "1001 0101B: 87.0% 1011 0000B: 73.5% 1100 1011B: 60.0% 1110 0110B: 46.5%",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 67,
      "source": "text",
      "content": "1001 0110B: 86.5% 1011 0001B: 73.0% 1100 1100B: 59.5% 1110 0111B: 46.0%",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 67,
      "source": "text",
      "content": "1001 0111B: 86.0% 1011 0010B: 72.5% 1100 1101B: 59.0% 1110 1000B: 45.5%",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 67,
      "source": "text",
      "content": "1001 1000B: 85.5% 1011 0011B: 72.0% 1100 1110B: 58.5% 1110 1001B: 45.0%",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 67,
      "source": "text",
      "content": "1001 1001B: 85.0% 1011 0100B: 71.5% 1100 1111B: 58.0% 1110 1010B: 44.5%",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 67,
      "source": "text",
      "content": "1001 1010B: 84.5% 1011 0101B: 71.0% 1101 0000B: 57.5% 1110 1011B: 44.0%",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 68,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 68,
      "source": "text",
      "content": "3.5.15 MR13 (MA [7:0] = 0D ) - tCCD_L",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 68,
      "source": "text",
      "content": "Table 51 â MR13 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 68,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 68,
      "source": "text",
      "content": "RFU tCCD_L / tCCD_L_WR / tDLLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 68,
      "source": "text",
      "content": "Table 52 â MR13 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 68,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 68,
      "source": "text",
      "content": "tCCD_L / tCCD_L_WR / B",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 68,
      "source": "text",
      "content": "Table 53 â tCCD_L/tCCD_L_WR/tDLLK Encoding Details",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 68,
      "source": "text",
      "content": "tCCD_L.min tCCD_L_WR.min tDLLK.min",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 68,
      "source": "text",
      "content": "Function OP[3:0] Details Notes",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 68,
      "source": "text",
      "content": "2000Mbps< Data Rate â¤ 2100Mbps &",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 68,
      "source": "text",
      "content": "Data Rate = 3200Mbps",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 68,
      "source": "text",
      "content": "0001 9 36 1024 3200Mbps< Data Rate â¤ 3600Mbps",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 68,
      "source": "text",
      "content": "0010 10 40 1280 3600Mbps< Data Rate â¤ 4000Mbps",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 68,
      "source": "text",
      "content": "0011 11 44 1280 4000Mbps< Data Rate â¤ 4400Mbps",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 68,
      "source": "text",
      "content": "0100 12 48 1536 4400Mbps< Data Rate â¤ 4800Mbps",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 68,
      "source": "text",
      "content": "tDLLK 0101 13 52 1536 4800Mbps< Data Rate â¤ 5200Mbps 1",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 68,
      "source": "text",
      "content": "0110 14 56 1792 5200Mbps< Data Rate â¤ 5600Mbps",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 68,
      "source": "text",
      "content": "0111 15 60 1792 5600Mbps< Data Rate â¤ 6000Mbps",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 68,
      "source": "text",
      "content": "1000 16 64 2048 6000Mbps< Data Rate â¤ 6400Mbps",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 68,
      "source": "text",
      "content": "... All other encodings Reserved",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 68,
      "source": "text",
      "content": "NOTE 1 tCCD_L /tCCD_L_WR/tDLLK should be programmed according to the value defined in the AC parametric tables, 520 through 522,",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 68,
      "source": "text",
      "content": "per operating frequency.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 69,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 69,
      "source": "text",
      "content": "3.5.16 MR14 (MA[7:0]=0E ) - Transparency ECC Configuration",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 69,
      "source": "text",
      "content": "Table 54 â MR14 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 69,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 69,
      "source": "text",
      "content": "ECS Mode Code Word RFU CID3 CID2 CID1 CID0",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 69,
      "source": "text",
      "content": "Table 55 â MR14 Register Definition",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 69,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 69,
      "source": "text",
      "content": "ECS Error Register Index R/W OP[3:0] CID[3:0] 1,2,3,4",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 69,
      "source": "text",
      "content": "0B: ECS counts Rows with errors",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 69,
      "source": "text",
      "content": "Code Word/Row Count R/W OP[5] 1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 69,
      "source": "text",
      "content": "1B: ECS counts Code words with errors",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 69,
      "source": "text",
      "content": "0B: Normal (Default)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 69,
      "source": "text",
      "content": "ECS Reset Counter W OP[6] 1,4",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 69,
      "source": "text",
      "content": "1B: Reset ECC Counter",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 69,
      "source": "text",
      "content": "0B: Manual ECS Mode Disabled (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 69,
      "source": "text",
      "content": "ECS Mode R/W OP[7] 1",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 69,
      "source": "text",
      "content": "1B: Manual ECS Mode Enabled",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 69,
      "source": "text",
      "content": "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 69,
      "source": "text",
      "content": "the MR14 through MR20 transparency data.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 69,
      "source": "text",
      "content": "NOTE 2 CID[3:0] encoding is based on the stack height of the device and varies depending on the number of dies in the stack.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 69,
      "source": "text",
      "content": "NOTE 3 For Monolithic DDR5, CID[3:0] should be set to 0.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 69,
      "source": "text",
      "content": "NOTE 4 ECS stands for Error Check Scrub operation.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 70,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 70,
      "source": "text",
      "content": "3.5.17 MR15 (MA[7:0]=0F ) - Transparency ECC Threshold per Gb of Memory Cells",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 70,
      "source": "text",
      "content": "and Automatic ECS in Self Refresh",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 70,
      "source": "text",
      "content": "Table 56 â MR15 Register Information",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 70,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 70,
      "source": "text",
      "content": "RFU ECS in Self ECS Error Threshold Count (ETC)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 70,
      "source": "text",
      "content": "Table 57 â MR15 Register Definition",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 70,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 70,
      "source": "text",
      "content": "011 B: 256 (Default)",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 70,
      "source": "text",
      "content": "Count (ETC) 100 : 1024",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 70,
      "source": "text",
      "content": "0 : Automatic ECS disabled in Self-Refresh in",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 70,
      "source": "text",
      "content": "Automatic ECS in Self Manual ECS mode (default)",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 70,
      "source": "text",
      "content": "Refresh 1 : Automatic ECS enabled in Self-Refresh in",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 70,
      "source": "text",
      "content": "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 70,
      "source": "text",
      "content": "the MR14 through MR20 transparency data.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 70,
      "source": "text",
      "content": "NOTE 2 DDR5 performs Automatic ECS operation while in Self-Refresh mode either by enabling MR15:OP[3]=1 (Automatic ECS in Self-",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 70,
      "source": "text",
      "content": "Refresh enable) or disabling MR14:OP[7]=0 (Automatic ECS mode enable).",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 70,
      "source": "text",
      "content": "NOTE 3 If the Automatic ECS in Self-Refresh is enabled, transparency mode-registers updated cannot be controlled by the number of Manual",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 70,
      "source": "text",
      "content": "ECS operation MPC command since the ECS counter is increased by both manual ECS command and the Automatic ECS Operation",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 70,
      "source": "text",
      "content": "in Self-Refresh mode.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 70,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 70,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 71,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 71,
      "source": "text",
      "content": "3.5.18 MR16 (MA [7:0] = 10 ) - Row Address with Max Errors 1",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 71,
      "source": "text",
      "content": "Table 58 â MR16 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 71,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 71,
      "source": "text",
      "content": "R7 R6 R5 R4 R3 R2 R1 R0",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 71,
      "source": "text",
      "content": "Table 59 â MR16 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 71,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 71,
      "source": "text",
      "content": "Max Row Error Address Contains 8 bits of the row address with the",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 71,
      "source": "text",
      "content": "R[7:0] highest error count",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 71,
      "source": "text",
      "content": "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 71,
      "source": "text",
      "content": "the MR14 through MR20 transparency data",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 71,
      "source": "text",
      "content": "3.5.19 MR17 (MA [7:0] = 11 ) - Row Address with Max Errors 2",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 71,
      "source": "text",
      "content": "Table 60 â MR17 Register Information",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 71,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 71,
      "source": "text",
      "content": "R15 R14 R13 R12 R11 R10 R9 R8",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 71,
      "source": "text",
      "content": "Table 61 â MR17 Register Definition",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 71,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 71,
      "source": "text",
      "content": "Max Row Error Address Contains 8 bits of the row address with the",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 71,
      "source": "text",
      "content": "R[15:8] highest error count",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 71,
      "source": "text",
      "content": "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 71,
      "source": "text",
      "content": "the MR14 through MR20 transparency data",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 71,
      "source": "text",
      "content": "3.5.20 MR18 (MA [7:0] = 12 ) - Row Address with Max Errors 3",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 71,
      "source": "text",
      "content": "Table 62 â MR18 Register Information",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 71,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 71,
      "source": "text",
      "content": "RFU BG2 BG1 BG0 BA1 BA0 R17 R16",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 71,
      "source": "text",
      "content": "Table 63 â MR18 Register Definition",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 71,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 71,
      "source": "text",
      "content": "Max Row Error Address Contains 8 bits of the row address with the",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 71,
      "source": "text",
      "content": "BG[2:0],BA[1,0], R[17,16] highest error count",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 71,
      "source": "text",
      "content": "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 71,
      "source": "text",
      "content": "the MR14 through MR20 transparency data",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 72,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 72,
      "source": "text",
      "content": "3.5.21 MR19 (MA [7:0] = 13 ) - Max Row Error Count",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 72,
      "source": "text",
      "content": "Table 64 â MR19 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 72,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 72,
      "source": "text",
      "content": "RFU RFU REC5 REC4 REC3 REC2 REC1 REC0",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 72,
      "source": "text",
      "content": "Table 65 â MR19 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 72,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 72,
      "source": "text",
      "content": "Max Row Error Count Contains number of errors within the row with the",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 72,
      "source": "text",
      "content": "REC[5:0] most errors",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 72,
      "source": "text",
      "content": "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 72,
      "source": "text",
      "content": "the MR14 through MR20 transparency data.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 72,
      "source": "text",
      "content": "3.5.22 MR20 (MA [7:0] = 14 ) - Error Count (EC)",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 72,
      "source": "text",
      "content": "Table 66 â MR20 Register Information",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 72,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 72,
      "source": "text",
      "content": "EC7 EC6 EC5 EC4 EC3 EC2 EC1 EC0",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 72,
      "source": "text",
      "content": "Table 67 â MR20 Register Definition",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 72,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 72,
      "source": "text",
      "content": "Error Count EC[7:0] R OP[7:0] Contains the error count range data 1",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 72,
      "source": "text",
      "content": "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 72,
      "source": "text",
      "content": "the MR14 through MR20 transparency data.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 72,
      "source": "text",
      "content": "3.5.23 MR21 (MA [7:0] = 15 ) - RFU",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 72,
      "source": "text",
      "content": "3.5.24 MR22 (MA [7:0] = 16 ) - RFU",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 73,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 73,
      "source": "text",
      "content": "3.5.25 MR23 (MA [7:0] = 17 ) - PPR Settings",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 73,
      "source": "text",
      "content": "Table 68 â MR23 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 73,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 73,
      "source": "text",
      "content": "Table 69 â MR23 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 73,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 73,
      "source": "text",
      "content": "3.5.26 MR24 (MA [7:0] = 18 ) - PPR Guard Key",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 73,
      "source": "text",
      "content": "Table 70 â MR24 Register Information",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 73,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 73,
      "source": "text",
      "content": "Table 71 â MR24 Register Definition",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 73,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 73,
      "source": "text",
      "content": "PPR Guard Key W OP[7:0] See Section4.29 for Sequence",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 74,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 74,
      "source": "text",
      "content": "3.5.27 MR25 (MA[7:0]=19 ) - Read Training Mode Settings",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 74,
      "source": "text",
      "content": "Table 72 â MR25 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 74,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 74,
      "source": "text",
      "content": "RFU Burst Mode Pattern Pattern Pattern",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 74,
      "source": "text",
      "content": "Table 73 â MR25 Register Definition",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 74,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 74,
      "source": "text",
      "content": "Read Training 0B: Serial",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 74,
      "source": "text",
      "content": "Pattern Format 1B: LFSR",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 74,
      "source": "text",
      "content": "LFSR0 Pattern Option R/W OP[1]",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 74,
      "source": "text",
      "content": "LFSR1 Pattern Option R/W OP[2]",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 74,
      "source": "text",
      "content": "0B: MRR command based (Default)",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 74,
      "source": "text",
      "content": "Continuous Burst Mode R/W OP[3]",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 74,
      "source": "text",
      "content": "1B: Continuous Burst Output",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 74,
      "source": "text",
      "content": "3.5.28 MR26 (MA[7:0]=1A ) - Read Pattern Data0 / LFSR0",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 74,
      "source": "text",
      "content": "Table 74 â MR26 Register Information",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 74,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 74,
      "source": "text",
      "content": "Read Training Pattern Data0 / LFSR0 Seed",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 74,
      "source": "text",
      "content": "Table 75 â MR26 Register Information",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 74,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 74,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 0 R/W OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 74,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 1 R/W OP[1]",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 74,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 2 R/W OP[2]",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 74,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 3 R/W OP[3] UI<7:0> data for serial mode,",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 74,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 4 R/W OP[4] LFSR0 seed for LFSR mode",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 74,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 5 R/W OP[5]",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 74,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 6 R/W OP[6]",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 74,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 7 R/W OP[7]",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 74,
      "source": "text",
      "content": "NOTE 1 The default value for the Read Training Pattern Data0/LFSR0 register setting is: 0x5A.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 75,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 75,
      "source": "text",
      "content": "3.5.29 MR27 (MA[7:0]=1B ) - Read Pattern Data1 / LFSR1",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 75,
      "source": "text",
      "content": "Table 76 â MR27 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 75,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 75,
      "source": "text",
      "content": "Read Training Pattern Data1 / LFSR1 Seed",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 75,
      "source": "text",
      "content": "Table 77 â MR27 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 75,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 75,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 8 R/W OP[0]",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 75,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 9 R/W OP[1]",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 75,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 10 R/W OP[2]",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 75,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 11 R/W OP[3] UI<15:8> data for serial mode,",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 75,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 12 R/W OP[4] LFSR1 seed for LFSR mode",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 75,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 13 R/W OP[5]",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 75,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 14 R/W OP[6]",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 75,
      "source": "text",
      "content": "Read Pattern / LFSR Seed UI 15 R/W OP[7]",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 75,
      "source": "text",
      "content": "NOTE 1 The default value for the Read Training Pattern Data1/LFSR1 register setting is: 0x3C.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 76,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 76,
      "source": "text",
      "content": "3.5.30 MR28 (MA[7:0]=1C ) - Read Pattern Invert DQL7:0 (DQ7:0)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 76,
      "source": "text",
      "content": "Table 78 â MR28 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 76,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 76,
      "source": "text",
      "content": "Read Training Pattern Invert DQL7:0 (DQ7:0)",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 76,
      "source": "text",
      "content": "Table 79 â MR28 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 76,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 76,
      "source": "text",
      "content": "R/W OP[0] 0 : Normal",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 76,
      "source": "text",
      "content": "R/W OP[1] 0 : Normal",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 76,
      "source": "text",
      "content": "R/W OP[2] 0 : Normal",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 76,
      "source": "text",
      "content": "R/W OP[3] 0 : Normal",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 76,
      "source": "text",
      "content": "R/W OP[4] 0 : Normal",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 76,
      "source": "text",
      "content": "R/W OP[5] 0 : Normal",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 76,
      "source": "text",
      "content": "R/W OP[6] 0 : Normal",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 76,
      "source": "text",
      "content": "R/W OP[7] 0 : Normal",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 76,
      "source": "text",
      "content": "NOTE 1 The default value for the Read Training Pattern Invert DQL7:0 (DQ7:0) register setting is: 0x00.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 77,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 77,
      "source": "text",
      "content": "3.5.31 MR29 (MA[7:0]= D ) - Read Pattern Invert DQU7:0 (DQ15:8)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 77,
      "source": "text",
      "content": "Table 80 â MR29 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 77,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 77,
      "source": "text",
      "content": "Read Training Pattern Invert DQU7:0 (DQ15:8)",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 77,
      "source": "text",
      "content": "Table 81 â MR29 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 77,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 77,
      "source": "text",
      "content": "R/W OP[0] 0 : Normal",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 77,
      "source": "text",
      "content": "R/W OP[1] 0 : Normal",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 77,
      "source": "text",
      "content": "R/W OP[2] 0 : Normal",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 77,
      "source": "text",
      "content": "R/W OP[3] 0 : Normal",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 77,
      "source": "text",
      "content": "DQ Invert 1 B: Invert",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 77,
      "source": "text",
      "content": "(Upper DQ Bits) DQU4 (DQ12)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 77,
      "source": "text",
      "content": "R/W OP[4] 0 : Normal",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 77,
      "source": "text",
      "content": "R/W OP[5] 0 : Normal",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 77,
      "source": "text",
      "content": "R/W OP[6] 0 : Normal",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 77,
      "source": "text",
      "content": "R/W OP[7] 0 : Normal",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 77,
      "source": "text",
      "content": "NOTE 1 The default value for the Read Training Pattern Invert DQU7:0 (DQ15:8) register setting is: 0x00.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 78,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 78,
      "source": "text",
      "content": "3.5.32 MR30 (MA[7:0]=1E ) - Read LFSR Assignments",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 78,
      "source": "text",
      "content": "Table 82 â MR30 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 78,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 78,
      "source": "text",
      "content": "LFSR LFSR LFSR LFSR LFSR LFSR LFSR LFSR",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 78,
      "source": "text",
      "content": "Assignment Assignment Assignment Assignment Assignment Assignment Assignment Assignment",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 78,
      "source": "text",
      "content": "DQL7/ DQL6/ DQL5/ DQL4/ DQL3/ DQL2/ DQL1/ DQL0/",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 78,
      "source": "text",
      "content": "DQU7 DQU6 DQU5 DQU4 DQU3 DQU2 DQU1 DQU0",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 78,
      "source": "text",
      "content": "Table 83 â MR30 Register Definition",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 78,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 78,
      "source": "text",
      "content": "LFSR Assignment 0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 78,
      "source": "text",
      "content": "DQL0/DQU0 1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 78,
      "source": "text",
      "content": "LFSR Assignment 0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 78,
      "source": "text",
      "content": "DQL1/DQU1 1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 78,
      "source": "text",
      "content": "LFSR Assignment 0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 78,
      "source": "text",
      "content": "DQL2/DQU2 1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 78,
      "source": "text",
      "content": "LFSR Assignment 0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 78,
      "source": "text",
      "content": "DQL3/DQU3 1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 78,
      "source": "text",
      "content": "LFSR Assignment 0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 78,
      "source": "text",
      "content": "DQL4/DQU4 1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 78,
      "source": "text",
      "content": "LFSR Assignment 0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 78,
      "source": "text",
      "content": "DQL5/DQU5 1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 78,
      "source": "text",
      "content": "LFSR Assignment 0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 78,
      "source": "text",
      "content": "DQL6/DQU6 1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 78,
      "source": "text",
      "content": "LFSR Assignment 0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 78,
      "source": "text",
      "content": "DQL7/DQU7 1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 78,
      "source": "text",
      "content": "NOTE 1 The default value for the Read LFSR Assignments register setting is: 0xFE.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 78,
      "source": "text",
      "content": "3.5.33 MR31 (MA[7:0]=1F ) - Read Training Pattern Address",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 78,
      "source": "text",
      "content": "Table 84 â MR31 Register Information",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 78,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 78,
      "source": "text",
      "content": "Read Training Pattern Address",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 78,
      "source": "text",
      "content": "Table 85 â MR31 Register Definition",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 78,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 78,
      "source": "text",
      "content": "This MR address is reserved. There are no",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 78,
      "source": "text",
      "content": "specific register fields associated with this",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 78,
      "source": "text",
      "content": "Read Training address. In response to the MRR to this address",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 78,
      "source": "text",
      "content": "Pattern Address the DRAM shall send the BL16 read training",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 78,
      "source": "text",
      "content": "pattern. All 8 bits associated with this MR address",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 79,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 79,
      "source": "text",
      "content": "3.5.34 MR32 (MA[7:0]=20 ) - CK & CS ODT",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 79,
      "source": "text",
      "content": "Table 86 â MR32 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 79,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 79,
      "source": "text",
      "content": "Table 87 â MR32 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 79,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 79,
      "source": "text",
      "content": "000 : RTT_OFF (Disable) Group A default",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 79,
      "source": "text",
      "content": "CK ODT R OP[2:0] B 1",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 79,
      "source": "text",
      "content": "111 : RZQ/6 (40) Group B default",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 79,
      "source": "text",
      "content": "000 : RTT_OFF (Disable) Group A default",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 79,
      "source": "text",
      "content": "CS ODT R OP[5:3] 011 : RZQ/2 (120) 1",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 79,
      "source": "text",
      "content": "111 : RZQ/6 (40) Group B default",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 79,
      "source": "text",
      "content": "R OP[6] 0 : Strap Configured to Group A 2",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 79,
      "source": "text",
      "content": "1 : Strap Configured to Group B",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 79,
      "source": "text",
      "content": "NOTE 1 This mode register is programmed via an explicit MPC command only.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 79,
      "source": "text",
      "content": "NOTE 2 Strapping for ODT on Command and Address. The DRAM applies to Group A settings if the CA_ODT pin is connected to VSS and",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 79,
      "source": "text",
      "content": "applies Group B settings if the pin is connected to VDD. This MR is used to confirm the DRAMâs setting for that configuration.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 79,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 79,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 80,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 80,
      "source": "text",
      "content": "3.5.35 MR33 (MA[7:0]=21 ) - CA & DQS_PARK ODT",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 80,
      "source": "text",
      "content": "Table 88 â MR33 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 80,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 80,
      "source": "text",
      "content": "RFU DQS_RTT_PARK CA ODT",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 80,
      "source": "text",
      "content": "Table 89 â MR33 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 80,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 80,
      "source": "text",
      "content": "000 : RTT_OFF (Disable) Group A default",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 80,
      "source": "text",
      "content": "CA ODT R OP[2:0] 011 : RZQ/2 (120) 1",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 80,
      "source": "text",
      "content": "100 : RZQ/3 (80) Group B default",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 80,
      "source": "text",
      "content": "000 : RTT_OFF default",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 80,
      "source": "text",
      "content": "DQS_RTT_PARK R OP[5:3] B 1",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 80,
      "source": "text",
      "content": "NOTE 1 This mode register is programmed via an explicit MPC command only.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 80,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 80,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 81,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 81,
      "source": "text",
      "content": "3.5.36 MR34 (MA[7:0]=22 ) - RTT_PARK & RTT_WR",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 81,
      "source": "text",
      "content": "Table 90 â MR34 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 81,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 81,
      "source": "text",
      "content": "Table 91 â MR34 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 81,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 81,
      "source": "text",
      "content": "000 : RTT_OFF default",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 81,
      "source": "text",
      "content": "RTT_PARK R OP[2:0] B 1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 81,
      "source": "text",
      "content": "001 : RZQ (240) default",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 81,
      "source": "text",
      "content": "RTT_WR R/W OP[5:3] B",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 81,
      "source": "text",
      "content": "NOTE 1 This mode register is programmed via an explicit MPC command only.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 82,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 82,
      "source": "text",
      "content": "3.5.37 MR35 (MA[7:0]=23 ) - RTT_NOM_WR & RTT_NOM_RD",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 82,
      "source": "text",
      "content": "Table 92 â MR35 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 82,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 82,
      "source": "text",
      "content": "RFU RTT_NOM_RD RTT_NOM_WR",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 82,
      "source": "text",
      "content": "Table 93 â MR35 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 82,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 82,
      "source": "text",
      "content": "011 : RZQ/3 (80) default",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 82,
      "source": "text",
      "content": "RTT_NOM_WR R/W OP[2:0] B",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 82,
      "source": "text",
      "content": "011 : RZQ/3 (80) default",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 82,
      "source": "text",
      "content": "RTT_NOM_RD R/W OP[5:3] B",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 82,
      "source": "text",
      "content": "3.5.38 MR36 (MA[7:0]=24 ) - RTT Loopback",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 82,
      "source": "text",
      "content": "Table 94 â MR36 Register Information",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 82,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 82,
      "source": "text",
      "content": "Table 95 â MR36 Register Definition",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 82,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 82,
      "source": "text",
      "content": "000 : RTT_OFF Default",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 82,
      "source": "text",
      "content": "RTT Loopback R/W OP[2:0] B 1",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 82,
      "source": "text",
      "content": "NOTE 1 When Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode this configuration. When Loopback",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 82,
      "source": "text",
      "content": "is enabled, it is in driver mode.",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 83,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 83,
      "source": "text",
      "content": "3.5.39 MR37 (MA[7:0]= 25 ) - ODTL Write Control Offset",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 83,
      "source": "text",
      "content": "This byte is setup to allow the host controller to push out or pull in the Write RTT enable time",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 83,
      "source": "text",
      "content": "(tODTLon_WR) or the Write RTT disable time (tODTLoff_WR) outside of the default setting. The default",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 83,
      "source": "text",
      "content": "state is based on internal DRAM design and is defined in Table386 in the ODT Configuration section. The",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 83,
      "source": "text",
      "content": "DRAM is not responsible for inappropriate states set by the host controller using this register.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 83,
      "source": "text",
      "content": "Table 96 â MR37 Register Information",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 83,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 83,
      "source": "text",
      "content": "RFU ODTLoff_WR_Offset ODTLon_WR_Offset",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 83,
      "source": "text",
      "content": "Table 97 â MR37 Register Definition",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 83,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 83,
      "source": "text",
      "content": "ODTLon_WR_Offset R/W OP[2:0] 011 : -2 Clocks",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 83,
      "source": "text",
      "content": "100 : -1 Clock - Default",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 83,
      "source": "text",
      "content": "ODTLoff_WR_Offset R/W OP[5:3] B",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 83,
      "source": "text",
      "content": "101 : 0 Clock - Default",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 84,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 84,
      "source": "text",
      "content": "3.5.40 MR38 (MA[7:0]=26 ) - ODTL NT Write Control Offset",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 84,
      "source": "text",
      "content": "This byte is setup to allow the host controller to push out or pull in the Non-Target Write RTT enable time",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 84,
      "source": "text",
      "content": "(tODTLon_WR_NT) or the Non-Target Write RTT disable time (tODTLoff_WR_NT) outside of the",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 84,
      "source": "text",
      "content": "default setting. The default state is based on internal DRAM design and is defined in Table386in the ODT",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 84,
      "source": "text",
      "content": "Configuration section. The DRAM is not responsible for inappropriate states set by the host controller",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 84,
      "source": "text",
      "content": "using this register.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 84,
      "source": "text",
      "content": "Table 98 â MR38 Register Information",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 84,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 84,
      "source": "text",
      "content": "RFU ODTLoff_WR_NT_Offset ODTLon_WR_NT_Offset",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 84,
      "source": "text",
      "content": "Table 99 â MR38 Register Definition",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 84,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 84,
      "source": "text",
      "content": "ODTLon_WR_NT_Offset R/W OP[2:0] 011 : -2 Clocks",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 84,
      "source": "text",
      "content": "100 : -1 Clock - Default",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 84,
      "source": "text",
      "content": "ODTLoff_WR_NT_Offset R/W OP[5:3] B",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 84,
      "source": "text",
      "content": "101 : 0 Clock - Default",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 85,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 85,
      "source": "text",
      "content": "3.5.41 MR39 (MA[7:0]=27 ) - ODTL NT Read Control Offset",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 85,
      "source": "text",
      "content": "This byte is setup to allow the host controller to push out or pull in the Non-Target Read RTT enable time",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 85,
      "source": "text",
      "content": "(tODTLon_RD_NT) or the Non-Target Read RTT disable time (tODTLoff_RD_NT) outside of the default",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 85,
      "source": "text",
      "content": "setting. The default state is based on internal DRAM design and is defined in Table386 in the ODT",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 85,
      "source": "text",
      "content": "Configuration section. The DRAM is not responsible for inappropriate states set by the host controller",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 85,
      "source": "text",
      "content": "using this register.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 85,
      "source": "text",
      "content": "Table 100 â MR39 Register Information",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 85,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 85,
      "source": "text",
      "content": "RFU ODTLoff_RD_NT_Offset ODTLon_RD_NT_Offset",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 85,
      "source": "text",
      "content": "Table 101 â MR39 Register Definition",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 85,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 85,
      "source": "text",
      "content": "ODTLon_RD_NT_Offset R/W OP[2:0] 011 : -2 Clocks",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 85,
      "source": "text",
      "content": "100 : -1 Clock - Default",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 85,
      "source": "text",
      "content": "ODTLoff_RD_NT_Offset 011 : +2 Clocks",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 85,
      "source": "text",
      "content": "101 : 0 Clock - Default",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 86,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 86,
      "source": "text",
      "content": "3.5.42 MR40 (MA[7:0]=28 ) - Read DQS Offset Timing",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 86,
      "source": "text",
      "content": "This byte is used for configuring the DRAM to support different HOST receiver designs.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 86,
      "source": "text",
      "content": "Table 102 â MR40 Register Information",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 86,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 86,
      "source": "text",
      "content": "RFU Read DQS offset timing",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 86,
      "source": "text",
      "content": "Table 103 â MR40 Register Definition",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 86,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 86,
      "source": "text",
      "content": "000 : 0 Clock (DEFAUL)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 86,
      "source": "text",
      "content": "Read DQS offset timing R/W OP[2:0] B",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 86,
      "source": "text",
      "content": "When operating at low speed (CL <= 30), tRPRE + Read DQS Offset >= 5 Clocks cannot be supported.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 86,
      "source": "text",
      "content": "Table 104 â Operation at Low Speed",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 86,
      "source": "text",
      "content": "tRPRE D Q S Offset 0 1 2 3",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 86,
      "source": "text",
      "content": "3.5.43 MR41 (MA[7:0]=29 ) - RFU",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 87,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 87,
      "source": "text",
      "content": "3.5.44 MR42 (MA[7:0]=2A ) - DCA Types Supported",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 87,
      "source": "text",
      "content": "This byte is used for configuring DCA.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 87,
      "source": "text",
      "content": "Table 105 â MR42 Register Information",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 87,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 87,
      "source": "text",
      "content": "RFU DCA Training Assist Mode DCA Types Supported",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 87,
      "source": "text",
      "content": "Table 106 â MR42 Register Definition",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 87,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 87,
      "source": "text",
      "content": "00B: Device does not support DCA",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 87,
      "source": "text",
      "content": "01B: Device supports DCA for single/two-phase",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 87,
      "source": "text",
      "content": "DCA Types Supported R OP[1:0] internal clock(s)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 87,
      "source": "text",
      "content": "10B: Device supports DCA for 4-phase internal",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 87,
      "source": "text",
      "content": "00B: Disable (default)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 87,
      "source": "text",
      "content": "01B: MRR (or Read) synchronized with IBCLK is",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 87,
      "source": "text",
      "content": "DCA Training Assist Mode R/W OP[3:2] blocked 1,2,3,4",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 87,
      "source": "text",
      "content": "10B: MRR (or Read) synchronized with ICLK is",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 87,
      "source": "text",
      "content": "NOTE 1 When âMRR (or Read) synchronized with IBCLK is blockedâ is set by MR42 OP[3:2]=01b, DQs caused by MRR (or Read)",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 87,
      "source": "text",
      "content": "synchronized with IBCLK are driven HIGH.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 87,
      "source": "text",
      "content": "NOTE 2 When âMRR (or Read) synchronized with ICLK is blockedâ is set by MR42 OP[3:2]=10b, DQs caused by MRR (or Read)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 87,
      "source": "text",
      "content": "synchronized with ICLK are driven HIGH.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 87,
      "source": "text",
      "content": "NOTE 3 DQS_t/DQS_c output normal toggling waveforms meaning that DQS_t/DQS_c are not affected by the settings of DCA Assist Mode",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 87,
      "source": "text",
      "content": "NOTE 4 The CRC function is not supported during DCA Training Assist Mode.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 87,
      "source": "text",
      "content": "NOTE 5 DCA Training Assist Mode is only supported by DRAMs with DCAs that have 4-phase internal clocks",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 88,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 88,
      "source": "text",
      "content": "3.5.45 MR43 (MA[7:0]=2B ) - DCA Settings 1",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 88,
      "source": "text",
      "content": "This byte is used for configuring TRR",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 88,
      "source": "text",
      "content": "Table 107 â MR43 Register Information",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 88,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 88,
      "source": "text",
      "content": "Sign Bit for Sign Bit for DCA for single/two-phase clock(s) or QCLK in",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 88,
      "source": "text",
      "content": "DCA for IBCLK in 4-phase clocks",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 88,
      "source": "text",
      "content": "OP[6:4] OP[2:0] 4-phase clocks",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 88,
      "source": "text",
      "content": "Table 108 â MR43 Register Definition",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 88,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 88,
      "source": "text",
      "content": "000 : DCA step +0 (default)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 88,
      "source": "text",
      "content": "DCA for single/two-phase 010 B: DCA step +2",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 88,
      "source": "text",
      "content": "clock(s) or QCLK in 4- W OP[2:0] 011 : DCA step +3 1",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 88,
      "source": "text",
      "content": "phase clocks 100 : DCA step +4",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 88,
      "source": "text",
      "content": "0 : Positive Offset (default)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 88,
      "source": "text",
      "content": "Sign Bit for OP[2:0] W OP[3] B 1",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 88,
      "source": "text",
      "content": "000 : DCA step +0 (default)",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 88,
      "source": "text",
      "content": "DCA for IBCLK in 4-phase B",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 88,
      "source": "text",
      "content": "W OP[6:4] 011 : DCA step +3 2",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 88,
      "source": "text",
      "content": "0 : Positive Offset (default)",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 88,
      "source": "text",
      "content": "Sign Bit for OP[6:4] W OP[7] B 2",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 88,
      "source": "text",
      "content": "NOTE 1 These settings can only be applied if MR42:OP[1:0] =01 or 10",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 88,
      "source": "text",
      "content": "NOTE 2 These settings can only be applied if MR42:OP[1:0] =10",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 89,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 89,
      "source": "text",
      "content": "3.5.46 MR44 (MA[7:0]=2C ) - DCA Settings 2",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 89,
      "source": "text",
      "content": "This byte is used for configuring TRR.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 89,
      "source": "text",
      "content": "Table 109 â MR44 Register Information",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 89,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 89,
      "source": "text",
      "content": "RFU DCA for QBCLK in 4-phase clocks",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 89,
      "source": "text",
      "content": "Table 110 â MR44 Register Definition",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 89,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 89,
      "source": "text",
      "content": "000 : DCA step +0 (default)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 89,
      "source": "text",
      "content": "DCA for QBCLK in 4-phase 011 : DCA step +3",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 89,
      "source": "text",
      "content": "clocks 100 : DCA step +4",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 89,
      "source": "text",
      "content": "Sign Bit for QBCLK in 4-",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 89,
      "source": "text",
      "content": "0 B: Positive Offset (default)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 89,
      "source": "text",
      "content": "phase clocks 1 : Negative Offset",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 89,
      "source": "text",
      "content": "NOTE 1 These settings can only be applied if MR42 OP[1:0]=10 .",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 90,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 90,
      "source": "text",
      "content": "3.5.47 MR45 (MA[7:0]=2D ) - DQS Interval Control",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 90,
      "source": "text",
      "content": "Table 111 â MR45 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 90,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 90,
      "source": "text",
      "content": "DQS Interval Timer Run Time",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 90,
      "source": "text",
      "content": "Table 112 â MR45 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 90,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 90,
      "source": "text",
      "content": "0000 0000 : DQS interval timer stop via",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 90,
      "source": "text",
      "content": "MPC Command (Default)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 90,
      "source": "text",
      "content": "0000 0001 : DQS timer stops automatically",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 90,
      "source": "text",
      "content": "at 16th clocks after timer start",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 90,
      "source": "text",
      "content": "0000 0010 : DQS timer stops automatically",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 90,
      "source": "text",
      "content": "at 32nd clocks after timer start",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 90,
      "source": "text",
      "content": "0000 0011 : DQS timer stops automatically",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 90,
      "source": "text",
      "content": "at 48th clocks after timer start",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 90,
      "source": "text",
      "content": "0000 0100 : DQS timer stops automatically",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 90,
      "source": "text",
      "content": "Interval at 64th clocks after timer start",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 90,
      "source": "text",
      "content": "Timer W OP[7:0] 1, 2",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 90,
      "source": "text",
      "content": "Run -------------- Thru --------------",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 90,
      "source": "text",
      "content": "0011 1111 : DQS timer stops automatically",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 90,
      "source": "text",
      "content": "at (63X16)th clocks after timer start",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 90,
      "source": "text",
      "content": "01XX XXXX : DQS timer stops automatically",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 90,
      "source": "text",
      "content": "at 2048th clocks after timer start",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 90,
      "source": "text",
      "content": "10XX XXXX : DQS timer stops automatically",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 90,
      "source": "text",
      "content": "at 4096th clocks after timer start",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 90,
      "source": "text",
      "content": "11XX XXXX : DQS timer stops automatically",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 90,
      "source": "text",
      "content": "at 8192nd clocks after timer start",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 90,
      "source": "text",
      "content": "NOTE 1 MPC command with OP[7:0]=0000 0110 (Stop DQS Interval Oscillator) stops DQS interval timer in case of",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 90,
      "source": "text",
      "content": "MR45:OP[7:0] = 00000000 .",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 90,
      "source": "text",
      "content": "NOTE 2 MPC command with OP[7:0]=0000 0110 (Stop DQS Interval Oscillator) is illegal with non-zero values in MR45:OP[7:0].",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 91,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 91,
      "source": "text",
      "content": "3.5.48 MR46 (MA[7:0]=2E ) - DQS Osc Count - LSB",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 91,
      "source": "text",
      "content": "Table 113 â MR46 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 91,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 91,
      "source": "text",
      "content": "DQS Oscillator Count - LSB",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 91,
      "source": "text",
      "content": "Table 114 â MR46 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 91,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 91,
      "source": "text",
      "content": "DQS Oscillator Count -",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 91,
      "source": "text",
      "content": "R OP[7:0] 0 - 255 LSB DRAM DQS Oscillator Count 1,2,3",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 91,
      "source": "text",
      "content": "NOTE 1 MR46 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 91,
      "source": "text",
      "content": "DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 91,
      "source": "text",
      "content": "adjust the phase of DQS relative to DQ.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 91,
      "source": "text",
      "content": "NOTE 2 Both MR46 and MR47 must be read (MRR) and combined to get the value of the DQS Oscillator count.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 91,
      "source": "text",
      "content": "NOTE 3 A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR46/MR47.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 91,
      "source": "text",
      "content": "3.5.49 MR47 (MA[7:0]=2F ) - DQS Osc Count - MSB",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 91,
      "source": "text",
      "content": "Table 115 â MR47 Register Information",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 91,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 91,
      "source": "text",
      "content": "DQS Oscillator Count - MSB",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 91,
      "source": "text",
      "content": "Table 116 â MR47 Register Definition",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 91,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 91,
      "source": "text",
      "content": "DQS Oscillator Count -",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 91,
      "source": "text",
      "content": "R OP[7:0] 0 - 255 MSB DRAM DQS Oscillator Count 1,2,3",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 91,
      "source": "text",
      "content": "NOTE 1 MR47 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 91,
      "source": "text",
      "content": "DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 91,
      "source": "text",
      "content": "adjust the phase of DQS relative to DQ.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 91,
      "source": "text",
      "content": "NOTE 2 Both MR46 and MR47 must be read (MRR) and combined to get the value of the DQS Oscillator count.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 91,
      "source": "text",
      "content": "NOTE 3 A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR46/MR47.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 92,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 92,
      "source": "text",
      "content": "3.5.50 MR48 (MA[7:0]=30 ) - Write Pattern Mode",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 92,
      "source": "text",
      "content": "Table 117 â MR48 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 92,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 92,
      "source": "text",
      "content": "Table 118 â MR48 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 92,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 92,
      "source": "text",
      "content": "DQL3/DQU3 R/W OP[3] Valid",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 92,
      "source": "text",
      "content": "NOTE 1 OP[7:0] can be independently programmed with either â0â or â1â.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 92,
      "source": "text",
      "content": "NOTE 2 Default is all zeros for OP[7:0]",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 92,
      "source": "text",
      "content": "3.5.51 MR50 (MA[7:0]=32 ) - Write CRC Settings",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 92,
      "source": "text",
      "content": "Table 119 â MR50 Register Information",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 92,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 92,
      "source": "text",
      "content": "RFU RFU aW utr oit -e d iC saR bC le W ar uit te o -C diR s-C eW rrr oit re s C taR tuC s e un pa pb ele r W eri nte a bC lR eC Re ea nd a bC leRC",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 92,
      "source": "text",
      "content": "status able enable lower nibble",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 92,
      "source": "text",
      "content": "Table 120 â MR50 Register Definition",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 92,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 92,
      "source": "text",
      "content": "0 : Disable (Default)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 92,
      "source": "text",
      "content": "Read CRC enable R/W OP[0] B",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 92,
      "source": "text",
      "content": "Write CRC enable 0 : Disable (Default)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 92,
      "source": "text",
      "content": "lower nibble 1 : Enable",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 92,
      "source": "text",
      "content": "Write CRC enable 0 : Disable (Default)",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 92,
      "source": "text",
      "content": "upper nibble 1 : Enable",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 92,
      "source": "text",
      "content": "Write CRC error status R/W OP[3] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 92,
      "source": "text",
      "content": "Write CRC auto-disable 0 : Disable (Default)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 92,
      "source": "text",
      "content": "Write CRC auto-disable 0 : Not triggered",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 92,
      "source": "text",
      "content": "status 1 : Triggered",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 92,
      "source": "text",
      "content": "NOTE 1 When at least one of the two write CRC enable bits is set to â1â in x8, the timing of write CRC enable mode is applied to the entire",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 92,
      "source": "text",
      "content": "device (i.e., both nibbles). When write CRC is enabled in one nibble and disabled in the other nibble in x8, then the DRAM does not",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 92,
      "source": "text",
      "content": "check CRC errors on the disabled nibble, and hence the ALERT_n signal and any internal status bit related to CRC error is not",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 92,
      "source": "text",
      "content": "impacted by the disable nibble.",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 93,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 93,
      "source": "text",
      "content": "3.5.52 MR51 (MA[7:0]=33 ) - Write CRC Auto-Disable Threshold",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 93,
      "source": "text",
      "content": "Table 121 â MR51 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 93,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 93,
      "source": "text",
      "content": "RFU bit[6] bit[5] bit[4] bit[3] bit[2] bit[1] bit[0]",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 93,
      "source": "text",
      "content": "Table 122 â MR51 Register Definition",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 93,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 93,
      "source": "text",
      "content": "Write CRC auto-disable",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 93,
      "source": "text",
      "content": "threshold R/W OP[6:0] ...",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 93,
      "source": "text",
      "content": "3.5.53 MR52 (MA[7:0]=34 ) - Write CRC Auto-Disable Window",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 93,
      "source": "text",
      "content": "Table 123 â MR52 Register Information",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 93,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 93,
      "source": "text",
      "content": "RFU bit[6] bit[5] bit[4] bit[3] bit[2] bit[1] bit[0]",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 93,
      "source": "text",
      "content": "Table 124 â MR52 Register Definition",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 93,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 93,
      "source": "text",
      "content": "Write CRC auto-disable B",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 94,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 94,
      "source": "text",
      "content": "3.5.54 MR53 (MA[7:0]=35 ) - Loopback",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 94,
      "source": "text",
      "content": "Table 125 â MR53 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 94,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 94,
      "source": "text",
      "content": "Loopback Out- Loopback",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 94,
      "source": "text",
      "content": "Loopback Output Select",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 94,
      "source": "text",
      "content": "put Mode Select Phase",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 94,
      "source": "text",
      "content": "Table 126 â MR53 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 94,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 94,
      "source": "text",
      "content": "00000 : Loopback Disabled (Default)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 94,
      "source": "text",
      "content": "00001 : Loopback DML (X8 and X16 only)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 94,
      "source": "text",
      "content": "00010 : Loopback DMU (X16 only)",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 94,
      "source": "text",
      "content": "00011 : Vendor Specific",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 94,
      "source": "text",
      "content": "00100 : Vendor Specific",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 94,
      "source": "text",
      "content": "10000 : Loopback DQL0",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 94,
      "source": "text",
      "content": "10001 : Loopback DQL1",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 94,
      "source": "text",
      "content": "10010 : Loopback DQL2",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 94,
      "source": "text",
      "content": "10011 : Loopback DQL3",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 94,
      "source": "text",
      "content": "Loopback Output Select R/W OP[4:0] B 1, 2",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 94,
      "source": "text",
      "content": "10100 : Loopback DQL4 (X8 and X16 only)",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 94,
      "source": "text",
      "content": "10101 : Loopback DQL5 (X8 and X16 only)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 94,
      "source": "text",
      "content": "10110 : Loopback DQL6 (X8 and X16 only)",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 94,
      "source": "text",
      "content": "10111 : Loopback DQL7 (X8 and X16 only)",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 94,
      "source": "text",
      "content": "11000 : Loopback DQU0 (X16 only)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 94,
      "source": "text",
      "content": "11001 : Loopback DQU1 (X16 only)",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 94,
      "source": "text",
      "content": "11010 : Loopback DQU2 (X16 only)",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 94,
      "source": "text",
      "content": "11011 : Loopback DQU3 (X16 only)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 94,
      "source": "text",
      "content": "11100 : Loopback DQU4 (X16 only)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 94,
      "source": "text",
      "content": "11101 : Loopback DQU5 (X16 only)",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 94,
      "source": "text",
      "content": "11110 : Loopback DQU6 (X16 only)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 94,
      "source": "text",
      "content": "11111 : Loopback DQU7 (X16 only)",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 94,
      "source": "text",
      "content": "00 : Loopback Select Phase A",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 94,
      "source": "text",
      "content": "01 : Loopback Select Phase B (4-way and 2-way",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 94,
      "source": "text",
      "content": "Loopback R/W OP[6:5] interleave only) 3",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 94,
      "source": "text",
      "content": "Select Phase 10 B: Loopback Select Phase C (4-way interleave only)",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 94,
      "source": "text",
      "content": "11 : Loopback Select Phase D (4-way interleave only)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 94,
      "source": "text",
      "content": "0B: Normal Output (Default)",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 94,
      "source": "text",
      "content": "Loopback Output Mode R/W OP[7] 4",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 94,
      "source": "text",
      "content": "1B: Write Burst Output",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 94,
      "source": "text",
      "content": "NOTE 1 When Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode per MR36:OP[2:0]. Loopback",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 94,
      "source": "text",
      "content": "Termination default value is 48-ohms",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 94,
      "source": "text",
      "content": "NOTE 2 When Loopback is enabled, both LBDQS and LBDQ pins are in driver mode using default RON of 34-ohms",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 94,
      "source": "text",
      "content": "NOTE 3 Phase A through D selects which bit in the multiplexer is being selected for Loopback output",
      "bbox": null,
      "block_index": 74
    },
    {
      "page": 94,
      "source": "text",
      "content": "NOTE 4 This configures the DRAM Loopback output to either send data out every time the DQS toggles in Normal Output Mode, or to only",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 94,
      "source": "text",
      "content": "send data out when enabled by the Write command, so that only write burst data is send out via Loopback.",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 95,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 95,
      "source": "text",
      "content": "3.5.55 MR54 (MA[7:0]=36 ) - hPPR Resources",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 95,
      "source": "text",
      "content": "With hPPR, DDR5 can correct one Row address per Bank Group and the Electrical-fuse cannot be",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 95,
      "source": "text",
      "content": "switched back to un-fused states once it is programmed. The controller should prevent unintended hPPR",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 95,
      "source": "text",
      "content": "mode entry and repair (i.e., During the Command/Address training period). Entry into hPPR is through a",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 95,
      "source": "text",
      "content": "register enable, ACT command is used to transmit the bank and row address of the row to be replaced in",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 95,
      "source": "text",
      "content": "DRAM. After tRCD time, a WR command is used to select the individual DRAM through the DQ bits and",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 95,
      "source": "text",
      "content": "to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can be exited",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 95,
      "source": "text",
      "content": "and normal operation can resume.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 95,
      "source": "text",
      "content": "Table 127 â MR54 Register Information",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 95,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 95,
      "source": "text",
      "content": "hPPR hPPR hPPR hPPR hPPR hPPR hPPR hPPR",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 95,
      "source": "text",
      "content": "Resource Resource Resource Resource Resource Resource Resource Resource",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 95,
      "source": "text",
      "content": "BG1 Bank 3 BG1 Bank 2 BG1 Bank 1 BG1 Bank 0 BG0 Bank 3 BG0 Bank 2 BG0 Bank 1 BG0 Bank 0",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 95,
      "source": "text",
      "content": "Table 128 â MR54 Register Definition",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 95,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 95,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 95,
      "source": "text",
      "content": "BG0 Bank 0 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 95,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 95,
      "source": "text",
      "content": "BG0 Bank 1 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 95,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 95,
      "source": "text",
      "content": "BG0 Bank 2 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 95,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 95,
      "source": "text",
      "content": "BG0 Bank 3 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 95,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 95,
      "source": "text",
      "content": "BG1 Bank 0 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 95,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 95,
      "source": "text",
      "content": "BG1 Bank 1 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 95,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 95,
      "source": "text",
      "content": "BG1 Bank 2 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 95,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 95,
      "source": "text",
      "content": "BG1 Bank 3 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 95,
      "source": "text",
      "content": "NOTE 1 Not valid for 8Gb",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 95,
      "source": "text",
      "content": "NOTE 2 Not valid for x16",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 95,
      "source": "text",
      "content": "NOTE 3 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 95,
      "source": "text",
      "content": "the MR54 through MR57 hPPR resource information.",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 96,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 96,
      "source": "text",
      "content": "3.5.56 MR55 (MA[7:0]=37 ) - hPPR Resources",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 96,
      "source": "text",
      "content": "Table 129 â MR55 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 96,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 96,
      "source": "text",
      "content": "hPPR hPPR hPPR hPPR hPPR hPPR hPPR hPPR",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 96,
      "source": "text",
      "content": "Resource Resource Resource Resource Resource Resource Resource Resource",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 96,
      "source": "text",
      "content": "BG3 Bank 3 BG3 Bank 2 BG3 Bank 1 BG3 Bank 0 BG2 Bank 3 BG2 Bank 2 BG2 Bank 1 BG2 Bank 0",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 96,
      "source": "text",
      "content": "Table 130 â MR55 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 96,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 96,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 96,
      "source": "text",
      "content": "BG2 Bank 0 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 96,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 96,
      "source": "text",
      "content": "BG2 Bank 1 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 96,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 96,
      "source": "text",
      "content": "BG2 Bank 2 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 96,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 96,
      "source": "text",
      "content": "BG2 Bank 3 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 96,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 96,
      "source": "text",
      "content": "BG3 Bank 0 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 96,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 96,
      "source": "text",
      "content": "BG3 Bank 1 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 96,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 96,
      "source": "text",
      "content": "BG3 Bank 2 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 96,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 96,
      "source": "text",
      "content": "BG3 Bank 3 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 96,
      "source": "text",
      "content": "NOTE 1 Not valid for 8Gb",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 96,
      "source": "text",
      "content": "NOTE 2 Not valid for x16",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 96,
      "source": "text",
      "content": "NOTE 3 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 96,
      "source": "text",
      "content": "the MR54 through MR57 hPPR resource information.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 97,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 97,
      "source": "text",
      "content": "3.5.57 MR56 (MA[7:0]=38 ) - hPPR Resources",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 97,
      "source": "text",
      "content": "Table 131 â MR56 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 97,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 97,
      "source": "text",
      "content": "hPPR hPPR hPPR hPPR hPPR hPPR hPPR hPPR",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 97,
      "source": "text",
      "content": "Resource Resource Resource Resource Resource Resource Resource Resource",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 97,
      "source": "text",
      "content": "BG5 Bank 3 BG5 Bank 2 BG5 Bank 1 BG5 Bank 0 BG4 Bank 3 BG4 Bank 2 BG4 Bank 1 BG4 Bank 0",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 97,
      "source": "text",
      "content": "Table 132 â MR56 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 97,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 97,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 97,
      "source": "text",
      "content": "BG4 Bank 0 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 97,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 97,
      "source": "text",
      "content": "BG4 Bank 1 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 97,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 97,
      "source": "text",
      "content": "BG4 Bank 2 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 97,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 97,
      "source": "text",
      "content": "BG4 Bank 3 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 97,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 97,
      "source": "text",
      "content": "BG5 Bank 0 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 97,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 97,
      "source": "text",
      "content": "BG5 Bank 1 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 97,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 97,
      "source": "text",
      "content": "BG5 Bank 2 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 97,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 97,
      "source": "text",
      "content": "BG5 Bank 3 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 97,
      "source": "text",
      "content": "NOTE 1 Not valid for 8Gb",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 97,
      "source": "text",
      "content": "NOTE 2 Not valid for x16",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 97,
      "source": "text",
      "content": "NOTE 3 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 97,
      "source": "text",
      "content": "the MR54 through MR57 hPPR resource information.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 98,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 98,
      "source": "text",
      "content": "3.5.58 MR57 (MA[7:0]=39 ) - hPPR Resources",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 98,
      "source": "text",
      "content": "Table 133 â MR57 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 98,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 98,
      "source": "text",
      "content": "hPPR hPPR hPPR hPPR hPPR hPPR hPPR hPPR",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 98,
      "source": "text",
      "content": "Resource Resource Resource Resource Resource Resource Resource Resource",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 98,
      "source": "text",
      "content": "BG7 Bank 3 BG7 Bank 2 BG7 Bank 1 BG7 Bank 0 BG6 Bank 3 BG6 Bank 2 BG6 Bank 1 BG6 Bank 0",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 98,
      "source": "text",
      "content": "Table 134 â MR57 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 98,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 98,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 98,
      "source": "text",
      "content": "BG6 Bank 0 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 98,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 98,
      "source": "text",
      "content": "BG6 Bank 1 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 98,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 98,
      "source": "text",
      "content": "BG6 Bank 2 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 98,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 98,
      "source": "text",
      "content": "BG6 Bank 3 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 98,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 98,
      "source": "text",
      "content": "BG7 Bank 0 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 98,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 98,
      "source": "text",
      "content": "BG7 Bank 1 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 98,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 98,
      "source": "text",
      "content": "BG7 Bank 2 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 98,
      "source": "text",
      "content": "hPPR Resource 0 : hPPR Resource is not available",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 98,
      "source": "text",
      "content": "BG7 Bank 3 1 B: hPPR Resource is available",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 98,
      "source": "text",
      "content": "NOTE 1 Not valid for 8Gb",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 98,
      "source": "text",
      "content": "NOTE 2 Not valid for x16",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 98,
      "source": "text",
      "content": "NOTE 3 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 98,
      "source": "text",
      "content": "the MR54 through MR57 hPPR resource information.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 99,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 99,
      "source": "text",
      "content": "3.5.59 MR58 (MA[7:0]=3A ) - Refresh Management",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 99,
      "source": "text",
      "content": "Table 135 â MR58 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 99,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 99,
      "source": "text",
      "content": "RAAMMT[2:0] RAAIMT[3:0]",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 99,
      "source": "text",
      "content": "Table 136 â MR58 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 99,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 99,
      "source": "text",
      "content": "0 : Refresh Management not required",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 99,
      "source": "text",
      "content": "RFM Required R OP[0] B 1",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 99,
      "source": "text",
      "content": "1 : Refresh Management required",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 99,
      "source": "text",
      "content": "0100 : 32 (Normal), 16 (FGR)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 99,
      "source": "text",
      "content": "Rolling Accumulated ACT 0101 B: 40 (Normal), 20 (FGR)",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 99,
      "source": "text",
      "content": "Initial Management R OP[4:1] ... 1",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 99,
      "source": "text",
      "content": "Threshold (RAAIMT) 1001 : 72 (Normal), 36 (FGR)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 99,
      "source": "text",
      "content": "1010 : 80 (Normal), 40 (FGR)",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 99,
      "source": "text",
      "content": "Rolling Accumulated ACT",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 99,
      "source": "text",
      "content": "011 : 3x (Normal), 6x (FGR)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 99,
      "source": "text",
      "content": "Maximum Management R OP[7:5] B 1",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 99,
      "source": "text",
      "content": "100 : 4x (Normal), 8x (FGR)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 99,
      "source": "text",
      "content": "Threshold (RAAMMT) B",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 99,
      "source": "text",
      "content": "101 : 5x (Normal), 10x (FGR)",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 99,
      "source": "text",
      "content": "110 : 6x (Normal), 12x (FGR)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 99,
      "source": "text",
      "content": "NOTE 1 Refresh Management settings are vendor specific by the MR settings.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 99,
      "source": "text",
      "content": "3.5.60 MR59 (MA[7:0]=3B ) - RFM RAA Counter",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 99,
      "source": "text",
      "content": "Table 137 â MR59 Register Information",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 99,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 99,
      "source": "text",
      "content": "Table 138 â MR59 Register Definition",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 99,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 99,
      "source": "text",
      "content": "RAA Counter Decrement",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 99,
      "source": "text",
      "content": "per REF Command 10 : RFU",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 99,
      "source": "text",
      "content": "3.5.61 MR60 (MA[7:0]=3C ) - RFU",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 100,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 100,
      "source": "text",
      "content": "3.5.62 MR61 (MA[7:0]=3D ) - Package Output Driver Test Mode",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 100,
      "source": "text",
      "content": "This MR is used for the characterization of the DRAM package. Refer to Section4.42 for more details.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 100,
      "source": "text",
      "content": "Table 139 â MR61 Register Information",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 100,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 100,
      "source": "text",
      "content": "RSVD Package Output Driver Test Mode",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 100,
      "source": "text",
      "content": "Table 140 â MR61 Register Definition",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 100,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 100,
      "source": "text",
      "content": "00000 : Package Test Disabled (Default)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 100,
      "source": "text",
      "content": "00001 : Package Test DML",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 100,
      "source": "text",
      "content": "00010 : Package Test DMU (X16 only)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 100,
      "source": "text",
      "content": "10000 : Package Test DQL0",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 100,
      "source": "text",
      "content": "10001 : Package Test DQL1",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 100,
      "source": "text",
      "content": "10010 : Package Test DQL2",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 100,
      "source": "text",
      "content": "10011 : Package Test DQL3",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 100,
      "source": "text",
      "content": "Package Output Driver OP[4:0] B",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 100,
      "source": "text",
      "content": "W 10100 : Package Test DQL4 (X8 and X16 only) 1",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 100,
      "source": "text",
      "content": "10101 : Package Test DQL5 (X8 and X16 only)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 100,
      "source": "text",
      "content": "10110 : Package Test DQL6 (X8 and X16 only)",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 100,
      "source": "text",
      "content": "10111 : Package Test DQL7 (X8 and X16 only)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 100,
      "source": "text",
      "content": "11000 : Package Test DQU0 (X16 only)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 100,
      "source": "text",
      "content": "11001 : Package Test DQU1 (X16 only)",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 100,
      "source": "text",
      "content": "11010 : Package Test DQU2 (X16 only)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 100,
      "source": "text",
      "content": "11011 : Package Test DQU3 (X16 only)",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 100,
      "source": "text",
      "content": "11100 : Package Test DQU4 (X16 only)",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 100,
      "source": "text",
      "content": "11101 : Package Test DQU5 (X16 only)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 100,
      "source": "text",
      "content": "11110 : Package Test DQU6 (X16 only)",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 100,
      "source": "text",
      "content": "11111 : Package Test DQU7 (X16 only)",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 100,
      "source": "text",
      "content": "RSVD W OP[7:5] Must be programmed to 000",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 100,
      "source": "text",
      "content": "3.5.63 MR62 (MA[7:0]=3E ) - Vendor Specified",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 100,
      "source": "text",
      "content": "Table 141 â MR62 Register Information",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 100,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 101,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 101,
      "source": "text",
      "content": "3.5.64 MR63 (MA[7:0]=3F ) - DRAM Scratch Pad",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 101,
      "source": "text",
      "content": "This MR is used by the host controller to read back Control Words from the RCD. Control Words are the",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 101,
      "source": "text",
      "content": "RCD equivalent of the DRAM MR registers. The DRAM implements MR63 as a simple read/write",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 101,
      "source": "text",
      "content": "register, writable via an MRW to address 3Fh, and readable via an MRR to address 3Fh.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 101,
      "source": "text",
      "content": "Table 142 â MR63 Register Information",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 101,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 101,
      "source": "text",
      "content": "Table 143 â MR63 Register Definition",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 101,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 101,
      "source": "text",
      "content": "DRAM Scratch Pad R/W OP[7:0] Any value is valid 1",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 101,
      "source": "text",
      "content": "NOTE 1 The contents of this register have no function in the DRAM. Details for this function can be found in the DDR5 RCD01 Specification.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 101,
      "source": "text",
      "content": "3.5.64.1 RCD Control Word Usage Example",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 101,
      "source": "text",
      "content": "The following data is for reference only and is not part of the DRAM specification.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 101,
      "source": "text",
      "content": "The method to read an RCD Control Word is as follows:",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 101,
      "source": "text",
      "content": "â¢ The host controller writes to the RCDâs CW Read Pointer, which selects the RCD control word to be read.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 101,
      "source": "text",
      "content": "â¢ The host controller then does an MRW to DRAM MR63. This MRW passes through the RCD to the DRAMs, but",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 101,
      "source": "text",
      "content": "is modified by the RCD. The RCD will detect this write to MR63 and replace the data from the host controller",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 101,
      "source": "text",
      "content": "with the contents of the RCD register pointed to by the CW Read Pointer.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 101,
      "source": "text",
      "content": "â¢ The host controller will then read the DRAMâs MR63, which now contains the value from the desired RCD",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 101,
      "source": "text",
      "content": "control word. All DRAMs in the rank will return this same value to the host controller",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 101,
      "source": "text",
      "content": "3.5.65 Mode Register Definitions for DFE",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 101,
      "source": "text",
      "content": "The following mode registers are used to configure the Decision Feedback Equalization (DFE), Per Bit",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 101,
      "source": "text",
      "content": "Duty Cycle Adjuster and Per Bit VrefDQ features of the DRAM. The Mode Registers MA[7:0]=70-FFH",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 101,
      "source": "text",
      "content": "are organized in a way such that mode registers for programming of DFE, DCA & VrefDQ configuration",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 101,
      "source": "text",
      "content": "per DQ or DM are grouped together. For example:",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 101,
      "source": "text",
      "content": "DQL0 starts at MA[7:0]=80H, MR128",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 101,
      "source": "text",
      "content": "DQL1 starts at MA[7:0]=88H, MR136",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 101,
      "source": "text",
      "content": "DQU6 starts at MA[7:0]=F0H, MR240",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 101,
      "source": "text",
      "content": "DQU7 starts at MA[7:0]=F8H, MR248",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 101,
      "source": "text",
      "content": "Looking further into the 8-bit binary encoding, MA[6:3] is defined as a direct mapping for DQL0 to",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 101,
      "source": "text",
      "content": "MA[7:0]=1000:0XXXb for DQ0,",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 101,
      "source": "text",
      "content": "MA[7:0]=1000:1XXXb for DQ1,",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 101,
      "source": "text",
      "content": "MA[7:0]=1111:0XXXb for DQU6",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 101,
      "source": "text",
      "content": "MA[7:0]=1111:1XXXb for DQU7.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 102,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 102,
      "source": "text",
      "content": "3.5.65 Mode Register Definitions for DFE (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 102,
      "source": "text",
      "content": "Table 144 â Visual Representation of DFE, per bit DCA & per bit VrefDQ Mode Register Mapping",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 102,
      "source": "text",
      "content": "MRW address bits [2:0]",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 102,
      "source": "text",
      "content": "000b 001b 010b 011b 100b 101b 110b 111b",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 102,
      "source": "text",
      "content": "Gain Tap1 Tap2 Tap3 Tap4 MR Address Space not currently used",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 103,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 103,
      "source": "text",
      "content": "3.5.66 MR103 (MA[7:0]=67 ) - DQSL_t DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 103,
      "source": "text",
      "content": "Table 145 â MR103 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 103,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 103,
      "source": "text",
      "content": "DQSL_t IBCLK DQSL_t QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 103,
      "source": "text",
      "content": "RFU DQSL_t DCA for IBCLK RFU DQSL_t DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 103,
      "source": "text",
      "content": "Table 146 â MR103 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 103,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 103,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 103,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 103,
      "source": "text",
      "content": "DQSL_t DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 103,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 103,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 103,
      "source": "text",
      "content": "DQSL_t QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 103,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 103,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 103,
      "source": "text",
      "content": "DQSL_t DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 103,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 103,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 103,
      "source": "text",
      "content": "DQSL_t IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 103,
      "source": "text",
      "content": "3.5.67 MR104 (MA[7:0]=68 ) - DQSL_t DCA for QBCLK",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 103,
      "source": "text",
      "content": "Table 147 â MR104 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 103,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 103,
      "source": "text",
      "content": "RFU RFU DQSL_t DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 103,
      "source": "text",
      "content": "Table 148 â MR104 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 103,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 103,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 103,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 103,
      "source": "text",
      "content": "DQSL_t DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 103,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 103,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 103,
      "source": "text",
      "content": "DQSL_t QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 104,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 104,
      "source": "text",
      "content": "3.5.68 MR105 (MA[7:0]=69 ) - DQSL_c DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 104,
      "source": "text",
      "content": "Table 149 â MR105 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 104,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 104,
      "source": "text",
      "content": "RFU DQSL_c DCA for IBCLK RFU DQSL_c DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 104,
      "source": "text",
      "content": "Table 150 â MR105 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 104,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 104,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 104,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 104,
      "source": "text",
      "content": "DQSL_c DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 104,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 104,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 104,
      "source": "text",
      "content": "DQSL_c QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 104,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 104,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 104,
      "source": "text",
      "content": "DQSL_c DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 104,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 104,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 104,
      "source": "text",
      "content": "DQSL_c IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 104,
      "source": "text",
      "content": "3.5.69 MR106 (MA[7:0]=6A ) - DQSL_c DCA for QBCLK",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 104,
      "source": "text",
      "content": "Table 151 â MR106 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 104,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 104,
      "source": "text",
      "content": "RFU RFU DQSL_c DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 104,
      "source": "text",
      "content": "Table 152 â MR106 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 104,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 104,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 104,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 104,
      "source": "text",
      "content": "DQSL_c DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 104,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 104,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 104,
      "source": "text",
      "content": "DQSL_c QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 105,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 105,
      "source": "text",
      "content": "3.5.70 MR107 (MA[7:0]=6B ) - DQSU_t DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 105,
      "source": "text",
      "content": "Table 153 â MR107 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 105,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 105,
      "source": "text",
      "content": "RFU DQSU_t DCA for IBCLK RFU DQSU_t DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 105,
      "source": "text",
      "content": "Table 154 â MR107 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 105,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 105,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 105,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 105,
      "source": "text",
      "content": "DQSU_t DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 105,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 105,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 105,
      "source": "text",
      "content": "DQSU_t QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 105,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 105,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 105,
      "source": "text",
      "content": "DQSU_t DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 105,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 105,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 105,
      "source": "text",
      "content": "DQSU_t IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 105,
      "source": "text",
      "content": "3.5.71 MR108 (MA[7:0]=6C ) - DQSU_t DCA for QBCLK",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 105,
      "source": "text",
      "content": "Table 155 â MR108 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 105,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 105,
      "source": "text",
      "content": "RFU RFU DQSU_t DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 105,
      "source": "text",
      "content": "Table 156 â MR108 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 105,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 105,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 105,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 105,
      "source": "text",
      "content": "DQSU_t DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 105,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 105,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 105,
      "source": "text",
      "content": "DQSU_t QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 106,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 106,
      "source": "text",
      "content": "3.5.72 MR109 (MA[7:0]=6D ) - DQSU_c DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 106,
      "source": "text",
      "content": "Table 157 â MR109 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 106,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 106,
      "source": "text",
      "content": "RFU DQSU_c DCA for IBCLK RFU DQSU_c DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 106,
      "source": "text",
      "content": "IBCLK Sign QCLK sign",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 106,
      "source": "text",
      "content": "Table 158 â MR109 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 106,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 106,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 106,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 106,
      "source": "text",
      "content": "DQSU_c DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 106,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 106,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 106,
      "source": "text",
      "content": "DQSU_c QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 106,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 106,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 106,
      "source": "text",
      "content": "DQSU_c DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 106,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 106,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 106,
      "source": "text",
      "content": "DQSU_c IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 106,
      "source": "text",
      "content": "3.5.73 MR110 (MA[7:0]=6E ) - DQSU_c DCA for QBCLK",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 106,
      "source": "text",
      "content": "Table 159 â MR110 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 106,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 106,
      "source": "text",
      "content": "RFU RFU DQSU_c DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 106,
      "source": "text",
      "content": "Table 160 â MR110 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 106,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 106,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 106,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 106,
      "source": "text",
      "content": "DQSU_c DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 106,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 106,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 106,
      "source": "text",
      "content": "DQSU_c QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 107,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 107,
      "source": "text",
      "content": "3.5.74 MR111 (MA[7:0]=69 ) - DFE Global Settings",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 107,
      "source": "text",
      "content": "Table 161 â MR111 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 107,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 107,
      "source": "text",
      "content": "Global DFE Global DFE Global DFE Global DFE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 107,
      "source": "text",
      "content": "RFU Tap-4 Tap-3 Tap-2 Tap-1",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 107,
      "source": "text",
      "content": "Enable Enable Enable Enable",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 107,
      "source": "text",
      "content": "Table 162 â MR111 Register Definition",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 107,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 107,
      "source": "text",
      "content": "Global DFE Gain Enable R/W OP[0] 0 : DFE Gain Enabled (DEFAULT) 1",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 107,
      "source": "text",
      "content": "1 : DFE Gain Disabled",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 107,
      "source": "text",
      "content": "Global DFE Tap-1 Enable R/W OP[1] 0 : DFE Tap-1 Enabled (DEFAULT) 1",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 107,
      "source": "text",
      "content": "1 : DFE Tap-1 Disabled",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 107,
      "source": "text",
      "content": "Global DFE Tap-2 Enable R/W OP[2] 0 : DFE Tap-2 Enabled (DEFAULT) 1",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 107,
      "source": "text",
      "content": "1 : DFE Tap-2 Disabled",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 107,
      "source": "text",
      "content": "Global DFE Tap-3 Enable R/W OP[3] 0 : DFE Tap-3 Enabled (DEFAULT) 1",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 107,
      "source": "text",
      "content": "1 : DFE Tap-3 Disabled",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 107,
      "source": "text",
      "content": "Global DFE Tap-4 Enable R/W OP[4] 0 : DFE Tap-4 Enabled (DEFAULT) 1",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 107,
      "source": "text",
      "content": "1 : DFE Tap-4 Disabled",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 107,
      "source": "text",
      "content": "NOTE 1 This bit applies to all DM and DQ pins.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 108,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 108,
      "source": "text",
      "content": "3.5.75 MR112 (MA[7:0]=70 ) through MR248 (MA[7:0]=F8 ) - DFE Gain Bias",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 108,
      "source": "text",
      "content": "This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Gain Bias. The MRs",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 108,
      "source": "text",
      "content": "are positioned every 8 MRs (MR112, MR120, MR128, etc.) until all pins are covered. Refer to Table24",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 108,
      "source": "text",
      "content": "Table 163 â MR112 Register Information",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 108,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 108,
      "source": "text",
      "content": "Table 164 â MR112 Register Definition",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 108,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 108,
      "source": "text",
      "content": "000B: DFE Gain Bias Step 0 (Default)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 108,
      "source": "text",
      "content": "001B: DFE Gain Bias Step 1",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 108,
      "source": "text",
      "content": "010B: DFE Gain Bias Step 2",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 108,
      "source": "text",
      "content": "DFE Gain Bias 011B: DFE Gain Bias Step 3",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 108,
      "source": "text",
      "content": "Sign Bit 0B: Positive DFE Gain Bias (Default)",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 108,
      "source": "text",
      "content": "Gain Bias 1B: Negative DFE Gain Bias",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 108,
      "source": "text",
      "content": "NOTE 1 Refer to Section3.5.65 for information on Step Size, Step Size Tolerance and Range values",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 108,
      "source": "text",
      "content": "NOTE 2 The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 108,
      "source": "text",
      "content": "NOTE 3 The number of step size, step values and range are speed dependent",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 109,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 109,
      "source": "text",
      "content": "3.5.76 MR113 (MA[7:0]=71 ) through MR249 (MA[7:0]=F9 ) - DFE Tap-1",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 109,
      "source": "text",
      "content": "This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-1. The MRs are",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 109,
      "source": "text",
      "content": "positioned every 8 MRs (MR113, MR121, MR129, etc.) until all pins are covered. Refer to Table24 for",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 109,
      "source": "text",
      "content": "Table 165 â MR113 Register Information",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 109,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 109,
      "source": "text",
      "content": "DFE Tap-1 DFE Tap-1 Bias Programming",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 109,
      "source": "text",
      "content": "Table 166 â MR113 Register Definition",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 109,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 109,
      "source": "text",
      "content": "000000 : DFE Tap-1 Bias Step 0 (Default)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 109,
      "source": "text",
      "content": "000001 : DFE Tap-1 Bias Step 1",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 109,
      "source": "text",
      "content": "000010 : DFE Tap-1 Bias Step 2",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 109,
      "source": "text",
      "content": "000011 : DFE Tap-1 Bias Step 3",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 109,
      "source": "text",
      "content": "000100 : DFE Tap-1 Bias Step 4",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 109,
      "source": "text",
      "content": "000101 : DFE Tap-1 Bias Step 5",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 109,
      "source": "text",
      "content": "DFE Tap-1 Bias R/W OP[5:0] B 1,2,3",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 109,
      "source": "text",
      "content": "100110 : DFE Tap-1 Bias Step 38",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 109,
      "source": "text",
      "content": "100111 : DFE Tap-1 Bias Step 39",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 109,
      "source": "text",
      "content": "101000 : DFE Tap-1 Bias Step 40",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 109,
      "source": "text",
      "content": "Sign Bit 0 : Positive DFE Tap-1 Bias (Default)",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 109,
      "source": "text",
      "content": "DFE Tap-1 Bias 1 B: Negative DFE Tap-1 Bias",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 109,
      "source": "text",
      "content": "Enable/Disable 0 : DFE Tap-1 Disable (Default)",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 109,
      "source": "text",
      "content": "DFE Tap-1 1 B: DFE Tap-1 Enable",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 109,
      "source": "text",
      "content": "NOTE 1 Refer to Section3.5.65 for information on Step Size, Step Size Tolerance and Range values",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 109,
      "source": "text",
      "content": "NOTE 2 The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 109,
      "source": "text",
      "content": "NOTE 3 The number of step size, step values and range are speed dependent",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 110,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 110,
      "source": "text",
      "content": "3.5.77 MR114 (MA[7:0]=72 ) through MR250 (MA[7:0]=FA ) - DFE Tap-2",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 110,
      "source": "text",
      "content": "This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-2. The MRs are",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 110,
      "source": "text",
      "content": "positioned every 8 MRs (MR114, MR122, MR130, etc.) until all pins are covered. Refer to Table24 for",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 110,
      "source": "text",
      "content": "Table 167 â MR114 Register Information",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 110,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 110,
      "source": "text",
      "content": "DFE Tap-2 DFE Tap-2 Bias Programming",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 110,
      "source": "text",
      "content": "Table 168 â MR114 Register Definition",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 110,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 110,
      "source": "text",
      "content": "000000 : DFE Tap-2 Bias Step 0 (Default)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 110,
      "source": "text",
      "content": "000001 : DFE Tap-2 Bias Step 1",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 110,
      "source": "text",
      "content": "000010 : DFE Tap-2 Bias Step 2",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 110,
      "source": "text",
      "content": "000011 : DFE Tap-2 Bias Step 3",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 110,
      "source": "text",
      "content": "000100 : DFE Tap-2 Bias Step 4",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 110,
      "source": "text",
      "content": "000101 : DFE Tap-2 Bias Step 5",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 110,
      "source": "text",
      "content": "DFE Tap-2 Bias R/W OP[5:0] B 1,2,3",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 110,
      "source": "text",
      "content": "001101 : DFE Tap-2 Bias Step 13",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 110,
      "source": "text",
      "content": "001110 : DFE Tap-2 Bias Step 14",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 110,
      "source": "text",
      "content": "001111 : DFE Tap-2 Bias Step 15",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 110,
      "source": "text",
      "content": "Sign Bit 0 : Positive DFE Tap-2 Bias (Default)",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 110,
      "source": "text",
      "content": "DFE Tap-2 Bias 1 B: Negative DFE Tap-2 Bias",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 110,
      "source": "text",
      "content": "Enable/Disable 0 : DFE Tap-2 Disable (Default)",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 110,
      "source": "text",
      "content": "DFE Tap-2 1 B: DFE Tap-2 Enable",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 110,
      "source": "text",
      "content": "NOTE 1 Refer to Section3.5.65 for information on Step Size, Step Size Tolerance and Range values",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 110,
      "source": "text",
      "content": "NOTE 2 The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 110,
      "source": "text",
      "content": "NOTE 3 The number of step size, step values and range are speed dependent",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 111,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 111,
      "source": "text",
      "content": "3.5.78 MR115 (MA[7:0]=73 ) through MR251 (MA[7:0]=FB ) - DFE Tap-3",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 111,
      "source": "text",
      "content": "This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Gain Bias. The MRs",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 111,
      "source": "text",
      "content": "are positioned every 8 MRs (MR115, MR123, MR131, etc.) until all pins are covered. Refer to Table24",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 111,
      "source": "text",
      "content": "Table 169 â MR115 Register Information",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 111,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 111,
      "source": "text",
      "content": "DFE Tap-3 DFE Tap-3 Bias Programming",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 111,
      "source": "text",
      "content": "Table 170 â MR115 Register Definition",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 111,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 111,
      "source": "text",
      "content": "000000B: DFE Tap-3 Bias Step 0 (Default)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 111,
      "source": "text",
      "content": "000001B: DFE Tap-3 Bias Step 1",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 111,
      "source": "text",
      "content": "000010B: DFE Tap-3 Bias Step 2",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 111,
      "source": "text",
      "content": "000011B: DFE Tap-3 Bias Step 3",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 111,
      "source": "text",
      "content": "000100B: DFE Tap-3 Bias Step 4",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 111,
      "source": "text",
      "content": "000101B: DFE Tap-3 Bias Step 5",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 111,
      "source": "text",
      "content": "DFE Tap-3 Bias R/W OP[5:0] : 1,2,3",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 111,
      "source": "text",
      "content": "001010B: DFE Tap-3 Bias Step 10",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 111,
      "source": "text",
      "content": "001011B: DFE Tap-3 Bias Step 11",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 111,
      "source": "text",
      "content": "001100B: DFE Tap-3 Bias Step 12",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 111,
      "source": "text",
      "content": "Sign Bit 0 : Positive DFE Tap-3 Bias (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 111,
      "source": "text",
      "content": "DFE Tap-3 Bias 1 B: Negative DFE Tap-3 Bias",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 111,
      "source": "text",
      "content": "Enable/Disable 0 : DFE Tap-3 Disable (Default)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 111,
      "source": "text",
      "content": "DFE Tap-3 1 B: DFE Tap-3 Enable",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 111,
      "source": "text",
      "content": "NOTE 1 Refer to Section3.5.65 for information on Step Size, Step Size Tolerance and Range values",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 111,
      "source": "text",
      "content": "NOTE 2 The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 111,
      "source": "text",
      "content": "NOTE 3 The number of step size, step values and range are speed dependent",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 112,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 112,
      "source": "text",
      "content": "3.5.79 MR116 (MA[7:0]=74 ) through MR252 (MA[7:0]=FC ) - DFE Tap-4",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 112,
      "source": "text",
      "content": "This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-4. The MRs are",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 112,
      "source": "text",
      "content": "positioned every 8 MRs (MR116, MR124, MR132, etc.) until all pins are covered. Refer to Table24 for",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 112,
      "source": "text",
      "content": "Table 171 â MR116 Register Information",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 112,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 112,
      "source": "text",
      "content": "DFE Tap-4 DFE Tap-4 Bias Programming",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 112,
      "source": "text",
      "content": "Table 172 â MR116 Register Information",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 112,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 112,
      "source": "text",
      "content": "000000B: DFE Tap-4 Bias Step 0 (Default)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 112,
      "source": "text",
      "content": "000001B: DFE Tap-4 Bias Step 1",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 112,
      "source": "text",
      "content": "000010B: DFE Tap-4 Bias Step 2",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 112,
      "source": "text",
      "content": "000011B: DFE Tap-4 Bias Step 3",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 112,
      "source": "text",
      "content": "000100B: DFE Tap-4 Bias Step 4",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 112,
      "source": "text",
      "content": "000101B: DFE Tap-4 Bias Step 5",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 112,
      "source": "text",
      "content": "DFE Tap-4 Bias R/W OP[5:0] 1,2,3",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 112,
      "source": "text",
      "content": "000110B: DFE Tap-4 Bias Step 6",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 112,
      "source": "text",
      "content": "000111B: DFE Tap-4 Bias Step 7",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 112,
      "source": "text",
      "content": "001000B: DFE Tap-4 Bias Step 8",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 112,
      "source": "text",
      "content": "001001B: DFE Tap-4 Bias Step 9",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 112,
      "source": "text",
      "content": "Sign Bit 0 : Positive DFE Tap-4 Bias (Default)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 112,
      "source": "text",
      "content": "DFE Tap-4 Bias 1 B: Negative DFE Tap-4 Bias",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 112,
      "source": "text",
      "content": "Enable/Disable 0 : DFE Tap-4 Disable (Default)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 112,
      "source": "text",
      "content": "DFE Tap-4 1 B: DFE Tap-4 Enable",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 112,
      "source": "text",
      "content": "NOTE 1 Refer to Section3.5.65 for information on Step Size, Step Size Tolerance and Range values",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 112,
      "source": "text",
      "content": "NOTE 2 The step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 112,
      "source": "text",
      "content": "NOTE 3 The number of step size, step values and range are speed dependent",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 112,
      "source": "text",
      "content": "3.5.80 MR117 (MA[7:0]=75 ) - RFU",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 113,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 113,
      "source": "text",
      "content": "3.5.81 MR118 (MA[7:0]=76 ) - DML VrefDQ Offset",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 113,
      "source": "text",
      "content": "Table 173 â MR118 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 113,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 113,
      "source": "text",
      "content": "DML VREFDQ Offset RFU",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 113,
      "source": "text",
      "content": "Table 174 â MR118 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 113,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 113,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 113,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 113,
      "source": "text",
      "content": "DML VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 113,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 113,
      "source": "text",
      "content": "DML VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 113,
      "source": "text",
      "content": "3.5.82 MR126 (MA[7:0]=7E ) - DMU VrefDQ Offset",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 113,
      "source": "text",
      "content": "Table 175 â MR126 Register Information",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 113,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 113,
      "source": "text",
      "content": "DMU VREFDQ Offset RFU",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 113,
      "source": "text",
      "content": "Table 176 â MR126 Register Definition",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 113,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 113,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 113,
      "source": "text",
      "content": "Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 113,
      "source": "text",
      "content": "DMU VREFDQ Offset W OP[6:4] 010 B: step +2",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 113,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 113,
      "source": "text",
      "content": "DMU VREFDQ sign W OP[7]",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 114,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 114,
      "source": "text",
      "content": "3.5.83 MR133 (MA[7:0]=85 ) - DQL0 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 114,
      "source": "text",
      "content": "Table 177 â MR133 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 114,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 114,
      "source": "text",
      "content": "DQL0 IBCLK DQL0 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 114,
      "source": "text",
      "content": "RFU DQL0 DCA for IBCLK RFU DQL0 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 114,
      "source": "text",
      "content": "Table 178 â MR133 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 114,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 114,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 114,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 114,
      "source": "text",
      "content": "DQL0 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 114,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 114,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 114,
      "source": "text",
      "content": "DQL0 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 114,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 114,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 114,
      "source": "text",
      "content": "DQL0 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 114,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 114,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 114,
      "source": "text",
      "content": "DQL0 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 114,
      "source": "text",
      "content": "3.5.84 MR134 (MA[7:0]=86 ) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 114,
      "source": "text",
      "content": "Table 179 â MR134 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 114,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 114,
      "source": "text",
      "content": "DQL0 VREFDQ Offset RFU DQL0 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 114,
      "source": "text",
      "content": "Table 180 â MR134 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 114,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 114,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 114,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 114,
      "source": "text",
      "content": "DQL0 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 114,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 114,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 114,
      "source": "text",
      "content": "DQL0 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 114,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 114,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 114,
      "source": "text",
      "content": "DQL0 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 114,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 114,
      "source": "text",
      "content": "DQL0 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 115,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 115,
      "source": "text",
      "content": "3.5.85 MR141 (MA[7:0]=8D ) - DQL1 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 115,
      "source": "text",
      "content": "Table 181 â MR141 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 115,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 115,
      "source": "text",
      "content": "DQL1 IBCLK DQL1 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 115,
      "source": "text",
      "content": "RFU DQL1 DCA for IBCLK RFU DQL1 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 115,
      "source": "text",
      "content": "Table 182 â MR141 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 115,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 115,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 115,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 115,
      "source": "text",
      "content": "DQL1 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 115,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 115,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 115,
      "source": "text",
      "content": "DQL1 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 115,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 115,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 115,
      "source": "text",
      "content": "DQL1 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 115,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 115,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 115,
      "source": "text",
      "content": "DQL1 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 115,
      "source": "text",
      "content": "3.5.86 MR142 (MA[7:0]=8E ) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 115,
      "source": "text",
      "content": "Table 183 â MR142 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 115,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 115,
      "source": "text",
      "content": "DQL1 VREFDQ Offset RFU DQL1 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 115,
      "source": "text",
      "content": "Table 184 â MR142 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 115,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 115,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 115,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 115,
      "source": "text",
      "content": "DQL1 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 115,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 115,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 115,
      "source": "text",
      "content": "DQL1 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 115,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 115,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 115,
      "source": "text",
      "content": "DQL1 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 115,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 115,
      "source": "text",
      "content": "DQL1 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 116,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 116,
      "source": "text",
      "content": "3.5.87 MR149 (MA[7:0]=95 ) - DQL2 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 116,
      "source": "text",
      "content": "Table 185 â MR149 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 116,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 116,
      "source": "text",
      "content": "DQL2 IBCLK DQL2 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 116,
      "source": "text",
      "content": "RFU DQL2 DCA for IBCLK RFU DQL2 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 116,
      "source": "text",
      "content": "Table 186 â MR149 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 116,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 116,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 116,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 116,
      "source": "text",
      "content": "DQL2 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 116,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 116,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 116,
      "source": "text",
      "content": "DQL2 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 116,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 116,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 116,
      "source": "text",
      "content": "DQL2 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 116,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 116,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 116,
      "source": "text",
      "content": "DQL2 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 116,
      "source": "text",
      "content": "3.5.88 MR150 (MA[7:0]=96 ) - DQL2 DCA for QBCLK and DQL2 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 116,
      "source": "text",
      "content": "Table 187 â MR150 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 116,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 116,
      "source": "text",
      "content": "DQL2 VREFDQ Offset RFU DQL2 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 116,
      "source": "text",
      "content": "Table 188 â MR150 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 116,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 116,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 116,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 116,
      "source": "text",
      "content": "DQL2 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 116,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 116,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 116,
      "source": "text",
      "content": "DQL2 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 116,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 116,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 116,
      "source": "text",
      "content": "DQL2 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 116,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 116,
      "source": "text",
      "content": "DQL2 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 117,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 117,
      "source": "text",
      "content": "3.5.89 MR157 (MA[7:0]=9D ) - DQL3 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 117,
      "source": "text",
      "content": "Table 189 â MR157 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 117,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 117,
      "source": "text",
      "content": "DQL3 IBCLK DQL3 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 117,
      "source": "text",
      "content": "RFU DQL3 DCA for IBCLK RFU DQL3 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 117,
      "source": "text",
      "content": "Table 190 â MR157 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 117,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 117,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 117,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 117,
      "source": "text",
      "content": "DQL3 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 117,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 117,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 117,
      "source": "text",
      "content": "DQL3 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 117,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 117,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 117,
      "source": "text",
      "content": "DQL3 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 117,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 117,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 117,
      "source": "text",
      "content": "DQL3 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 117,
      "source": "text",
      "content": "3.5.90 MR158 (MA[7:0]=9E ) - DQL3 DCA for QBCLK and DQL3 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 117,
      "source": "text",
      "content": "Table 191 â MR158 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 117,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 117,
      "source": "text",
      "content": "DQL3 VREFDQ Offset RFU DQL3 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 117,
      "source": "text",
      "content": "Table 192 â MR158 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 117,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 117,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 117,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 117,
      "source": "text",
      "content": "DQL3 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 117,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 117,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 117,
      "source": "text",
      "content": "DQL3 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 117,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 117,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 117,
      "source": "text",
      "content": "DQL3 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 117,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 117,
      "source": "text",
      "content": "DQL3 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 118,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 118,
      "source": "text",
      "content": "3.5.91 MR165 (MA[7:0]=A5 ) - DQL4 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 118,
      "source": "text",
      "content": "Table 193 â MR165 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 118,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 118,
      "source": "text",
      "content": "DQL4 IBCLK DQL4 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 118,
      "source": "text",
      "content": "RFU DQL4 DCA for IBCLK RFU DQL4 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 118,
      "source": "text",
      "content": "Table 194 â MR165 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 118,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 118,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 118,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 118,
      "source": "text",
      "content": "DQL4 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 118,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 118,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 118,
      "source": "text",
      "content": "DQL4 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 118,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 118,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 118,
      "source": "text",
      "content": "DQL4 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 118,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 118,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 118,
      "source": "text",
      "content": "DQL4 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 118,
      "source": "text",
      "content": "3.5.92 MR166 (MA[7:0]=A6 ) - DQL4 DCA for QBCLK and DQL4 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 118,
      "source": "text",
      "content": "Table 195 â MR166 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 118,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 118,
      "source": "text",
      "content": "DQL3 VREFDQ Offset RFU DQL3 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 118,
      "source": "text",
      "content": "Table 196 â MR166 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 118,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 118,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 118,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 118,
      "source": "text",
      "content": "DQL4 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 118,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 118,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 118,
      "source": "text",
      "content": "DQL4 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 118,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 118,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 118,
      "source": "text",
      "content": "DQL4 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 118,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 118,
      "source": "text",
      "content": "DQL4 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 119,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 119,
      "source": "text",
      "content": "3.5.93 MR173 (MA[7:0]=AD ) - DQL5 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 119,
      "source": "text",
      "content": "Table 197 â MR173 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 119,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 119,
      "source": "text",
      "content": "DQL5 IBCLK DQL5 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 119,
      "source": "text",
      "content": "RFU DQL5 DCA for IBCLK RFU DQL5 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 119,
      "source": "text",
      "content": "Table 198 â MR173 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 119,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 119,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 119,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 119,
      "source": "text",
      "content": "DQL5 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 119,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 119,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 119,
      "source": "text",
      "content": "DQL5 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 119,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 119,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 119,
      "source": "text",
      "content": "DQL5 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 119,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 119,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 119,
      "source": "text",
      "content": "DQL5 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 119,
      "source": "text",
      "content": "3.5.94 MR174 (MA[7:0]=AE ) - DQL5 DCA for QBCLK and DQL5 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 119,
      "source": "text",
      "content": "Table 199 â MR174 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 119,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 119,
      "source": "text",
      "content": "DQL5 VREFDQ Offset RFU DQL5 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 119,
      "source": "text",
      "content": "Table 200 â MR174 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 119,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 119,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 119,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 119,
      "source": "text",
      "content": "DQL5 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 119,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 119,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 119,
      "source": "text",
      "content": "DQL5 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 119,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 119,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 119,
      "source": "text",
      "content": "DQL5 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 119,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 119,
      "source": "text",
      "content": "DQL5 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 120,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 120,
      "source": "text",
      "content": "3.5.95 MR181 (MA[7:0]=B5 ) - DQL6 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 120,
      "source": "text",
      "content": "Table 201 â MR181 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 120,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 120,
      "source": "text",
      "content": "DQL6 IBCLK DQL6 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 120,
      "source": "text",
      "content": "RFU DQL6 DCA for IBCLK RFU DQL6 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 120,
      "source": "text",
      "content": "Table 202 â MR181 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 120,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 120,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 120,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 120,
      "source": "text",
      "content": "DQL6 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 120,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 120,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 120,
      "source": "text",
      "content": "DQL6 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 120,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 120,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 120,
      "source": "text",
      "content": "DQL6 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 120,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 120,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 120,
      "source": "text",
      "content": "DQL6 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 120,
      "source": "text",
      "content": "3.5.96 MR182 (MA[7:0]=B6 ) - DQL6 DCA for QBCLK and DQL6 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 120,
      "source": "text",
      "content": "Table 203 â MR182 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 120,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 120,
      "source": "text",
      "content": "DQL6 VREFDQ Offset RFU DQL6 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 120,
      "source": "text",
      "content": "Table 204 â MR182 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 120,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 120,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 120,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 120,
      "source": "text",
      "content": "DQL6 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 120,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 120,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 120,
      "source": "text",
      "content": "DQL6 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 120,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 120,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 120,
      "source": "text",
      "content": "DQL6 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 120,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 120,
      "source": "text",
      "content": "DQL6 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 121,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 121,
      "source": "text",
      "content": "3.5.97 MR189 (MA[7:0]=BD ) - DQL7 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 121,
      "source": "text",
      "content": "Table 205 â MR189 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 121,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 121,
      "source": "text",
      "content": "DQL7 IBCLK DQL7 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 121,
      "source": "text",
      "content": "RFU DQL7 DCA for IBCLK RFU DQL7 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 121,
      "source": "text",
      "content": "Table 206 â MR189 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 121,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 121,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 121,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 121,
      "source": "text",
      "content": "DQL7 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 121,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 121,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 121,
      "source": "text",
      "content": "DQL7 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 121,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 121,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 121,
      "source": "text",
      "content": "DQL7 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 121,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 121,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 121,
      "source": "text",
      "content": "DQL7 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 121,
      "source": "text",
      "content": "3.5.98 MR190 (MA[7:0]=BE ) - DQL7 DCA for QBCLK and DQL7 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 121,
      "source": "text",
      "content": "Table 207 â MR190 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 121,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 121,
      "source": "text",
      "content": "DQL7 VREFDQ Offset RFU DQL7 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 121,
      "source": "text",
      "content": "Table 208 â MR190 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 121,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 121,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 121,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 121,
      "source": "text",
      "content": "DQL7 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 121,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 121,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 121,
      "source": "text",
      "content": "DQL7 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 121,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 121,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 121,
      "source": "text",
      "content": "DQL7 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 121,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 121,
      "source": "text",
      "content": "DQL7 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 122,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 122,
      "source": "text",
      "content": "3.5.99 MR197 (MA[7:0]=C5 ) - DQU0 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 122,
      "source": "text",
      "content": "Table 209 â MR197 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 122,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 122,
      "source": "text",
      "content": "DQU0 IBCLK DQU0 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 122,
      "source": "text",
      "content": "RFU DQU0 DCA for IBCLK RFU DQU0 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 122,
      "source": "text",
      "content": "Table 210 â MR197 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 122,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 122,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 122,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 122,
      "source": "text",
      "content": "DQU0 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 122,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 122,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 122,
      "source": "text",
      "content": "DQU0 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 122,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 122,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 122,
      "source": "text",
      "content": "DQU0 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 122,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 122,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 122,
      "source": "text",
      "content": "DQU0 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 122,
      "source": "text",
      "content": "3.5.100 MR198 (MA[7:0]=C6 ) - DQU0 DCA for QBCLK and DQU0 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 122,
      "source": "text",
      "content": "Table 211 â MR198 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 122,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 122,
      "source": "text",
      "content": "DQU0 VREFDQ Offset RFU DQU0 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 122,
      "source": "text",
      "content": "Table 212 â MR198 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 122,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 122,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 122,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 122,
      "source": "text",
      "content": "DQU0 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 122,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 122,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 122,
      "source": "text",
      "content": "DQU0 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 122,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 122,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 122,
      "source": "text",
      "content": "DQU0 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 122,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 122,
      "source": "text",
      "content": "DQU0 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 123,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 123,
      "source": "text",
      "content": "3.5.101 MR205 (MA[7:0]=CD ) - DQU1 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 123,
      "source": "text",
      "content": "Table 213 â MR205 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 123,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 123,
      "source": "text",
      "content": "DQU1 IBCLK DQU1 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 123,
      "source": "text",
      "content": "RFU DQU1 DCA for IBCLK RFU DQU1 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 123,
      "source": "text",
      "content": "Table 214 â MR205 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 123,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 123,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 123,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 123,
      "source": "text",
      "content": "DQU1 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 123,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 123,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 123,
      "source": "text",
      "content": "DQU1 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 123,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 123,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 123,
      "source": "text",
      "content": "DQU1 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 123,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 123,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 123,
      "source": "text",
      "content": "DQU1 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 123,
      "source": "text",
      "content": "3.5.102 MR206 (MA[7:0]=CE ) - DQU1 DCA for QBCLK and DQU1 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 123,
      "source": "text",
      "content": "Table 215 â MR206 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 123,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 123,
      "source": "text",
      "content": "DQU1 VREFDQ Offset RFU DQU1 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 123,
      "source": "text",
      "content": "Table 216 â MR206 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 123,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 123,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 123,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 123,
      "source": "text",
      "content": "DQU1 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 123,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 123,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 123,
      "source": "text",
      "content": "DQU1 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 123,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 123,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 123,
      "source": "text",
      "content": "DQU1 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 123,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 123,
      "source": "text",
      "content": "DQU1 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 124,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 124,
      "source": "text",
      "content": "3.5.103 MR213 (MA[7:0]=D5 ) - DQU2 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 124,
      "source": "text",
      "content": "Table 217 â MR213 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 124,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 124,
      "source": "text",
      "content": "DQU2 IBCLK DQU2 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 124,
      "source": "text",
      "content": "RFU DQU2 DCA for IBCLK RFU DQU2 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 124,
      "source": "text",
      "content": "Table 218 â MR213 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 124,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 124,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 124,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 124,
      "source": "text",
      "content": "DQU2 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 124,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 124,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 124,
      "source": "text",
      "content": "DQU2 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 124,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 124,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 124,
      "source": "text",
      "content": "DQU2 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 124,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 124,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 124,
      "source": "text",
      "content": "DQU2 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 124,
      "source": "text",
      "content": "3.5.104 MR214 (MA[7:0]=D6 ) - DQU2 DCA for QBCLK and DQU2 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 124,
      "source": "text",
      "content": "Table 219 â MR214 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 124,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 124,
      "source": "text",
      "content": "DQU2 VREFDQ Offset RFU DQU2 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 124,
      "source": "text",
      "content": "Table 220 â MR214 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 124,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 124,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 124,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 124,
      "source": "text",
      "content": "DQU2 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 124,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 124,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 124,
      "source": "text",
      "content": "DQU2 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 124,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 124,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 124,
      "source": "text",
      "content": "DQU2 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 124,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 124,
      "source": "text",
      "content": "DQU2 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 125,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 125,
      "source": "text",
      "content": "3.5.105 MR221 (MA[7:0]=DD ) - DQU3 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 125,
      "source": "text",
      "content": "Table 221 â MR221 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 125,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 125,
      "source": "text",
      "content": "DQU3 IBCLK DQU3 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 125,
      "source": "text",
      "content": "RFU DQU3 DCA for IBCLK RFU DQU3 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 125,
      "source": "text",
      "content": "Table 222 â MR221 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 125,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 125,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 125,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 125,
      "source": "text",
      "content": "DQU3 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 125,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 125,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 125,
      "source": "text",
      "content": "DQU3 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 125,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 125,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 125,
      "source": "text",
      "content": "DQU3 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 125,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 125,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 125,
      "source": "text",
      "content": "DQU3 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 125,
      "source": "text",
      "content": "3.5.106 MR222 (MA[7:0]=DE ) - DQU3 DCA for QBCLK and DQU3 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 125,
      "source": "text",
      "content": "Table 223 â MR222 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 125,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 125,
      "source": "text",
      "content": "DQU3 VREFDQ Offset RFU DQU3 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 125,
      "source": "text",
      "content": "Table 224 â MR222 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 125,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 125,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 125,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 125,
      "source": "text",
      "content": "DQU3 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 125,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 125,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 125,
      "source": "text",
      "content": "DQU3 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 125,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 125,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 125,
      "source": "text",
      "content": "DQU3 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 125,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 125,
      "source": "text",
      "content": "DQU3 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 126,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 126,
      "source": "text",
      "content": "3.5.107 MR229 (MA[7:0]=E5 ) - DQU4 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 126,
      "source": "text",
      "content": "Table 225 â MR229 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 126,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 126,
      "source": "text",
      "content": "DQU4 IBCLK DQU4 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 126,
      "source": "text",
      "content": "RFU DQU4 DCA for IBCLK RFU DQU4 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 126,
      "source": "text",
      "content": "Table 226 â MR229 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 126,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 126,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 126,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 126,
      "source": "text",
      "content": "DQU4 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 126,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 126,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 126,
      "source": "text",
      "content": "DQU4 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 126,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 126,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 126,
      "source": "text",
      "content": "DQU4 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 126,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 126,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 126,
      "source": "text",
      "content": "DQU4 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 126,
      "source": "text",
      "content": "3.5.108 MR230 (MA[7:0]=E6 ) - DQU4 DCA for QBCLK and DQU4 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 126,
      "source": "text",
      "content": "Table 227 â MR230 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 126,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 126,
      "source": "text",
      "content": "DQU4 VREFDQ Offset RFU DQU4 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 126,
      "source": "text",
      "content": "Table 228 â MR230 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 126,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 126,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 126,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 126,
      "source": "text",
      "content": "DQU4 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 126,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 126,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 126,
      "source": "text",
      "content": "DQU4 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 126,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 126,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 126,
      "source": "text",
      "content": "DQU4 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 126,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 126,
      "source": "text",
      "content": "DQU4 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 127,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 127,
      "source": "text",
      "content": "3.5.109 MR237 (MA[7:0]=ED ) - DQU5 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 127,
      "source": "text",
      "content": "Table 229 â MR237 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 127,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 127,
      "source": "text",
      "content": "DQU5 IBCLK DQU5 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 127,
      "source": "text",
      "content": "RFU DQU5 DCA for IBCLK RFU DQU5 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 127,
      "source": "text",
      "content": "Table 230 â MR237 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 127,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 127,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 127,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 127,
      "source": "text",
      "content": "DQU5 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 127,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 127,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 127,
      "source": "text",
      "content": "DQU5 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 127,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 127,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 127,
      "source": "text",
      "content": "DQU5 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 127,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 127,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 127,
      "source": "text",
      "content": "DQU5 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 127,
      "source": "text",
      "content": "3.5.110 MR238 (MA[7:0]=EE ) - DQU5 DCA for QBCLK and DQU5 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 127,
      "source": "text",
      "content": "Table 231 â MR238 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 127,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 127,
      "source": "text",
      "content": "DQU5 VREFDQ Offset RFU DQU5 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 127,
      "source": "text",
      "content": "Table 232 â MR238 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 127,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 127,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 127,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 127,
      "source": "text",
      "content": "DQU5 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 127,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 127,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 127,
      "source": "text",
      "content": "DQU5 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 127,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 127,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 127,
      "source": "text",
      "content": "DQU5 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 127,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 127,
      "source": "text",
      "content": "DQU5 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 128,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 128,
      "source": "text",
      "content": "3.5.111 MR245 (MA[7:0]=F5 ) - DQU6 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 128,
      "source": "text",
      "content": "Table 233 â MR245 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 128,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 128,
      "source": "text",
      "content": "DQU6 IBCLK DQU6 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 128,
      "source": "text",
      "content": "RFU DQU6 DCA for IBCLK RFU DQU6 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 128,
      "source": "text",
      "content": "Table 234 â MR245 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 128,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 128,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 128,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 128,
      "source": "text",
      "content": "DQU6 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 128,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 128,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 128,
      "source": "text",
      "content": "DQU6 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 128,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 128,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 128,
      "source": "text",
      "content": "DQU6 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 128,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 128,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 128,
      "source": "text",
      "content": "DQU6 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 128,
      "source": "text",
      "content": "3.5.112 MR246 (MA[7:0]=F6 ) - DQU6 DCA for QBCLK and DQU6 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 128,
      "source": "text",
      "content": "Table 235 â MR246 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 128,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 128,
      "source": "text",
      "content": "DQU6 VREFDQ Offset RFU DQU6 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 128,
      "source": "text",
      "content": "Table 236 â MR246 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 128,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 128,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 128,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 128,
      "source": "text",
      "content": "DQU6 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 128,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 128,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 128,
      "source": "text",
      "content": "DQU6 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 128,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 128,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 128,
      "source": "text",
      "content": "DQU6 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 128,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 128,
      "source": "text",
      "content": "DQU6 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 129,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 129,
      "source": "text",
      "content": "3.5.113 MR253 (MA[7:0]=FD ) - DQU7 DCA for IBCLK and QCLK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 129,
      "source": "text",
      "content": "Table 237 â MR253 Register Information",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 129,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 129,
      "source": "text",
      "content": "DQU7 IBCLK DQU7 QCLK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 129,
      "source": "text",
      "content": "RFU DQU7 DCA for IBCLK RFU DQU7 DCA for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 129,
      "source": "text",
      "content": "Table 238 â MR253 Register Definition",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 129,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 129,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 129,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 129,
      "source": "text",
      "content": "DQU7 DCA for QCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 129,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 129,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 129,
      "source": "text",
      "content": "DQU7 QCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 129,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 129,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 129,
      "source": "text",
      "content": "DQU7 DCA for IBCLK W OP[5:4] B",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 129,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 129,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 129,
      "source": "text",
      "content": "DQU7 IBCLK sign W OP[7] B",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 129,
      "source": "text",
      "content": "3.5.114 MR254 (MA[7:0]=FE ) - DQU7 DCA for QBCLK and DQU7 VrefDQ Offset",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 129,
      "source": "text",
      "content": "Table 239 â MR254 Register Information",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 129,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 129,
      "source": "text",
      "content": "DQU7 VREFDQ Offset RFU DQU7 DCA for QBCLK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 129,
      "source": "text",
      "content": "Table 240 â MR254 Register Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 129,
      "source": "text",
      "content": "Function Register Type Operand Data Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 129,
      "source": "text",
      "content": "00 : disable (Default)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 129,
      "source": "text",
      "content": "01 : step +1 Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 129,
      "source": "text",
      "content": "DQU7 DCA for QBCLK W OP[1:0] B",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 129,
      "source": "text",
      "content": "10 B: step +2 Step Size: 1LSB",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 129,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 129,
      "source": "text",
      "content": "DQU7 QBCLK sign W OP[3] B",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 129,
      "source": "text",
      "content": "000 : disable (Default)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 129,
      "source": "text",
      "content": "B Range: -3 ~ +3 LSB Codes",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 129,
      "source": "text",
      "content": "DQU7 VREFDQ Offset W OP[6:4] 010 : step +2",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 129,
      "source": "text",
      "content": "0 : positive (Default)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 129,
      "source": "text",
      "content": "DQU7 VREFDQ sign W OP[7] B",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 130,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 130,
      "source": "text",
      "content": "3.5.115 Undefined Mode Registers Spaced in DFE, per bit DCA, and per bit",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 130,
      "source": "text",
      "content": "There are currently no plans to utilize these MR addresses.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 131,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 131,
      "source": "text",
      "content": "4 DDR5 SDRAM Command Description and Operation",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 131,
      "source": "text",
      "content": "4.1 Command Truth Table",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 131,
      "source": "text",
      "content": "â¢ Notes 1, 2 & 14 apply to the entire Command truth table",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 131,
      "source": "text",
      "content": "â¢ To improve command decode time, the table has been optimized to orient all 1-cycle commands together and all",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 131,
      "source": "text",
      "content": "2-cycle commands together; allowing CA1 to be used to identify the difference between a 1-cycle and a 2-cycle",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 131,
      "source": "text",
      "content": "[BG=Bank Group Address, BA=Bank Address, R=Row Address, C=Column Address, MRA=Mode",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 131,
      "source": "text",
      "content": "Register Address, OP=Op Code, CID=Chip ID, DDPID=Dual Die Package ID, CW=Control Word,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 131,
      "source": "text",
      "content": "X=Donât Care, V=Valid].",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 131,
      "source": "text",
      "content": "Table 241 â Command Truth Table",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 131,
      "source": "text",
      "content": "Function Abb tir oe nvia- CS_n",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 131,
      "source": "text",
      "content": "CA0 CA1 CA2 CA3 CA4 CA5",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 131,
      "source": "text",
      "content": "A7 CA8 CA9 CA10 CA11 CA12 CA13",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 131,
      "source": "text",
      "content": "L L L R0 R1 R2 R3 BA0 BA1 BG0 BG1 BG2 CID0 CID1 DC DID P2 ID/",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 131,
      "source": "text",
      "content": "H R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 C RID 173/ 23,24",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 131,
      "source": "text",
      "content": "L H L L L L V V V V V V V V V",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 131,
      "source": "text",
      "content": "H V V V V V V V V V V V V V V",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 131,
      "source": "text",
      "content": "L H L L L H V V V V V V V V V",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 131,
      "source": "text",
      "content": "H V V V V V V V V V V V V V V",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 131,
      "source": "text",
      "content": "Write Pattern WRP L H L L H L H BA0 BA1 BG0 BG1 BG2 CID0 CID1 DC DID P2 ID/ 11,15,18,19,",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 131,
      "source": "text",
      "content": "H V C3 C4 C5 C6 C7 C8 C9 C10 V H H V CID3",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 131,
      "source": "text",
      "content": "Write Pattern w/ Auto WRPA L H L L H L H BA0 BA1 BG0 BG1 BG2 CID0 CID1 DC DID P2 ID/ 11,15,18,19,",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 131,
      "source": "text",
      "content": "Precharge 20,21,23,24",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 131,
      "source": "text",
      "content": "H V C3 C4 C5 C6 C7 C8 C9 C10 V AP=L H V CID3",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 131,
      "source": "text",
      "content": "L H L L H H V V V V V V V V V",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 131,
      "source": "text",
      "content": "H V V V V V V V V V V V V V V",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 131,
      "source": "text",
      "content": "Mode Register Write MRW L H L H L L MRA0 MRA1 MRA2 MRA3 MRA4 MRA5 MRA6 MRA7 DDV P/ ID 8,11,13,20,",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 131,
      "source": "text",
      "content": "H OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7 V V CW V V V",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 131,
      "source": "text",
      "content": "Mode Register Read MRR L H L H L H MRA0 MRA1 MRA2 MRA3 MRA4 MRA5 MRA6 MRA7 DDV P/ ID 8,13,20,22,",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 131,
      "source": "text",
      "content": "H L L V V V V V V V V CW V V V",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 131,
      "source": "text",
      "content": "L H L H H L BL*=L BA0 BA1 BG0 BG1 BG2 CID0 CID1 DC DID P2 ID/",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 131,
      "source": "text",
      "content": "H V C3 C4 C5 C6 C7 C8 C9 C10 V H PaW rtiR a_ l= L V CID3 20,21,23,24",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 131,
      "source": "text",
      "content": "Write w/Auto Precharge WRA",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 131,
      "source": "text",
      "content": "L H L H H L BL*=L BA0 BA1 BG0 BG1 BG2 CID0 CID1 DC DID P2 ID/",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 131,
      "source": "text",
      "content": "H V C3 C4 C5 C6 C7 C8 C9 C10 V AP=L WR_ V CID3",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 131,
      "source": "text",
      "content": "Read RD L H L H H H BL*=L BA0 BA1 BG0 BG1 BG2 CID0 CID1 DC DID P2 ID/ 8,15,19,20,",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 131,
      "source": "text",
      "content": "H C2 C3 C4 C5 C6 C7 C8 C9 C10 V H V V CID3",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 131,
      "source": "text",
      "content": "Read w/Auto Precharge RDA L H L H H H BL*=L BA0 BA1 BG0 BG1 BG2 CID0 CID1 DC DID P2 ID/ 8,15,19,20,",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 131,
      "source": "text",
      "content": "H C2 C3 C4 C5 C6 C7 C8 C9 C10 V AP=L V V CID3",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 131,
      "source": "text",
      "content": "VrefCA Command VrefCA L H H L L L OP0 OP1 OP2 OP3 OP4 OP5 OP6 L DDV P/ ID 22,23,24",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 131,
      "source": "text",
      "content": "VrefCS Command VrefCS L H H L L L OP0 OP1 OP2 OP3 OP4 OP5 OP6 H DDV P/ ID 22,23,24",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 131,
      "source": "text",
      "content": "Refresh All REFab L H H L L H CID3 V V V R Io Rr H L CID0 CID1 DC DID P2 ID/ 3,2 21 7,2 , 3 2, 824,",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 131,
      "source": "text",
      "content": "R Ale lfresh Management RFMab L H H L L H CID3 V V V L L CID0 CID1 DC DID P2 ID/ 3,20, 22 41,23,",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 131,
      "source": "text",
      "content": "Refresh Same Bank REFsb L H H L L H CID3 BA0 BA1 V R Io Rr H H CID0 CID1 DC DID P2 ID/ 4 2,2 40 ,2,2 71 , , 22 83,",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 131,
      "source": "text",
      "content": "R Sae mfre es Bh aM na knagement RFMsb L H H L L H CID3 BA0 BA1 V L H CID0 CID1 DC DID P2 ID/ 4,20, 22 41,23,",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 131,
      "source": "text",
      "content": "Precharge All PREab L H H L H L CID3 V V V V L CID0 CID1 DC DID P2 ID/ 5,20, 22 41,23,",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 131,
      "source": "text",
      "content": "Precharge Same Bank PREsb L H H L H L CID3 BA0 BA1 V V H CID0 CID1 DC DID P2 ID/ 6,20, 22 41,23,",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 132,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 132,
      "source": "text",
      "content": "Table 241 â Command Truth Table (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 132,
      "source": "text",
      "content": "Function Abb tir oe nvia- CS_n",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 132,
      "source": "text",
      "content": "CA0 CA1 CA2 CA3 CA4 CA5",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 132,
      "source": "text",
      "content": "A7 CA8 CA9 CA10 CA11 CA12 CA13",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 132,
      "source": "text",
      "content": "Precharge PREpb L H H L H H CID3 BA0 BA1 BG0 BG1 BG2 CID0 CID1 DC DID P2 ID/ 7,20, 22 41,23,",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 132,
      "source": "text",
      "content": "RFU RFU L H H H L L V V V V V V V V V",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 132,
      "source": "text",
      "content": "Self Refresh Entry SRE L H H H L H V V V V H L V V V 9",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 132,
      "source": "text",
      "content": "Self Refresh Entry w/",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 132,
      "source": "text",
      "content": "Frequency Change SREF L H H H L H V V V V L L V V V 9",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 132,
      "source": "text",
      "content": "Power Down Entry PDE L H H H L H V V V V V H ODT=L V V 10,16",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 132,
      "source": "text",
      "content": "MPC MPC L H H H H L OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7 DDV P/ ID 20,22,23,24",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOP NOP L H H H H H V V V V V V V V V",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 132,
      "source": "text",
      "content": "Power Down Exit PDX L H H H H H V V V V V V V V V",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 132,
      "source": "text",
      "content": "Deselect DES H X X X X X X X X X X X X X X",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 1 V means H or L (a defined logic level). X means don't care in which case the signal may be floated.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 2 Bank group addresses BG[2:0] and Bank addresses BA[1:0] determine which bank is to be operated upon in a specific bank group.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 3 The Refresh All and Refresh Management All commands are applied to all banks in all bank groups. CA6 and CA7 are required to be valid (âVâ)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 4 The Refresh Same Bank and Refresh Management Same Bank commands refresh the same bank in all bank group bits. The bank bits, BA0 and BA1 on",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 132,
      "source": "text",
      "content": "CA6 and CA7, respectively, specify the bank within each bank group.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 5 The Precharge All command applies to all open banks in all bank groups.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 6 The Precharge Same Bank command applies to the same bank in all bank groups. The bank bits specify the bank within each bank group.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 7 The Precharge command applies to a single bank as specified by bank address and bank group bits.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 8 CS_n=LOW during the 2nd cycle of a two cycle command controls ODT in non-target ranks for WR, RD and MRR commands.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 9 The SRE command places the DRAM in self refresh state",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 10 The PDE command places the DRAM in power down state",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 11 Two cycle commands with no ODT control (ACT, MRW, WRP). DRAM does not execute the command if it receives CS as LOW on 2nd cycle.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 12 WR command with WR_partial = Low indicates a partial write command. This is to help DRAM start an internal read for 'read modify write'.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 13 If CW=Low during the MRW command then DRAM should execute the command, Mode Register will be written. If CW=HIGH then DRAM ignores the",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 132,
      "source": "text",
      "content": "MRW command, and the Mode Register is not changed. During MRR commands the DRAM ignores the value of the CW bit, MRR will be executed if",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 14 CID[3:0] bits are used for 3DS stacking support.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 15 If CA5:BL*=L, the command places the DRAM into the alternate Burst mode described by MR0[1:0] instead of the default Burst Length 16 mode.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 16 ODT=L is defined to allow On Die Termination (ODT) to persist when the device is in Power Down Mode.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 17 CID3/R17 is a multi-mode pin allowing for either 16H 3DS stacking with the CID3 bit usage or R17 for high bit density monolithic usage. These usages",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 132,
      "source": "text",
      "content": "are mutually exclusive.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 18 Write Pattern only supports BL16 and BL32.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 19 When CID3 is not used, its CA decode is VALID.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 20 In the case of a DRAM where the density or stacking doesn't require CA[13] the ball location for that function (considering the state of MIR) shall be",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 132,
      "source": "text",
      "content": "connected to VDDQ, and the DRAM shall decode CA[13]=L so that the proper selection of die and RA is provided.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 21 CID2/DDPID is a multi-mode pin allowing for either 3DS stacking with CID2 or DDP packaging with DDPID. Use of 3DS and DDP are mutually",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 22 V/DDPID is a multi-mode pin where the DDPID is used for DDP packages only.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 23 Any command using DDPID shall issue a NOP to non-selected device.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 24 NT-ODT behavior is not influenced by DDPIP value",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 25 CA[0:1] =[L:L] on the second cycle for burst ordering.",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 26 When host issue MRR with CRC enabled, data comes out with CRC bit.",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 27 If the Refresh Management Required bit is â0â (MR58 OP[0]=0), CA9 is only required to be valid (âVâ).",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 132,
      "source": "text",
      "content": "NOTE 28 If the Refresh Interval Rate indicator bit is disabled (MR4:OP[3]=0), CA8 is only required to be valid (âVâ). If the Refresh Interval Rate indicator bit is",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 132,
      "source": "text",
      "content": "enabled (MR4:OP[3]=1), the host will set CA8=H for REF commands issued at the 1x refresh interval rate and CA8=L for REF commands issued at the",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 132,
      "source": "text",
      "content": "2x refresh interval rate.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 133,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 133,
      "source": "text",
      "content": "4.2 Burst Length, Type and Order",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 133,
      "source": "text",
      "content": "Accesses within a given burst is currently limited to only sequential, interleaved is not supported. The",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 133,
      "source": "text",
      "content": "ordering of accesses within a burst is determined by the burst length and the starting column address as",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 133,
      "source": "text",
      "content": "shown in Table242. The burst length is defined by bits OP[1:0] of Mode Register MR0. Burst length",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 133,
      "source": "text",
      "content": "options include BC8 OTF, BL16, BL32 (optional) and BL32 OTF.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 133,
      "source": "text",
      "content": "Table 242 â Burst Type and Burst Order for Read",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 133,
      "source": "text",
      "content": "Burst Burst Read Burst Cycle and Burst Address Sequence",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 133,
      "source": "text",
      "content": "Length Type 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 0 V V 0 1 2 3 4 5 6 7 T T T T T T T T",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 1 V V 4 5 6 7 0 1 2 3 T T T T T T T T",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 0 V V 8 9 A B C D E F T T T T T T T T",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 1 V V C D E F 8 9 A B T T T T T T T T",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 0 V V 0 1 2 3 4 5 6 7 8 9 A B C D E F",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 1 V V 4 5 6 7 0 1 2 3 C D E F 8 9 A B",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 0 V V 8 9 A B C D E F 0 1 2 3 4 5 6 7",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 1 V V C D E F 8 9 A B 4 5 6 7 0 1 2 3",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 133,
      "source": "text",
      "content": "Table 243 â Burst Type and Burst Order for Write",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 133,
      "source": "text",
      "content": "Burst Burst Write Burst Cycle and Burst Address Sequence",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 133,
      "source": "text",
      "content": "Length Type 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 V V V 0 1 2 3 4 5 6 7 X X X X X X X X",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 V V V 8 9 A B C D E F X X X X X X X X",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 133,
      "source": "text",
      "content": "BL16 SEQ V V V V 0 1 2 3 4 5 6 7 8 9 A B C D E F",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 133,
      "source": "text",
      "content": "NOTE 1 T: Output driver for data and strobes are in high impedance.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 133,
      "source": "text",
      "content": "NOTE 2 V: A valid logic level (0 or 1), but respective buffer input ignores level on input pins.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 133,
      "source": "text",
      "content": "NOTE 3 X: Donât Care.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 133,
      "source": "text",
      "content": "4.2.1 Burst Type and Burst Order for Optional BL32 Mode",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 133,
      "source": "text",
      "content": "DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 133,
      "source": "text",
      "content": "Table 244 â Burst Type and Burst Order for Read BL32",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 133,
      "source": "text",
      "content": "Read Burst Cycle and Burst Address Sequence",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 133,
      "source": "text",
      "content": "1-4 5-8 9-12 13-16 17-20 21-24 25-28 29-32",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 0 0 V V 0-3 4-7 8-B C-F 10-13 14-17 18-1B 1C-1F",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 0 1 V V 4-7 0-3 C-F 8-B 14-17 10-13 1C-1F 18-1B",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 1 0 V V 8-B C-F 0-3 4-7 18-1B 1C-1F 10-13 14-17",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 1 1 V V C-F 8-B 4-7 0-3 1C-1F 18-1B 14-17 10-13",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 0 0 V V 10-13 14-17 18-1B 1C-1F 0-3 4-7 8-B C-F",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 0 1 V V 14-17 10-13 1C-1F 18-1B 4-7 0-3 C-F 8-B",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 1 0 V V 18-1B 1C-1F 10-13 14-17 8-B C-F 0-3 4-7",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 1 1 V V 1C-1F 18-1B 14-17 10-13 C-F 8-B 4-7 0-3",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 0 0 V V 0-3 4-7 8-B C-F X X X X",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 0 1 V V 4-7 0-3 C-F 8-B X X X X",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 133,
      "source": "text",
      "content": "0 1 0 V V 8-B C-F 0-3 4-7 X X X X",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 133,
      "source": "text",
      "content": "BL16 in 0 1 1 V V C-F 8-B 4-7 0-3 X X X X",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 133,
      "source": "text",
      "content": "BL32 OTF 1 0 0 V V 10-13 14-17 18-1B 1C-1F X X X X",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 0 1 V V 14-17 10-13 1C-1F 18-1B X X X X",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 1 0 V V 18-1B 1C-1F 10-13 14-17 X X X X",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 133,
      "source": "text",
      "content": "1 1 1 V V 1C-1F 18-1B 14-17 10-13 X X X X",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 134,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 134,
      "source": "text",
      "content": "4.2.1 Burst Type and Burst Order for Optional BL32 Mode (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 134,
      "source": "text",
      "content": "Table 245 â Burst Type and Burst Order for Write BL32",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 134,
      "source": "text",
      "content": "Write Burst Cycle and Burst Address Sequence",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 134,
      "source": "text",
      "content": "1-8 9-16 17-24 25-32",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 134,
      "source": "text",
      "content": "BL32 0 V V V V 0-7 8-F 17-24 25-32",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 134,
      "source": "text",
      "content": "BL16 in SEQ 0 V V V V 0-7 8-F X X",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 134,
      "source": "text",
      "content": "BL32 OTF 1 V V V V 10-17 18-1F X X",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 134,
      "source": "text",
      "content": "NOTE 1 In case of BL16 in BL32 OTF mode by setting MR0[OP1:0=11], the internal write operation starts eight cycles earlier than for BL32 mode. This means that",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 134,
      "source": "text",
      "content": "the starting point for tWR and tWTR shall be pulled in by eight clocks.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 134,
      "source": "text",
      "content": "NOTE 2 T: Output driver for data and strobes are in high impedance.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 134,
      "source": "text",
      "content": "NOTE 3 V: A valid logic level (0 or 1), but respective buffer input ignores level on input pins.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 134,
      "source": "text",
      "content": "NOTE 4 X: Donât Care.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 134,
      "source": "text",
      "content": "4.3 Precharge Command",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 134,
      "source": "text",
      "content": "The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 134,
      "source": "text",
      "content": "banks. The bank(s) shall be available for a subsequent row activation a specified time (tRP) after the",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 134,
      "source": "text",
      "content": "PRECHARGE command is issued. Once a bank has been precharged, it is in the idle state and must be",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 134,
      "source": "text",
      "content": "activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 134,
      "source": "text",
      "content": "is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 134,
      "source": "text",
      "content": "process of precharging. However, the precharge period shall be determined by the last PRECHARGE",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 134,
      "source": "text",
      "content": "command issued to the bank.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 134,
      "source": "text",
      "content": "If CA10 on the 2nd pulse of a Read or Write command is LOW, (shown as AP=L in Table241) then the",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 134,
      "source": "text",
      "content": "auto-precharge function is engaged. This feature allows the precharge operation to be partially or",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 134,
      "source": "text",
      "content": "completely hidden during burst read cycles (dependent upon CAS latency) thus improving system",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 134,
      "source": "text",
      "content": "performance for random data access. The RAS lockout circuit internally delays the precharge operation",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 134,
      "source": "text",
      "content": "until the array restore operation has been completed (tRAS satisfied) so that the auto precharge command",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 134,
      "source": "text",
      "content": "may be issued with any read. Auto-precharge is also implemented during Write commands. The precharge",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 134,
      "source": "text",
      "content": "operation engaged by the Auto precharge command shall not begin until the last data of the burst write",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 134,
      "source": "text",
      "content": "sequence is properly stored in the memory array. The bank shall be available for a subsequent row",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 134,
      "source": "text",
      "content": "activation a specified time (tRP) after hidden PRECHARGE command (AutoPrecharge) is issued to that",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 134,
      "source": "text",
      "content": "The precharge to precharge delay is defined by tPPD in the core timing tables. tPPD applies to any",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 134,
      "source": "text",
      "content": "combination of precharge commands (PREab, PREsb, PREpb). tPPD also applies to any combination of",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 134,
      "source": "text",
      "content": "precharge commands to a different die in a 3DS DDR5 SDRAM.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 134,
      "source": "text",
      "content": "4.3.1 Precharge Command Modes",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 134,
      "source": "text",
      "content": "DDR5 supports three different types of precharge commands: Precharge, Precharge All and Precharge",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 134,
      "source": "text",
      "content": "The Precharge Command (PREpb) applies precharge to a specific bank defined by BA[1:0] {if applicable}",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 134,
      "source": "text",
      "content": "in a specific bank group defined by BG[2:0], while a Precharge All (PREab) applies precharge to all banks",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 134,
      "source": "text",
      "content": "in all bank groups and a Precharge Same Bank (PREsb) applies precharge to a specific bank defined by",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 134,
      "source": "text",
      "content": "BA[1:0] in all bank groups. In the case of a 3DS DDR5 SDRAM device, CID[3:0] shall also be selected to",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 134,
      "source": "text",
      "content": "identify the target die.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 134,
      "source": "text",
      "content": "Table246 shows the different encodes for PREpb, PREab and PREsb.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 135,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 135,
      "source": "text",
      "content": "4.3.1 Precharge Command Modes (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 135,
      "source": "text",
      "content": "Table 246 â Precharge Encodings",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 135,
      "source": "text",
      "content": "Function Abb tir oe nvia- C nS_",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 135,
      "source": "text",
      "content": "CA0 CA1 CA2 CA3 CA4 CA5",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 135,
      "source": "text",
      "content": "A7 CA8 CA9 CA10 CA11 CA12 CA13",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 135,
      "source": "text",
      "content": "Precharge All PREab L H H L H L CID3 V V V V L CID0 CID1 DDPI",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 135,
      "source": "text",
      "content": "Precharge Same Bank PREsb L H H L H L CID3 BA0 BA1 V V H CID0 CID1 DDPI",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 135,
      "source": "text",
      "content": "Precharge PREpb L H H L H H CID3 BA0 BA1 BG0 BG1 BG2 CID0 CID1 DDPI",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 135,
      "source": "text",
      "content": "NOTE See Table241 for details",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 135,
      "source": "text",
      "content": "4.4 Programmable Preamble & Postamble",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 135,
      "source": "text",
      "content": "DDR5 shall support programmable preambles and postambles.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 135,
      "source": "text",
      "content": "4.4.1 Read Preamble & Postamble",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 135,
      "source": "text",
      "content": "DDR5 supports a programmable read preamble & postamble.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 135,
      "source": "text",
      "content": "Read Preamble is configured as 1tCK, 2tCK (two unique modes), 3tCK and 4tCK via MR8:OP[2:0].",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 135,
      "source": "text",
      "content": "Table 247 â Read Preamble & Postamble",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 135,
      "source": "text",
      "content": "Function Operand Data",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 135,
      "source": "text",
      "content": "000 : 1 tCK - 10 Pattern",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 135,
      "source": "text",
      "content": "001 : 2 tCK - 0010 Pattern",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 135,
      "source": "text",
      "content": "010B: 2 tCK - 1110 Pattern (DDR4 Style)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 135,
      "source": "text",
      "content": "011 : 3 tCK - 000010 Pattern",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 135,
      "source": "text",
      "content": "Read Preamble Settings R/W OP[2:0] B",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 135,
      "source": "text",
      "content": "100 : 4 tCK - 00001010 Pattern",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 135,
      "source": "text",
      "content": "Read Postamble is configured as 0.5tCK or 1.5tCK via MR8:OP[6]",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 135,
      "source": "text",
      "content": "Note that DQS shall have an option to drive early by x-tCK to accommodate different HOST receiver",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 135,
      "source": "text",
      "content": "designs as controlled by the Read DQS Offset in MR40:OP[2:0].",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 135,
      "source": "text",
      "content": "CK_t, t-4 t-3 t-2 t-1 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 135,
      "source": "text",
      "content": "1 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 135,
      "source": "text",
      "content": "10 Pattern - MR8:OP[2:0]=000b DQS_c tRPRE",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 135,
      "source": "text",
      "content": "2 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 135,
      "source": "text",
      "content": "0010 Pattern - MR8:OP[2:0]=001b DQS_c",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 135,
      "source": "text",
      "content": "2 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 135,
      "source": "text",
      "content": "1 D1 D1 R0 4P Sat tt ye lern O - p M tioR n8:OP[2:0]=010b DQS_c tRPRE",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 135,
      "source": "text",
      "content": "3 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 135,
      "source": "text",
      "content": "000010 Pattern - MR8:OP[2:0]=011b DQS_c",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 135,
      "source": "text",
      "content": "4 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 135,
      "source": "text",
      "content": "00001010 Pattern - MR8:OP[2:0]=100bDQS_c",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 135,
      "source": "text",
      "content": "DQ D0 D1 D2 D3 D4 D5D6 D7 D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 135,
      "source": "text",
      "content": "Figure 9 â Example of Read Preamble Modes (Default) w/0.5 tCK Postamble",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 136,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 136,
      "source": "text",
      "content": "4.4.1 Read Preamble & Postamble (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 136,
      "source": "text",
      "content": "CK_t, t-4 t-3 t-2 t-1 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 136,
      "source": "text",
      "content": "1 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 136,
      "source": "text",
      "content": "10 Pattern - MR8:OP[2:0]=000b DQS_c",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 136,
      "source": "text",
      "content": "2 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 136,
      "source": "text",
      "content": "0010 Pattern - MR8:OP[2:0]=001b DQS_c",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 136,
      "source": "text",
      "content": "2 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 136,
      "source": "text",
      "content": "1 D1 D1 R0 4P Sat tt ye lern O - p M tioR n8:OP[2:0]=010b DQS_c tRPRE",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 136,
      "source": "text",
      "content": "3 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 136,
      "source": "text",
      "content": "000010 Pattern - MR8:OP[2:0]=011b DQS_c",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 136,
      "source": "text",
      "content": "4 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 136,
      "source": "text",
      "content": "00001010 Pattern - MR8:OP[2:0]=100b DQS_c",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 136,
      "source": "text",
      "content": "DQ D0 D1 D2 D3 D4 D5D6 D7 D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 136,
      "source": "text",
      "content": "Figure 10 â Example of Read Preamble Modes (Default) & w/1.5 tCK Postamble",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 136,
      "source": "text",
      "content": "CK_t, t-4 t-3 t-2 t-1 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 136,
      "source": "text",
      "content": "1 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 136,
      "source": "text",
      "content": "10 Pattern - MR8:OP[2:0]=000b DQS_c",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 136,
      "source": "text",
      "content": "2 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 136,
      "source": "text",
      "content": "0010 Pattern - MR8:OP[2:0]=001b DQS_c",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 136,
      "source": "text",
      "content": "2 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 136,
      "source": "text",
      "content": "1 D1 D1 R0 4P Sat tt ye lern O - p M tioR n8:OP[2:0]=010b DQS_c tRPRE",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 136,
      "source": "text",
      "content": "3 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 136,
      "source": "text",
      "content": "000010 Pattern - MR8:OP[2:0]=011b DQS_c",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 136,
      "source": "text",
      "content": "4 tCK Preamble: DQS_t,",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 136,
      "source": "text",
      "content": "00001010 Pattern - MR8:OP[2:0]=100b DQS_c",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 136,
      "source": "text",
      "content": "DQ D0 D1 D2 D3 D4 D5D6 D7 D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 136,
      "source": "text",
      "content": "3 tCK Offset Example",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 136,
      "source": "text",
      "content": "Figure 11 â Example of Read Preamble Modes w/ 3tCK DQS offset & w/1.5 tCK Postamble",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 136,
      "source": "text",
      "content": "4.4.2 Write Preamble & Postamble",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 136,
      "source": "text",
      "content": "DDR5 supports a programmable write preamble & postamble.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 136,
      "source": "text",
      "content": "Write Preamble is configured as 2tCK, 3tCK and 4tCK via MR8:OP[4:3]",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 136,
      "source": "text",
      "content": "Write Postamble is configured as 0.5tCK or 1.5tCK via MR8:OP[7]",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 136,
      "source": "text",
      "content": "CK_t, t-4 t-3 t-2 t-1 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 136,
      "source": "text",
      "content": "2 tCK Preamble DQS_t,",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 136,
      "source": "text",
      "content": "w/ 0.5 tCK Postamble DQS_c tWPRE",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 136,
      "source": "text",
      "content": "3 tCK Preamble DQS_t,",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 136,
      "source": "text",
      "content": "w/ 0.5 tCK Postamble DQS_c",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 136,
      "source": "text",
      "content": "4 tCK Preamble DQS_t,",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 136,
      "source": "text",
      "content": "w/ 0.5 tCK Postamble DQS_c",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 136,
      "source": "text",
      "content": "DQ D0 D1 D2 D3 D4 D5D6 D7 D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 136,
      "source": "text",
      "content": "Figure 12 â Example of Write Preamble Modes (Default) w/0.5tCK Postamble",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 137,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 137,
      "source": "text",
      "content": "4.4.2 Write Preamble & Postamble (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 137,
      "source": "text",
      "content": "CK_t, t-4 t-3 t-2 t-1 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 137,
      "source": "text",
      "content": "2 tCK Preamble DQS_t,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 137,
      "source": "text",
      "content": "w/ 1.5 tCK Postamble DQS_c tWPRE",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 137,
      "source": "text",
      "content": "3 tCK Preamble DQS_t,",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 137,
      "source": "text",
      "content": "w/ 1.5 tCK Postamble DQS_c",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 137,
      "source": "text",
      "content": "4 tCK Preamble DQS_t,",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 137,
      "source": "text",
      "content": "w/ 1.5 tCK Postamble DQS_c",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 137,
      "source": "text",
      "content": "DQ D0 D1 D2 D3 D4 D5D6 D7 D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 137,
      "source": "text",
      "content": "Figure 13 â Example of Write Preamble Modes (Default) w/1.5tCK Postamble",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 137,
      "source": "text",
      "content": "4.4.3 Write Preamble Timings",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 137,
      "source": "text",
      "content": "During Write operations, input receiver aligns the strobe with DQ according to the preamble settings, and",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 137,
      "source": "text",
      "content": "strobe should meet timing requirements (tDQSH_pre, tDQSL_pre) to guarantee enough timing margin by",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 137,
      "source": "text",
      "content": "setting the window for strobe during Write preamble time frame. This timing requirement is applied to all",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 137,
      "source": "text",
      "content": "configurations of Write preamble set by MR8 OP[4:3], which is 2tCK, 3tCK, and 4tCK Write preamble,",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 137,
      "source": "text",
      "content": "for Write to Write operations as well as normal Write operations.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 137,
      "source": "text",
      "content": "DQ D0 D1 D2 D13 D14 D15",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 137,
      "source": "text",
      "content": "NOTE 1 BL=16, 4tCK Preamble",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 137,
      "source": "text",
      "content": "NOTE 2 tDQSH_pre and tDQSL_pre are shown, and it applies to all toggles during preamble.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 137,
      "source": "text",
      "content": "NOTE 3 2nd preamble during Write to Write operation will follow same requirement.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 137,
      "source": "text",
      "content": "Figure 14 â DQS Timing While Write Preamble",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 137,
      "source": "text",
      "content": "Table 248 â Strobe Preamble Timing Parameters for DDR5 3200 to 8400",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 137,
      "source": "text",
      "content": "DDR5 3200 ~ 4800 DDR5 5200 ~ 6400 DDR5 6800 ~ 8400",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 137,
      "source": "text",
      "content": "Parameter Symbol Unit",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 137,
      "source": "text",
      "content": "min max min max min max",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 137,
      "source": "text",
      "content": "Strobeâs window of differentially",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 137,
      "source": "text",
      "content": "tDQSH_pre 0.45 0.55 TBD TBD TBD TBD nCK",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 137,
      "source": "text",
      "content": "high during Write preamble",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 137,
      "source": "text",
      "content": "Strobeâs window of differentially",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 137,
      "source": "text",
      "content": "tDQSL_pre 0.45 0.55 TBD TBD TBD TBD nCK",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 137,
      "source": "text",
      "content": "low during Write preamble",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 137,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 137,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 138,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 138,
      "source": "text",
      "content": "The DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 138,
      "source": "text",
      "content": "DQS_t with data valid), and it requires a postamble after the last latching edge. The preamble and",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 138,
      "source": "text",
      "content": "postamble options are set via Mode Register Write commands. Additionally, the postamble and preamble",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 138,
      "source": "text",
      "content": "configured size shall NOT force the HOST to add command gaps in the command interval just to satisfy",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 138,
      "source": "text",
      "content": "postamble or preamble settings. (i.e., Preamble=4tCK + Postamble=1.5tCK shall not force tCCD+5).",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 138,
      "source": "text",
      "content": "4.5.1 Read Interamble Timing Diagrams",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 138,
      "source": "text",
      "content": "In Read to Read operations with tCCD=BL/2, postamble for 1st command and preamble for 2nd command",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 138,
      "source": "text",
      "content": "shall disappear to create consecutive DQS latching edge for seamless burst operations.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 138,
      "source": "text",
      "content": "In the case of Read to Read operations with command interval of tCCD+1, tCCD+2, etc., if the postamble",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 138,
      "source": "text",
      "content": "and preambles overlap, the toggles take precedence over static preambles.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 138,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 D0 D1 D2 D13D14D15",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 138,
      "source": "text",
      "content": "Figure 15 â Example of Seamless Reads Operation: tCCD=Min",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 138,
      "source": "text",
      "content": "Post = 0.5, Pre = 1, 2, 3, 4",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 138,
      "source": "text",
      "content": "Post = 1.5, Pre = 1, 2, 3, 4 shown shown",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 138,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 D0 D1 D2 D13D14D15",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 138,
      "source": "text",
      "content": "Figure 16 â Example of Consecutive Reads Operation: tCCD=Min+1",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 138,
      "source": "text",
      "content": "Post=0.5, Pre=2 Postamble touches Preamble",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 138,
      "source": "text",
      "content": "DDR4 Style Postamble touches Preamble",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 138,
      "source": "text",
      "content": "Post=0.5, Pre=3 Postamble overlaps Preamble by 1",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 138,
      "source": "text",
      "content": "Full postamble, shortened preamble",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 138,
      "source": "text",
      "content": "Post=0.5, Pre=4 Postamble overlaps Preamble by 2",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 138,
      "source": "text",
      "content": "Full postamble, preamble shortened by 2",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 138,
      "source": "text",
      "content": "Post=1.5, Pre=1, 2, 3, 4P shr oe= w2 n P sho os wt= n1.5 Strobes toggle in all cases",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 138,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 Gap=2 clk D0 D1 D2 D13D14D15",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 138,
      "source": "text",
      "content": "Figure 17 â Example of Consecutive Reads Operation: tCCD=Min+2",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 139,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 139,
      "source": "text",
      "content": "4.5.1 Read Interamble Timing Diagrams (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 139,
      "source": "text",
      "content": "Post = 0.5, Postamble touches preamble",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 139,
      "source": "text",
      "content": "Post = 0.5, Postamble overlaps preamble by 1",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 139,
      "source": "text",
      "content": "Pre = 4 Full postamble, preamble shortened",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 139,
      "source": "text",
      "content": "Post = 1.5, Postamble touches preamble",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 139,
      "source": "text",
      "content": "Pre = 2 Postamble touches preamble",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 139,
      "source": "text",
      "content": "Post = 1.5, Postamble overlaps preamble by 1",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 139,
      "source": "text",
      "content": "Pre = 3 Full postamble, preamble shortened",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 139,
      "source": "text",
      "content": "Post = 1.5, Postamble overlaps preamble by 2",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 139,
      "source": "text",
      "content": "Pre = 4 Full postamble, preamble shortened",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 139,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 D0 D1 D2 D13D14D15 Postamble",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 139,
      "source": "text",
      "content": "Figure 18 â Example of Consecutive Reads Operation: tCCD=Min+3",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 139,
      "source": "text",
      "content": "Post = 0.5, Postamble touches preamble",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 139,
      "source": "text",
      "content": "Post = 1.5, Postamble touches preamble",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 139,
      "source": "text",
      "content": "Post = 1.5, Postamble overlaps preamble by 1",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 139,
      "source": "text",
      "content": "Pre = 4 Full postamble, preamble shortened",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 139,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 D0 D1 D2 D13D14D15 Postamble",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 139,
      "source": "text",
      "content": "Figure 19 â Example of Consecutive Reads Operation: tCCD=Min+4",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 139,
      "source": "text",
      "content": "Pre = 4 Postamble touches preamble",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 139,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 D0 D1 D2 D13D14D15 Postamble",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 139,
      "source": "text",
      "content": "Figure 20 â Example of Consecutive Reads Operation: tCCD=Min+5",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 140,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 140,
      "source": "text",
      "content": "4.5.2 Write Interamble Timing Diagrams",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 140,
      "source": "text",
      "content": "In Write to Write operations with tCCD=BL/2, postamble for 1st command and preamble for 2nd",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 140,
      "source": "text",
      "content": "command shall disappear to create consecutive DQS latching edge for seamless burst operations.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 140,
      "source": "text",
      "content": "In the case of Write to Write operations with command interval of tCCD+1, tCCD+2, etc., if the postamble",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 140,
      "source": "text",
      "content": "and preambles overlap, the toggles take precedence over static preambles.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 140,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 D0 D1 D2 D13D14D15",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 140,
      "source": "text",
      "content": "Figure 21 â Example of Seamless Writes Operation: tCCD=Min",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 0.5, Pre = 2, 3, 4 Pre = 2",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 1.5, Pre = 2, 3, 4 shown Post = 0.5",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 140,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 D0 D1 D2 D13D14D15",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 140,
      "source": "text",
      "content": "Figure 22 â Example of Consecutive Writes Operation: tCCD=Min+1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 0.5, Postamble touches preamble",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 0.5, Postamble overlaps preamble by 1",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 140,
      "source": "text",
      "content": "Pre = 3 Full postamble, preamble shortened",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 0.5, Postamble overlaps preamble by 2",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 140,
      "source": "text",
      "content": "Pre = 4 Full postamble, preamble shortened by 2",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 1.5, Pre = 2 Postamble overlaps preamble by 2",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 140,
      "source": "text",
      "content": "Pre = 2, 3 shown Full postamble, preamble shortened by 1 or 2",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 1.5, Postamble overlaps preamble by 3",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 140,
      "source": "text",
      "content": "Pre = 4 4tCK preamble is TBD",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 140,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 D0 D1 D2 D13D14D15",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 140,
      "source": "text",
      "content": "Figure 23 â Example of Consecutive Writes Operation: tCCD=Min+2",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 0.5, Postamble touches preamble",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 0.5, Postamble overlaps preamble by 1",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 140,
      "source": "text",
      "content": "Pre = 4 Full postamble, preamble shortened",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 1.5, Postamble touches preamble",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 1.5, Postamble overlaps preamble by 1",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 140,
      "source": "text",
      "content": "Pre = 3 Full postamble, preamble shortened",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 140,
      "source": "text",
      "content": "Post = 1.5, Postamble overlaps preamble by 2",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 140,
      "source": "text",
      "content": "Pre = 4 Full postamble, preamble shortened",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 140,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 D0 D1 D2 D13D14D15",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 140,
      "source": "text",
      "content": "Figure 24 â Example of Consecutive Writes Operation: tCCD=Min+3",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 141,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 141,
      "source": "text",
      "content": "4.5.2 Write Interamble Timing Diagrams (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 141,
      "source": "text",
      "content": "Post = 0.5, Postamble touches preamble",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 141,
      "source": "text",
      "content": "Post = 1.5, Postamble touches preamble",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 141,
      "source": "text",
      "content": "Post = 1.5, Postamble overlaps preamble by 1",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 141,
      "source": "text",
      "content": "Pre = 4 Full postamble, preamble shortened",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 141,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 Gap = 4CLK D0 D1 D2 D13D14D15 Postamble",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 141,
      "source": "text",
      "content": "Figure 25 â Example of Consecutive Writes Operation: tCCD=Min+4",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 141,
      "source": "text",
      "content": "Pre = 4 Postamble touches preamble",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 141,
      "source": "text",
      "content": "D0 D1 D2 D13D14D15 Gap = 5CLK D0 D1 D2 D13D14D15 Postamble",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 141,
      "source": "text",
      "content": "Figure 26 â Example of Consecutive Writes Operation: tCCD=Min+5",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 141,
      "source": "text",
      "content": "4.6 Activate Command",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 141,
      "source": "text",
      "content": "The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 141,
      "source": "text",
      "content": "The value on the BG[2:0] in X4/8 and BG[1:0] in X16 select the bankgroup; BA[1:0] inputs selects the",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 141,
      "source": "text",
      "content": "bank within the bankgroup, and the address provided on the appropriate CA pins for R[17:0] to select the",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 141,
      "source": "text",
      "content": "row (see Table249). In the case of a 3DS DDR5 SDRAM device, the CID[3:0] shall also be selected to",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 141,
      "source": "text",
      "content": "identify the correct die in the stack. This row remains active (or open) for accesses until a precharge",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 141,
      "source": "text",
      "content": "command is issued to that bank or a precharge all command is issued. A bank must be precharged before",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 141,
      "source": "text",
      "content": "opening a different row in the same bank.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 141,
      "source": "text",
      "content": "Bank-to-bank command timing for ACTIVATE commands uses two different timing parameters,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 141,
      "source": "text",
      "content": "depending on whether the banks are in the same or different bank group. tRRD_S (short) is used for timing",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 141,
      "source": "text",
      "content": "between banks located in different bank groups. tRRD_L (long) is used for timing between banks located",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 141,
      "source": "text",
      "content": "in the same bank group. Consecutive ACTIVATE commands, allowed to be issued at tRRDmin, are",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 141,
      "source": "text",
      "content": "restricted to a maximum of four within the time period tFAW (four activate window).",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 141,
      "source": "text",
      "content": "Table 249 â Activate Command (for Reference)",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 141,
      "source": "text",
      "content": "Function Ab ab tir oe nvi- CS_n",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 141,
      "source": "text",
      "content": "CA0 CA1 CA2 CA3 CA4 CA5",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 141,
      "source": "text",
      "content": "A7 CA8 CA9 CA10 CA11 CA12 CA13",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 141,
      "source": "text",
      "content": "L L L R0 R1 R2 R3 BA0 BA1 BG0 BG1 BG2 CID0 CID1 DDPI",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 141,
      "source": "text",
      "content": "H R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 C RID 173/",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 141,
      "source": "text",
      "content": "NOTE See Table241 for details",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 142,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 142,
      "source": "text",
      "content": "The Read Operation causes the DRAM to retrieve and output data stored in its array. The Read Operation",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 142,
      "source": "text",
      "content": "is initiated by the Read Command during which the beginning column address and bank/group address for",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 142,
      "source": "text",
      "content": "the data to be retrieved from the array is provided. The data is driven by the DRAM on its DQ pins RL",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 142,
      "source": "text",
      "content": "(CL) cycles after the Read Command along with the proper waveform on the DQS inputs. Read Latency",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 142,
      "source": "text",
      "content": "(RL or CL) is defined from the Read command to data and is not affected by the Read DQS offset timing",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 142,
      "source": "text",
      "content": "4.7.1 Read Burst Operation",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 142,
      "source": "text",
      "content": "During a READ or WRITE command, DDR5 shall support BC8, BL16, BL32 (optional) and BL32 OTF",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 142,
      "source": "text",
      "content": "(optional) during the READ or WRITE. MR0[1:0] is used to select burst operation mode.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 142,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6 tb+7 tb+8 tb+9 tb+10 tb+11 tb+12",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 142,
      "source": "text",
      "content": "CA[13:0] BA,BGBC L,A A,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 142,
      "source": "text",
      "content": "CMD Read DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 142,
      "source": "text",
      "content": "DQ[15:0] D0 D1 D2D13D14D15",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 142,
      "source": "text",
      "content": "NOTE 1 BL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 142,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 142,
      "source": "text",
      "content": "NOTE 3 In this example, Read DQS Offset Timing is set to 0 Clocks.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 142,
      "source": "text",
      "content": "Figure 27 â Read Burst Operation (BL16)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 142,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10 ta+11ta+12ta+13 ta+14ta+15 ta+16 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 142,
      "source": "text",
      "content": "CA[13:0] BA,BGBC L,A A,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 142,
      "source": "text",
      "content": "CMD Read DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 142,
      "source": "text",
      "content": "DQ[15:0] D0 D1 D2 D3D4D5D6D7",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 142,
      "source": "text",
      "content": "NOTE 1 BC=8, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 142,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 142,
      "source": "text",
      "content": "NOTE 3 In this example, Read DQS Offset Timing is set to 0 Clocks",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 142,
      "source": "text",
      "content": "NOTE 4 In non-CRC mode, DQS_t and DQS_c stop toggling at the completion of the BC8 data bursts, plus the postamble.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 142,
      "source": "text",
      "content": "Figure 28 â Read Burst Operation (BC8)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 143,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 143,
      "source": "text",
      "content": "4.7.1 Read Burst Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 143,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 tb tb+1 tb+2 tb+3 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 te te+1 te+2 te+3 te+4 te+5",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 143,
      "source": "text",
      "content": "CMD READ-0 DESDESDESDES READ-1DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 143,
      "source": "text",
      "content": "Matched - Read DQS Offset Timing set to 0 Clock",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 143,
      "source": "text",
      "content": "DQS_c tRPRE tRPST tRPRE tRPST",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 143,
      "source": "text",
      "content": "Rank 0 DQS DQS_RTT_PARK snart DQS_RTT_OFF snart DQS_RTT_PARK",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 143,
      "source": "text",
      "content": "Rank 1 DQS DQS_RTT_PARK snart DQS_RTT_OFF snart",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 143,
      "source": "text",
      "content": "Rank 0 DQ D0 D1 D2D13D14D15",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 143,
      "source": "text",
      "content": "RTT_PARK snart RTT_OFF snart RTT_PARK snart RTT_NOM_RD snart RTT_PARK",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 143,
      "source": "text",
      "content": "Rank 1 DQ D0D1 D2D11D12D13D14D15",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 143,
      "source": "text",
      "content": "RTT_PARK snart RTT_NOM_RD snart RTT_PARK snart RTT_OFF snart RTT_PARK",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 143,
      "source": "text",
      "content": "Unmatched - Read DQS Offset Timing set to 1 Clock",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 143,
      "source": "text",
      "content": "tRPRE tRPST tRPRE tRPST",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 143,
      "source": "text",
      "content": "Rank 0 DQS DQS_RTT_PARK snart DQS_RTT_OFF snart DQS_RTT_PARK",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 143,
      "source": "text",
      "content": "Rank 1 DQS DQS_RTT_PARK snart DQS_RTT_OFF snart",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 143,
      "source": "text",
      "content": "Rank 0 DQ D0 D1 D2D13D14D15",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 143,
      "source": "text",
      "content": "RTT_PARK snart RTT_OFF snart RTT_PARK snart RTT_NOM_RD snart RTT_PARK",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 143,
      "source": "text",
      "content": "Rank 1 DQ D0D1 D2D11D12D13D14D15",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 143,
      "source": "text",
      "content": "RTT_PARK snart RTT_NOM_RD snart RTT_PARK snart RTT_OFF snart RTT_PARK",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 143,
      "source": "text",
      "content": "NOTE 1 BL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 143,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 143,
      "source": "text",
      "content": "NOTE 3 Two different examples are shown side by side, the top with the default setting for Read DQS Offset = 0 Clock, the lower with a 1 Clock",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 143,
      "source": "text",
      "content": "setting. In the lower case, the DQS is started 1 clock earlier than normal with respect to RL (CL).",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 143,
      "source": "text",
      "content": "NOTE 4 In both cases, the Data does not move",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 143,
      "source": "text",
      "content": "Figure 29 â Read to Read, Different Ranks Operation with Read DQS Offset Usage (BL16)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 143,
      "source": "text",
      "content": "4.7.2 Burst Read Operation Followed by a Precharge",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 143,
      "source": "text",
      "content": "The minimum external Read command to Precharge command spacing to the same bank is equal to tRTP",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 143,
      "source": "text",
      "content": "with tRTP being the Internal Read Command to Precharge Command Delay. Note that the minimum ACT",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 143,
      "source": "text",
      "content": "to PRE timing, tRAS, must be satisfied as well. The minimum value for the Internal Read Command to",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 143,
      "source": "text",
      "content": "Precharge Command Delay is given by tRTP.min. A new bank active command may be issued to the same",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 143,
      "source": "text",
      "content": "bank if the following two conditions are satisfied simultaneously:",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 143,
      "source": "text",
      "content": "1 The minimum RAS precharge time (tRP.MIN) has been satisfied from the clock at which the precharge begins.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 143,
      "source": "text",
      "content": "2 The minimum RAS cycle time (tRC.MIN) from the previous bank activation has been satisfied.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 143,
      "source": "text",
      "content": "Examples of Read commands followed by Precharge are shown in Figure30 and Figure31.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 144,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 144,
      "source": "text",
      "content": "4.7.2 Burst Read Operation Followed by a Precharge (Conâtd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 144,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6 tb+7 tb+8 tb+9 tb+10 tb+11tb+12 tb+13 tc tc+1 tc+2 tc+3",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 144,
      "source": "text",
      "content": "CA[13:0] BA,BGBC L,A A, P BA,BG BAR ,A B, G RA",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 144,
      "source": "text",
      "content": "CMD READ DESDESDESDESPREDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES ACT DESDES",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 144,
      "source": "text",
      "content": "DQS_t BC8 Operation:",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 144,
      "source": "text",
      "content": "DQ D0D1 D2D3 D4D5 D6D7",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 144,
      "source": "text",
      "content": "DQS_t BL16 Operation:",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 144,
      "source": "text",
      "content": "DQ D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 144,
      "source": "text",
      "content": "NOTE 1 BL = 16, 1tCK Preamble, 1.5tCK Postamble",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 144,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 144,
      "source": "text",
      "content": "NOTE 3 The example assumes tRAS. MIN is satisfied at Precharge command time(ta+1) and that tRC. MIN is satisfied at the next Active",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 144,
      "source": "text",
      "content": "Figure 30 â Read to Precharge with 1tCK Preamble",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 144,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6 tb+7 tb+8 tb+9 tb+10 tb+11tb+12 tb+13 tc tc+1 tc+2 tc+3",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 144,
      "source": "text",
      "content": "CA[13:0] BA,BGBC L,A A, P BA,BG BAR ,A B, G RA",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 144,
      "source": "text",
      "content": "CMD READ DESDESDESDESPREDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES ACT DESDES",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 144,
      "source": "text",
      "content": "DQS_t BC8 Operation:",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 144,
      "source": "text",
      "content": "DQ D0D1 D2D3 D4D5 D6D7",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 144,
      "source": "text",
      "content": "DQS_t BL16 Operation:",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 144,
      "source": "text",
      "content": "DQ D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 144,
      "source": "text",
      "content": "NOTE 1 BL = 16, 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble,",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 144,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 144,
      "source": "text",
      "content": "NOTE 3 The example assumes tRAS. MIN is satisfied at Precharge command time(ta+1) and that tRC. MIN is satisfied at the next Active",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 144,
      "source": "text",
      "content": "Figure 31 â Read to Precharge with 2tCK Preamble",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 145,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 145,
      "source": "text",
      "content": "4.7.2.1 CLK to Read DQS Timing Parameters",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 145,
      "source": "text",
      "content": "The following parameters shall be defined for CK to read DQS timings.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 145,
      "source": "text",
      "content": "Table 250 â CLK to Read DQS Timing Parameters DDR5-3200 to DDR5-4800",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 145,
      "source": "text",
      "content": "Speed DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 145,
      "source": "text",
      "content": "Parameter Symbol Min Max Min Max Min Max Min Max Min Max Units Note",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 145,
      "source": "text",
      "content": "DQS_t, DQS_c rising edge",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 145,
      "source": "text",
      "content": "output timing location from tDQSCK -0.240 0.240 -0.252 0.252 -0.270 0.270 -0.286 0.286 -0.300 0.300 tCK 1,4,5",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 145,
      "source": "text",
      "content": "DQS_t, DQS_c rising edge",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 145,
      "source": "text",
      "content": "tDQSCKi - 0.410 - 0.430 - 0.460 - 0.475 - 0.490 tCK 2,3,4,5",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 145,
      "source": "text",
      "content": "output variance window",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 145,
      "source": "text",
      "content": "NOTE 1 Measured over full VDD and Temperature spec ranges.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 145,
      "source": "text",
      "content": "NOTE 2 Measured for a given DRAM part, and for each DQS_t/DQS_c pair in case of x16 (part variation is excluded).",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 145,
      "source": "text",
      "content": "NOTE 3 These parameters are verified by design and characterization, and may not be subject to production test.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 145,
      "source": "text",
      "content": "NOTE 4 Assume no jitter on input clock signals to the DRAM.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 145,
      "source": "text",
      "content": "NOTE 5 Refer to Section4.7.1 READ Burst Operation.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 145,
      "source": "text",
      "content": "Table 251 â CLK to Read DQS Timing Parameters DDR5-5200 to DDR5-6400",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 145,
      "source": "text",
      "content": "Speed DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 145,
      "source": "text",
      "content": "Parameter Symbol Min Max Min Max Min Max Min Max Units Note",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 145,
      "source": "text",
      "content": "DQS_t, DQS_c rising edge",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 145,
      "source": "text",
      "content": "output timing location from tDQSCK TBD TBD TBD TBD TBD TBD TBD TBD tCK 1,4,5",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 145,
      "source": "text",
      "content": "DQS_t, DQS_c rising edge",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 145,
      "source": "text",
      "content": "tDQSCKi - TBD - TBD - TBD - TBD tCK 2,3,4,5",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 145,
      "source": "text",
      "content": "output variance window",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 145,
      "source": "text",
      "content": "NOTE 1 Measured over full VDD and Temperature spec ranges.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 145,
      "source": "text",
      "content": "NOTE 2 Measured for a given DRAM part, and for each DQS_t/DQS_c pair in case of x16 (part variation is excluded).",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 145,
      "source": "text",
      "content": "NOTE 3 These parameters are verified by design and characterization, and may not be subject to production test.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 145,
      "source": "text",
      "content": "NOTE 4 Assume no jitter on input clock signals to the DRAM.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 145,
      "source": "text",
      "content": "NOTE 5 Refer to Section4.7.1 READ Burst Operation.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 146,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 146,
      "source": "text",
      "content": "4.7.2.1 CLK to Read DQS Timing Parameters (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 146,
      "source": "text",
      "content": "tDQSCK,MIN tDQSCK,MAX tDQSCK,MIN tDQSCK,MAX",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 146,
      "source": "text",
      "content": "tDQSCK max Rising Strobe Rising Strobe",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 146,
      "source": "text",
      "content": "tDQSCK center Rising Strobe Rising Strobe",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 146,
      "source": "text",
      "content": "tDQSCK min Rising Strobe Rising Strobe",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 146,
      "source": "text",
      "content": "tQSH(DQS_t) tQSL(DQS_t)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 146,
      "source": "text",
      "content": "Figure 32 â TDQSCK Timing Definition",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 147,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 147,
      "source": "text",
      "content": "4.7.3 Read Burst Operation for Optional BL32 Mode",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 147,
      "source": "text",
      "content": "The following read timing diagrams cover write timings for fixed BL32 BL32 in BL32 OTF mode and",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 147,
      "source": "text",
      "content": "BL16 in BL32 OTF mode for x4 devices only.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 147,
      "source": "text",
      "content": "In these read timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 147,
      "source": "text",
      "content": "and DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 147,
      "source": "text",
      "content": "A dummy CAS command is required for second half of the transfer of BL32. If non-target ODT is needed",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 147,
      "source": "text",
      "content": "in the system then a dummy ODT command must be issued to the non-target rank for second half of the",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 147,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 147,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, , BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 147,
      "source": "text",
      "content": "CMD READ DESDESDESDESDESDES READ DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 147,
      "source": "text",
      "content": "NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 147,
      "source": "text",
      "content": "NOTE 2 A dummy RD command is required for the second half of the transfer with a delay of 8 clocks from the first RD command.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 147,
      "source": "text",
      "content": "NOTE 3 The figure also shows a dummy ODT command being issued to non-target rank 1 for the second half of the transfer.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 147,
      "source": "text",
      "content": "NOTE 4 C10 is used for burst ordering and can be LOW or HIGH for the first RD command. C10 for the dummy RD command must be the",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 147,
      "source": "text",
      "content": "opposite value from the first RD command.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 147,
      "source": "text",
      "content": "NOTE 5 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 147,
      "source": "text",
      "content": "Figure 33 â Read Timing for Fixed BL32 and BL32 in BL32 OTF mode",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 147,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 147,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 147,
      "source": "text",
      "content": "CMD READ DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 147,
      "source": "text",
      "content": "NOTE 1 Figure shows BL16 read operation when MR0 is programmed to use BL32 OTF mode. In this case, no dummy RD command is required",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 147,
      "source": "text",
      "content": "as transfer size is BL16.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 147,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times including commands to allow data",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 147,
      "source": "text",
      "content": "transfer from the same die after transfer of BL16.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 147,
      "source": "text",
      "content": "NOTE 3 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 147,
      "source": "text",
      "content": "Figure 34 â Read Timings for BL16 in BL32 OTF mode",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 148,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 148,
      "source": "text",
      "content": "4.7.3 Read Burst Operation for Optional BL32 Mode (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 148,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 148,
      "source": "text",
      "content": "CA[13:0] BB GA =, 1W CA AR , P_ BP L, , BB GA =, 2W CA AR , PB_P L,,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 148,
      "source": "text",
      "content": "CMD READ DESDESDESDESDESDES READ DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 148,
      "source": "text",
      "content": "NOTE 1 Figure shows back to back BL16 writes to different bank groups.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 148,
      "source": "text",
      "content": "NOTE 2 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 148,
      "source": "text",
      "content": "Figure 35 â Read to Read to Different Bank Group for BL16 in BL32 OTF",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 148,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 t6 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 148,
      "source": "text",
      "content": "CA[13:0] BB GA =, 1W CA AR , P_ BP L, , BB GA =, 1W CA AR , PB_P L,,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 148,
      "source": "text",
      "content": "CMD READ DESDESDESDESDESDES READ DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 148,
      "source": "text",
      "content": "NOTE 1 Figure shows back to back BL16 reads to same bank group using a timing of tCCD_L_WR.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 148,
      "source": "text",
      "content": "NOTE 2 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 148,
      "source": "text",
      "content": "Figure 36 â Read to Read to Same Bank Group for BL16 in BL32 OTF",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 148,
      "source": "text",
      "content": "CK_t, t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 148,
      "source": "text",
      "content": "CA[13:0] B BA G, W C AA PR , =_ B HP L, , B BA G, W C AAR P,B_ =P LL,,",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 148,
      "source": "text",
      "content": "CMD READ DESDESDESDESDESDES READ DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 148,
      "source": "text",
      "content": "NOTE 1 AP bit must be set HIGH for first CAS and LOW for dummy CAS command.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 148,
      "source": "text",
      "content": "NOTE 2 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 148,
      "source": "text",
      "content": "Figure 37 â Read with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 149,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 149,
      "source": "text",
      "content": "4.7.3 Read Burst Operation for Optional BL32 Mode (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 149,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 149,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 149,
      "source": "text",
      "content": "CMD READ DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 149,
      "source": "text",
      "content": "NOTE 1 AP bit must be set to LOW with the CAS command.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 149,
      "source": "text",
      "content": "NOTE 2 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 149,
      "source": "text",
      "content": "Figure 38 â Read with Auto-Precharge for BL16 in BL32 OTF Mode",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 149,
      "source": "text",
      "content": "4.7.4 Read and Write Command Interval",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 149,
      "source": "text",
      "content": "Table252 provides the minimum read and write command timings.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 149,
      "source": "text",
      "content": "Table 252 â Minimum Read and Write Command Timings",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 149,
      "source": "text",
      "content": "DDR5-3200/3600/4000/4400/4800/5200/5600/6000/6400 Units Notes",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 149,
      "source": "text",
      "content": "Minimum CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 149,
      "source": "text",
      "content": "Read to Write + (tRPST - 0.5tCK) + tWPRE",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 149,
      "source": "text",
      "content": "CWL + WBL/2 + tWTR_L 2,4,5",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 149,
      "source": "text",
      "content": "Write to Read AP, same CWL + WBL/2 + tWTRA 2,4,6",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 149,
      "source": "text",
      "content": "Minimum CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 149,
      "source": "text",
      "content": "Read to Write + (tRPST - 0.5tCK) + tWPRE",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 149,
      "source": "text",
      "content": "CWL + WBL/2 + tWTR_S 2,4",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 149,
      "source": "text",
      "content": "NOTE 1 RBL: Read burst length associated with Read command",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 149,
      "source": "text",
      "content": "RBL = 32 for fixed BL32 and BL32 in BL32 OTF mode",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 149,
      "source": "text",
      "content": "RBL = 16 for fixed BL16 and BL16 in BL32 OTF mode",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 149,
      "source": "text",
      "content": "RBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 149,
      "source": "text",
      "content": "NOTE 2 WBL: Write burst length associated with Write command",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 149,
      "source": "text",
      "content": "WBL = 32 for fixed BL32 and BL32 in BL32 OTF mode",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 149,
      "source": "text",
      "content": "WBL = 16 for fixed BL16 and BL16 in BL32 OTF mode",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 149,
      "source": "text",
      "content": "WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 149,
      "source": "text",
      "content": "NOTE 3 The following is considered for tRTW equation",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 149,
      "source": "text",
      "content": "1tCK needs to be added due to tDQS2CK",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 149,
      "source": "text",
      "content": "Read DQS offset timing can pull in the tRTW timing",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 149,
      "source": "text",
      "content": "1tCK needs to be added when 1.5tCK postamble",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 149,
      "source": "text",
      "content": "NOTE 5 tWTRA must be satisfied instead of tWTR_L for same bank access when Read w/AutoPrecharge",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 149,
      "source": "text",
      "content": "NOTE 6 tWTRA = tWR - tRTP, allows the precharge generated by the Read AutoPrecharge to meet tWR from the preceding Write when it",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 149,
      "source": "text",
      "content": "occurs within the same bank.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 150,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 150,
      "source": "text",
      "content": "4.7.4 Read and Write Command Interval (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 150,
      "source": "text",
      "content": "CK_t, t0 t1 t2 t3 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11 tb tb+1 tb+2 tb+3 tb+4 tc tc+1 tc+2 tc+3 tc+4 tc+5 tc+6 tc+7 tc+8 tc+9 tc+10tc+11 td td+1 td+2 td+3 te te+1",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 150,
      "source": "text",
      "content": "CA[13:0] BA,BGCWAAR,P_BPL,, BA,BGCAA,PBL, BA,BG",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 150,
      "source": "text",
      "content": "CMD WRITE DDDEEESSSDESDESDESDESDESDESDESDESDESDESDESDESDESDES READ DDDEEESSSDESDESDESDESDESDESDESDESDESDESDESDESDESDESPREDESDESDESDES",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 150,
      "source": "text",
      "content": "CWL 8 Clocks tWR tRP",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 150,
      "source": "text",
      "content": "tWTR_S, tWTR_L CL 8 Clocks",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 150,
      "source": "text",
      "content": "tWPRE tWPST tRPRE tRPST",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 150,
      "source": "text",
      "content": "DQ D0D1D2D3D4DD55D6D7 D0D1D2D3D4DD55D6D7",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 150,
      "source": "text",
      "content": "DQS_t BL16 Operation:",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 150,
      "source": "text",
      "content": "tWPRE tWPST tRPRE tRPST",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 150,
      "source": "text",
      "content": "DQ D0D1D2D3D4DD55D6D7D8D9D10D11D12D13D14D15 D0D1D2D3D4DD55D6D7D8D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 150,
      "source": "text",
      "content": "NOTE 1 BC OTF=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 150,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 150,
      "source": "text",
      "content": "NOTE 3 The write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at Ta+10.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 150,
      "source": "text",
      "content": "tWR specifies the last burst write cycle until the precharge command can be issued to the same bank.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 150,
      "source": "text",
      "content": "Figure 39 â Timing Diagram for Write to Read",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 150,
      "source": "text",
      "content": "CK_t, t0 t1 t2 t3 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11 tb tb+1 tb+2 tb+3 tb+4 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 td+4 td+5 td+6 td+7 td+8 td+9 td+10td+11 te te+1 te+2 te+3 te+4",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 150,
      "source": "text",
      "content": "CA[13:0] BA,BGCWAAR,P_BPL,, BA,BGCAAP,B=LL, BAR,AB,G RA",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 150,
      "source": "text",
      "content": "CMD WRITE DDDEEESSSDESDESDESDESDESDESDESDESDESDESDESDESDESDES READ DDDEEESSSDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES ACT DESDES",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 150,
      "source": "text",
      "content": "CWL 8 Clocks tWTRA tRTP Precharge tRP",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 150,
      "source": "text",
      "content": "tWPRE tWPST tRPRE tRPST",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 150,
      "source": "text",
      "content": "DQ D0D1D2D3D4DD55D6D7 D0D1D2D3D4DD55D6D7",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 150,
      "source": "text",
      "content": "DQS_t BL16 Operation:",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 150,
      "source": "text",
      "content": "tWPRE tWPST tRPRE tRPST",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 150,
      "source": "text",
      "content": "DQ D0D1D2D3D4DD55D6D7D8D9D10D11D12D13D14D15 D0D1D2D3D4DD55D6D7D8D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 150,
      "source": "text",
      "content": "NOTE 1 BC OTF=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 150,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 150,
      "source": "text",
      "content": "NOTE 3 The write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at Ta+10.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 150,
      "source": "text",
      "content": "The internal precharge after the Read AutoPrecharge command cannot begin before tWR is satisfied, which is equivalent",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 150,
      "source": "text",
      "content": "Figure 40 â Timing Diagram for Write to Read AutoPrecharge in Same Bank",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 151,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 151,
      "source": "text",
      "content": "4.7.5 Read and Write Command Interval for Optional BL32 Modes",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 151,
      "source": "text",
      "content": "Table 253 â Minimum Read to Read Timings â Same Bank Group",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL16 in BL32 OTF Mode BL32 in BL32 OTF Mode",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL16 in BL32 OTF Mode tCCD_L tCCD_L 1",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL32 in BL32 OTF Mode 16 Clocks 16 Clocks 1",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 151,
      "source": "text",
      "content": "NOTE 1 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 151,
      "source": "text",
      "content": "Table 254 â Minimum Read to Read Timings â Different Bank Group",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL16 in BL32 OTF Mode BL32 in BL32 OTF Mode",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL16 in BL32 OTF Mode tCCD_S tCCD_S 1",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL32 in BL32 OTF Mode 16 Clocks 16 Clocks 1",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 151,
      "source": "text",
      "content": "NOTE 1 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 151,
      "source": "text",
      "content": "Table 255 â Minimum Write to Write Timings â Same Bank Group",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL16 in BL32 OTF Mode BL32 in BL32 OTF Mode",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL16 in BL32 OTF Mode tCCD_L_WR tCCD_L_WR 1",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL32 in BL32 OTF Mode TBD TBD 1",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 151,
      "source": "text",
      "content": "NOTE 1 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 151,
      "source": "text",
      "content": "DDR5 x8 and x16 devices will have different write to write same bank group timings, based on whether",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 151,
      "source": "text",
      "content": "the second write requires a read-modify-write (RMW), the Burst Length mode of the device set by MR0:",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 151,
      "source": "text",
      "content": "OP[1:0], and whether data masking is enabled by MR5:OP[5]. BL16 Partial Writes and BC8 Writes",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 151,
      "source": "text",
      "content": "require a RMW on x8/x16 devices. BL16 non-partial writes do not require RMW. See Section13.3 for",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 151,
      "source": "text",
      "content": "details on parametric timings.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 151,
      "source": "text",
      "content": "Table 256 â Minimum Write to Write Same Bank Group Timings, x8/x16 Devices",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 151,
      "source": "text",
      "content": "BC8 BL16 Partial Write BL16 not Partial Write",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 151,
      "source": "text",
      "content": "BC8 or BL16 tCCD_L_WR tCCD_L_WR tCCD_L_WR2",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 151,
      "source": "text",
      "content": "Table 257 â Minimum Write to Write Timings â Different Bank Group",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL16 in BL32 OTF Mode BL32 in BL32 OTF Mode",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL16 in BL32 OTF Mode tCCD_S tCCD_S 1",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 151,
      "source": "text",
      "content": "BL32 in BL32 OTF Mode 16 Clocks 16 Clocks 1",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 151,
      "source": "text",
      "content": "NOTE 1 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 152,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 152,
      "source": "text",
      "content": "4.7.6 Read and Write Command Interval for 3DS",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 152,
      "source": "text",
      "content": "Table 258 â Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 3200 thru 4800",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 152,
      "source": "text",
      "content": "Logical Bank Timing DDR5 DDR5 DDR5",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 152,
      "source": "text",
      "content": "Parameter Name 4400 4800 Units Note",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 152,
      "source": "text",
      "content": "Rank Group Parameter 3200 3DS 3600 3DS 4000 3DS",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 152,
      "source": "text",
      "content": "different See Section13.3 for timing parameters by speed grade",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 152,
      "source": "text",
      "content": "tCCD_S_dlr Read to Read nCK",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 152,
      "source": "text",
      "content": "same tCCD_S_dlr Write to Write nCK",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 152,
      "source": "text",
      "content": "different or differ-",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 153,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 153,
      "source": "text",
      "content": "4.7.6 Read and Write Command Interval for 3DS (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 153,
      "source": "text",
      "content": "Table 259 â Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 5200 thru 6400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 153,
      "source": "text",
      "content": "Logical Bank Timing DDR5 DDR5 DDR5 DDR5",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 153,
      "source": "text",
      "content": "Parameter Name Units Note",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 153,
      "source": "text",
      "content": "Rank Group Parameter 5200 3DS 5600 3DS 6000 3DS 6400 3DS",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 153,
      "source": "text",
      "content": "different See Section13.3 for timing parameters by speed",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 153,
      "source": "text",
      "content": "Minimum grade for 3DS",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 153,
      "source": "text",
      "content": "tCCD_S_dlr Read to Read nCK",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 153,
      "source": "text",
      "content": "tCCD_S_dlr Write to Write nCK",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 154,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 154,
      "source": "text",
      "content": "4.7.6 Read and Write Command Interval for 3DS (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 154,
      "source": "text",
      "content": "Table 260 â Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 3200 thru 4800",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 154,
      "source": "text",
      "content": "Logical Bank Timing DDR5 DDR5 DDR5",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 154,
      "source": "text",
      "content": "Parameter Name 4400 4800 Units Note",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 154,
      "source": "text",
      "content": "Rank Group Parameter 3200 3DS 3600 3DS 4000 3DS",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 154,
      "source": "text",
      "content": "different See Section13.3 for timing parameters by speed grade",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 154,
      "source": "text",
      "content": "tCCD_S_dlr Read to Read nCK",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 154,
      "source": "text",
      "content": "same tCCD_S_dlr Write to Write nCK",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 154,
      "source": "text",
      "content": "different or differ-",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 155,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 155,
      "source": "text",
      "content": "4.7.6 Read and Write Command Interval for 3DS (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 155,
      "source": "text",
      "content": "Table 261 â Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 5200 thru 6400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 155,
      "source": "text",
      "content": "Logical Bank Timing DDR5 DDR5 DDR5 DDR5",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 155,
      "source": "text",
      "content": "Parameter Name Units Note",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 155,
      "source": "text",
      "content": "Rank Group Parameter 5200 3DS 5600 3DS 6000 3DS 6400 3DS",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 155,
      "source": "text",
      "content": "different See Section13.3 for timing parameters by speed",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 155,
      "source": "text",
      "content": "Minimum grade for 3DS",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 155,
      "source": "text",
      "content": "tCCD_S_dlr Read to Read nCK",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 155,
      "source": "text",
      "content": "tCCD_S_dlr Write to Write nCK",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 155,
      "source": "text",
      "content": "The Write Operation stores data to the DRAM. It is initiated by the Write command during which the",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 155,
      "source": "text",
      "content": "beginning column address and bank/group address for the data to be written to the array is provided. The",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 155,
      "source": "text",
      "content": "data is provided to the DRAM on the DQ inputs CAS Write Latency (CWL) cycles after the Write",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 155,
      "source": "text",
      "content": "command along with the proper waveform on the DQS inputs. CAS Write Latency is defined and",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 155,
      "source": "text",
      "content": "measured from final cycle of the Write command to the first effective rising DQS (excluding write",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 155,
      "source": "text",
      "content": "4.8.1 Write Data Mask",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 155,
      "source": "text",
      "content": "One write data mask (DM_n) pin for each byte data group is supported on x8 and x16 DDR5 SDRAMs.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 155,
      "source": "text",
      "content": "The DM_n pin/function is enabled via mode register. For the x4 configuration SDRAM, the DM mode",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 155,
      "source": "text",
      "content": "register setting must be disabled. The DM_n pin has identical timings and termination functionality on",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 155,
      "source": "text",
      "content": "write operations as the DQ pins, as shown in Figure41. The DM_n pin is not used for read cycles and the",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 155,
      "source": "text",
      "content": "pin should behave like a DQ pin driving high or be terminated to RTT_PARK. When the DM function is",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 155,
      "source": "text",
      "content": "disabled by MR, the DRAM disables the DM input and output receiver and does not expect nor drive any",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 155,
      "source": "text",
      "content": "Each data mask burst bit position corresponds to the same bit position in the DQ data burst across the",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 155,
      "source": "text",
      "content": "corresponding byte group.",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 156,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 156,
      "source": "text",
      "content": "4.8.1 Write Data Mask (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 156,
      "source": "text",
      "content": "The WR_partial = Low as part of the write command must be used in conjunction with the DM_n data.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 156,
      "source": "text",
      "content": "The WR_partial = Low is to help DRAM start an internal read for 'read modify write' during masked",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 156,
      "source": "text",
      "content": "writes. If WR_partial = High during write, then the mask data on DM_n must be high. If DM is disabled,",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 156,
      "source": "text",
      "content": "MR5 OP[5] = 0, WR_Partial must be âHâ. DM_n may be high or low.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 156,
      "source": "text",
      "content": "4.8.2 Write Burst Operation",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 156,
      "source": "text",
      "content": "The following write timing diagrams are to help understand the meaning of each write parameter; the",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 156,
      "source": "text",
      "content": "diagrams are just examples. The details of each parameter are defined separately.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 156,
      "source": "text",
      "content": "In these write timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 156,
      "source": "text",
      "content": "and DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 156,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6 tb+7 tb+8 tb+9 tb+10 tb+11 tb+12",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 156,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 156,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 156,
      "source": "text",
      "content": "DQ[15:0] D0 D1 D2D13D14D15",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 156,
      "source": "text",
      "content": "NOTE 1 BL=16, 2tCK Preamble, 1.5tCK Postamble",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 156,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 156,
      "source": "text",
      "content": "Figure 41 â Write Burst Operation (BL16)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 156,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10 ta+11ta+12ta+13 ta+14ta+15 ta+16 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 156,
      "source": "text",
      "content": "CA[13:0] BA,BGW CR A_ ,P",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 156,
      "source": "text",
      "content": "CMD Write DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 156,
      "source": "text",
      "content": "DQ[15:0] D0 D1 D2 D3D4D5D6D7",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 156,
      "source": "text",
      "content": "NOTE 1 BC=8, 2tCK Preamble, 1.5tCK Postamble",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 156,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 156,
      "source": "text",
      "content": "NOTE 3 In non-CRC mode, DQS_t and DQS_c stop toggling at the completion of the BC8 data bursts, plus the postamble.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 156,
      "source": "text",
      "content": "Figure 42 â Write Burst Operation (BC8)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 157,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 157,
      "source": "text",
      "content": "4.8.2 Write Burst Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 157,
      "source": "text",
      "content": "t0 t1 t2 t3 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10 ta+11ta+12ta+13ta+14 ta+15ta+16 ta+17ta+18 ta+19 tb tb+1 tb+2 tb+3",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 157,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, , BA,BG",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 157,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESPREDESDESDES",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 157,
      "source": "text",
      "content": "WL=CWL=(CL-2) 8 Clocks tWR tRP",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 157,
      "source": "text",
      "content": "DQS_t BC8 OTF Operation:",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 157,
      "source": "text",
      "content": "DQ D0D1 D2D3 D4D5 D6D7",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 157,
      "source": "text",
      "content": "DQS_t BL16 Operation:",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 157,
      "source": "text",
      "content": "DQ D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 157,
      "source": "text",
      "content": "NOTE 1 BC=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 157,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 157,
      "source": "text",
      "content": "NOTE 3 The write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at Ta+10",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 157,
      "source": "text",
      "content": "tWR specifies the last burst write cycle until the precharge command can be issued to the same bank.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 157,
      "source": "text",
      "content": "Figure 43 â Write (BL16) to Precharge Operation with 2tCK Preamble",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 157,
      "source": "text",
      "content": "t0 t1 t2 t3 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10 ta+11ta+12ta+13ta+14 ta+15ta+16 ta+17ta+18 ta+19 tb tb+1 tb+2 tb+3",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 157,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 157,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 157,
      "source": "text",
      "content": "WL=CWL=(CL-2) 8 Clocks tWR tRP",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 157,
      "source": "text",
      "content": "DQS_t BC8 Operation:",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 157,
      "source": "text",
      "content": "DQ D0D1 D2D3 D4D5 D6D7",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 157,
      "source": "text",
      "content": "DQS_t BL16 Operation:",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 157,
      "source": "text",
      "content": "DQ D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 157,
      "source": "text",
      "content": "NOTE 1 BC OTF=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 157,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 157,
      "source": "text",
      "content": "NOTE 3 The write recovery time (WR) is referenced from the first rising clock edge after the last write data shown at Ta+10.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 157,
      "source": "text",
      "content": "WR specifies the last burst write cycle until the precharge command can be issued to the same bank.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 157,
      "source": "text",
      "content": "Figure 44 â Write (BL16) with Auto Precharge Operation and 2tCK Preamble",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 158,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 158,
      "source": "text",
      "content": "4.8.3 Write Timing Parameters",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 158,
      "source": "text",
      "content": "Figure45 is for example only to enumerate the strobe edges for a particular write burst. For a valid burst,",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 158,
      "source": "text",
      "content": "all timing parameters for each edge of a burst must be satisfied.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 158,
      "source": "text",
      "content": "T0 T1 T17 T18 T19 T20 T21 Ta Ta+1 Tb Tb+1 Tb+2",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 158,
      "source": "text",
      "content": "CA3 WRITE DES DES DES DES DES DES DES DES DES DES",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 158,
      "source": "text",
      "content": "tt DD QQ So Sff ,mse it n,min",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 158,
      "source": "text",
      "content": "DQ2 D nIN nD +IN 2 nD +IN 3 nD +IN 14 nD +IN 15",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 158,
      "source": "text",
      "content": "t tD DQ Qo SSff ,nse ot m,nom tWPRE tWPST",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 158,
      "source": "text",
      "content": "DQ2 D nIN nD +IN 2 nD +IN 12 nD +IN 14 nD +IN 15",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 158,
      "source": "text",
      "content": "t tD DQ Qo SSff ,mse at, xmax tWPRE tDQSS,max tWPST",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 158,
      "source": "text",
      "content": "DQ2 D nIN nD +IN 11 nD +IN 12 nD +IN 14 nD +IN 15",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 158,
      "source": "text",
      "content": "Time Break Transitioning Data Donât Care",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 158,
      "source": "text",
      "content": "NOTE 1 BL=16, Preamble=2CK - 0010 pattern, Postamble=1.5CK,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 158,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration, other commands may be valid at these times.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 158,
      "source": "text",
      "content": "NOTE 3 t must be met at each rising clock edge.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 158,
      "source": "text",
      "content": "NOTE 4 Figure assumes DRAM internal WL training complete.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 158,
      "source": "text",
      "content": "NOTE 5 DQ/DM_n pulse timing and DQS to DQ skew defined by Rx Strobe Jitter Sensitivity Specifications for the respective speed bin.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 158,
      "source": "text",
      "content": "Figure 45 â DDR5 Write Timing Parameters",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 159,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 159,
      "source": "text",
      "content": "4.8.4 Write Burst Operation for Optional BL32 Mode",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 159,
      "source": "text",
      "content": "The following write timing diagrams cover write timings for fixed BL32, BL32 in BL32 OTF mode and",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 159,
      "source": "text",
      "content": "BL16 in BL32 OTF mode for x4 devices only.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 159,
      "source": "text",
      "content": "In these write timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 159,
      "source": "text",
      "content": "and DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 159,
      "source": "text",
      "content": "A dummy CAS command is required for second half of the transfer of BL32. If non-target ODT is needed",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 159,
      "source": "text",
      "content": "in the system then a dummy ODT command must be issued to the non-target rank for second half of the",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 159,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 159,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, , BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 159,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDES WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 159,
      "source": "text",
      "content": "DQ D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15 D16D17 D18D19 D20D21 D22D23 D24D25 D26D27 D28D29 D30D31",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 159,
      "source": "text",
      "content": "NOTE 1 BL=32, 2tCK Preamble, 1.5tCK Postamble",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 159,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 159,
      "source": "text",
      "content": "NOTE 3 A dummy WR command is required for the second half of the transfer with a delay of 8 clocks from the first WR command.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 159,
      "source": "text",
      "content": "NOTE 4 The figure also shows a dummy ODT command being issued to non-target rank 1 for the second half of the transfer.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 159,
      "source": "text",
      "content": "NOTE 5 C10 is used for burst ordering and must be LOW for the first WR command.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 159,
      "source": "text",
      "content": "NOTE 6 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 159,
      "source": "text",
      "content": "Figure 46 â Write Timing for Fixed BL32 and BL32 in BL32 OTF Mode",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 159,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 159,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 159,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 159,
      "source": "text",
      "content": "NOTE 1 Figure shows BL16 write operation when MR0 is programmed to use BL32 OTF mode. In this case, no dummy WR command is",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 159,
      "source": "text",
      "content": "required as transfer size is BL16.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 159,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times including commands to allow data",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 159,
      "source": "text",
      "content": "transfer from the same die after transfer of BL16.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 159,
      "source": "text",
      "content": "NOTE 3 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 159,
      "source": "text",
      "content": "Figure 47 â Write Timings for BL16 in BL32 OTF Mode",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 160,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 160,
      "source": "text",
      "content": "4.8.4 Write Burst Operation for Optional BL32 Mode (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 160,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 160,
      "source": "text",
      "content": "CA[13:0] BB GA =, 1W CA AR , P_ BP L, , BB GA =, 2W CA AR , PB_P L,,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 160,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDES WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 160,
      "source": "text",
      "content": "NOTE 1 Figure shows back to back BL16 writes to different bank groups.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 160,
      "source": "text",
      "content": "NOTE 2 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 160,
      "source": "text",
      "content": "Figure 48 â Write to Write to Different Bank Group for BL16 in BL32 OTF",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 160,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 t6 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 160,
      "source": "text",
      "content": "CA[13:0] BB GA =, 1W CA AR , P_ BP L, , BB GA =, 2W CA AR , PB_P L,,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 160,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDES WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 160,
      "source": "text",
      "content": "NOTE 1 Figure shows back to back BL16 writes to same bank group using a timing of tCCD_L_WR.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 160,
      "source": "text",
      "content": "NOTE 2 Back to Back BL32 writes to same bank group shall have a minimum separation of 16 clocks.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 160,
      "source": "text",
      "content": "NOTE 3 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 160,
      "source": "text",
      "content": "Figure 49 â Write to Write to Same Bank Group for BL16 in BL32 OTF",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 160,
      "source": "text",
      "content": "CK_t, t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 160,
      "source": "text",
      "content": "CA[13:0] B BA G, W C AA PR , =_ B HP L, , B BA G, W C AAR P,B_ =P LL,,",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 160,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDES WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 160,
      "source": "text",
      "content": "NOTE 1 AP bit must be set HIGH for first CAS and LOW for dummy CAS command.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 160,
      "source": "text",
      "content": "NOTE 2 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 160,
      "source": "text",
      "content": "Figure 50 â Write with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 160,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13 ta+14 ta+15 ta+16ta+17 ta+18",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 160,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 160,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 160,
      "source": "text",
      "content": "NOTE 1 AP bit must be set to LOW with the CAS command.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 160,
      "source": "text",
      "content": "NOTE 2 DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 160,
      "source": "text",
      "content": "Figure 51 â Write with Auto-Precharge for BL16 in BL32 OTF Mode",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 161,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 161,
      "source": "text",
      "content": "4.8.5 Same Bank Group Write to Write Timings",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 161,
      "source": "text",
      "content": "DDR5 devices will have separate same bank group write timings, based on whether the second write",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 161,
      "source": "text",
      "content": "requires an RMW (Read-Modify-Write) access or JW (Just-Write) access. In JW access, DDR5 updates all",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 161,
      "source": "text",
      "content": "128 bits of data on the addressed codeword, while in RMW access, a part of 128 bits is updated.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 161,
      "source": "text",
      "content": "Table 262 â JW (Just-Write) Access and RMW (Read-Modify-Write) Access Definition",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 161,
      "source": "text",
      "content": "Configuration Optional BL32 Notes",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 161,
      "source": "text",
      "content": "Normal Data Mask Normal Data Mask",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 161,
      "source": "text",
      "content": "x4 RMW â RMW â JW 1,2,3",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 161,
      "source": "text",
      "content": "x8 / x16 JW RMW â 1,2,3",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 1 BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01 , where Write command is issued with BL=L in CA5.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 2 Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10 or BL32 OTF mode enabled by MR0 OP[1:]=11 , where",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 161,
      "source": "text",
      "content": "Write command is issued with BL=L in CA5.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 3 Data Mask refers to Data Mask mode enabled by MR5 OP[5]=1 , where Write command is issued with WP=L in CA11.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 161,
      "source": "text",
      "content": "Table 263 â Same Bank-Group Write Access to RMW Access Timings",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 161,
      "source": "text",
      "content": "BL16 tCCD_L_WR tCCD_L_WR 1,2,3",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 161,
      "source": "text",
      "content": "BC8 tCCD_L_WR tCCD_L_WR 1,2,3",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 161,
      "source": "text",
      "content": "Optional BL32 8nCK+tCCD_L_WR â 1,2,3,4",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 1 BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01 , where Write command is issued with BL=L in CA5.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 2 Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10 or BL32 OTF mode enabled by MR0 OP[1:]=11 , where",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 161,
      "source": "text",
      "content": "Write command is issued with BL=L in CA5.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 3 In Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 4 There is no BL32 to BC8 case.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 161,
      "source": "text",
      "content": "Table 264 â Same Bank-Group Write Access to JW Access Timings",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 161,
      "source": "text",
      "content": "BL16 tCCD_L_WR2 tCCD_L_WR2 1,2,3",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 161,
      "source": "text",
      "content": "BC8 tCCD_L_WR2 â 1,2,3,4",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 161,
      "source": "text",
      "content": "Optional BL32 â 8nCK+tCCD_L_WR2 1,2,3",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 1 BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01 , where Write command is issued with BL=L in CA5.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 2 Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10 or BL32 OTF mode enabled by MR0 OP[1:]=11 , where",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 161,
      "source": "text",
      "content": "Write command is issued with BL=L in CA5.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 3 In Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 4 There is no BC8 to BL32 case.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 161,
      "source": "text",
      "content": "4.8.6 Different Bank-Group Write to Write Timings",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 161,
      "source": "text",
      "content": "Table 265 â Different Bank-Group Write to Write Timings",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 161,
      "source": "text",
      "content": "BL16 BC8 Optional BL32",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 161,
      "source": "text",
      "content": "BL16 8nCK 8nCK 8nCK 1,2,3",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 161,
      "source": "text",
      "content": "BC8 8nCK 8nCK â 1,2,3,4",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 161,
      "source": "text",
      "content": "Optional BL32 16nCK â 16nCK 1,2,3,4",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 1 BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01 , where Write command is issued with BL=L in CA5.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 2 Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10 or BL32 OTF mode enabled by MR0 OP[1:]=11 , where",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 161,
      "source": "text",
      "content": "Write command is issued with BL=L in CA5.",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 3 In Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command.",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 161,
      "source": "text",
      "content": "NOTE 4 There is no BC8 to BL32 case.",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 162,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 162,
      "source": "text",
      "content": "4.8.7 Write Timing Violations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 162,
      "source": "text",
      "content": "Generally, if Write timing parameters are violated, a complete reset/initialization procedure has to be",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 162,
      "source": "text",
      "content": "initiated to make sure that the DRAM works properly. However, it is desirable, for certain violations as",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 162,
      "source": "text",
      "content": "specified in this section, the DRAM is guaranteed to not âhang up,â and that errors are limited to that",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 162,
      "source": "text",
      "content": "particular operation.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 162,
      "source": "text",
      "content": "For the following cases, it will be assumed that there are no timing violations with regards to the Write",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 162,
      "source": "text",
      "content": "command itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned in the",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 162,
      "source": "text",
      "content": "4.8.7.2 Data to Strobe Eye Height or Width Violations",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 162,
      "source": "text",
      "content": "Should the required data to strobe timing or voltage parameters be violated (Such as: tRx_RDQ_tMargin,",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 162,
      "source": "text",
      "content": "tRx_DQS2DQ_Skew, VRx_DQS, VRx_DQ, etc.), for any of the data/strobe timing edges or data/strobe",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 162,
      "source": "text",
      "content": "voltage limits associated with a write burst data eye, then incorrect data might be written to the memory",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 162,
      "source": "text",
      "content": "locations addressed with this WRITE command.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 162,
      "source": "text",
      "content": "In the example, Figure TBD, the relevant strobe edges for a write burst are associated with the clock edges:",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 162,
      "source": "text",
      "content": "Tn,Tn+0.5,Tn+1,...,Tn+8.5",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 162,
      "source": "text",
      "content": "Subsequent reads from that location might results in unpredictable read data, however the DRAM will",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 162,
      "source": "text",
      "content": "work properly otherwise.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 162,
      "source": "text",
      "content": "4.8.7.3 Strobe and Strobe to Clock Timing Violations",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 162,
      "source": "text",
      "content": "Should the strobe timing requirements (tWPRE, tWPST) or the strobe to clock timing requirements",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 162,
      "source": "text",
      "content": "(tDQSS, tDQSoffset) be violated for any of the strobe edges associated with a Write burst, then wrong data",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 162,
      "source": "text",
      "content": "might be written to the memory location addressed with the offending WRITE command. Subsequent",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 162,
      "source": "text",
      "content": "reads from that location might result in unpredictable read data, however the DRAM will work properly",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 162,
      "source": "text",
      "content": "otherwise with the following constraints:",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 162,
      "source": "text",
      "content": "1 Both Write CRC and data burst OTF are disabled; timing specifications other than tWPRE, tWPST, tDQSS,",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 162,
      "source": "text",
      "content": "tDQSoffset are not violated.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 162,
      "source": "text",
      "content": "2 The offending write strobe (and preamble) arrive no earlier or later than six DQS transition edges from the Write-",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 162,
      "source": "text",
      "content": "3 A Read command following an offending Write command from any open bank is allowed.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 162,
      "source": "text",
      "content": "4 One or more subsequent WR or a subsequent WRA {to same bank as offending WR} may be issued tCCD_L",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 162,
      "source": "text",
      "content": "later but incorrect data could be written; subsequent WR and WRA can be either offending or non-offending",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 162,
      "source": "text",
      "content": "Writes. Reads from these Writes may provide incorrect data.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 162,
      "source": "text",
      "content": "5 One or more subsequent WR or a subsequent WRA {to a different bank group} may be issued tCCD_S later but",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 162,
      "source": "text",
      "content": "incorrect data could be written; subsequent WR and WRA can be either offending or non-offending Writes. Reads",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 162,
      "source": "text",
      "content": "from these Writes may provide incorrect data.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 162,
      "source": "text",
      "content": "6 Once one or more precharge commands (PREpb, PREsb, or PREab) are issued to DDR5 after offending WRITE",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 162,
      "source": "text",
      "content": "command and all banks become precharged state (idle state), a subsequent, non-offending WR or WRA to any",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 162,
      "source": "text",
      "content": "open bank shall be able to write correct data.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 162,
      "source": "text",
      "content": "7 DQS strobes including preamble must align to each Write commands data burst length configuration. If the",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 162,
      "source": "text",
      "content": "DRAM fails to capture or incorrectly de-serializes the incoming data stream because of misalignment or missing",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 162,
      "source": "text",
      "content": "strobe edges, errors may occur. These errors will propagate indefinitely until the DRAM is put into an idle state,",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 162,
      "source": "text",
      "content": "i.e., all banks are in the precharged state with tRP satisfied.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 163,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 163,
      "source": "text",
      "content": "4.8.8 Write Enable Timings",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 163,
      "source": "text",
      "content": "The following specifies the relationship between the write enable timing window tWPRE_EN_ntck and",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 163,
      "source": "text",
      "content": "the DRAM related DQS to CK drift window tDQSD as well as the system related DQS to CK drift window",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 163,
      "source": "text",
      "content": "tDQSS around the final DQS to CK offset trained pass/fail point tDQSoffset based on write leveling",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 163,
      "source": "text",
      "content": "feedback in order to support n-tck pre-amble mode. Functional operation requires that the following",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 163,
      "source": "text",
      "content": "- tWPRE_EN_ntck >= |tDQSSmin|+tDQSSmax+|tDQSDmin|+tDQSDmax",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 163,
      "source": "text",
      "content": "Figure 52 â tDQSS: DRAM External CLK-to-DQS Variation",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 163,
      "source": "text",
      "content": "Figure 53 â tDQSD: DRAM Internal CLK-to-DQS Variation",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 164,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 164,
      "source": "text",
      "content": "4.8.8 Write Enable Timings (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 164,
      "source": "text",
      "content": "Table 266 â Write Enable Timing Parameters DDR5 3200 to 4800",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 164,
      "source": "text",
      "content": "Speed Bins x4 & x8 Speed Bins x16",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 164,
      "source": "text",
      "content": "Parameter Symbol DDR5 3200-4800 DDR5 3200-4800 Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 164,
      "source": "text",
      "content": "2-tck Write pre-amble enable tWPRE_EN_",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 164,
      "source": "text",
      "content": "3-tck Write pre-amble enable tWPRE_EN_",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 164,
      "source": "text",
      "content": "4-tck Write pre-amble enable tWPRE_EN_",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 164,
      "source": "text",
      "content": "Final trained value of host DQS_t-",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 164,
      "source": "text",
      "content": "DQS_c timing relative to CWL tDQSoffset -0.5 0.5 -0.5 0.5 tCK 3",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 164,
      "source": "text",
      "content": "DRAM voltage/temperature drift",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 164,
      "source": "text",
      "content": "-0.25* 0.25* -0.25* 0.25*",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 164,
      "source": "text",
      "content": "window of first rising DQS_t pre-",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 164,
      "source": "text",
      "content": "tDQSD tWPRE_EN tWPRE_EN tWPRE_EN tWPRE_EN tCK 1",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 164,
      "source": "text",
      "content": "amble edge relative to CWL CK_t- _ntCK _ntCK _ntCK _ntCK",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 164,
      "source": "text",
      "content": "Host and system voltage/",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 164,
      "source": "text",
      "content": "-0.25* 0.25* -0.25* 0.25*",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 164,
      "source": "text",
      "content": "temperature drift window of first",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 164,
      "source": "text",
      "content": "tDQSS tWPRE_EN tWPRE_EN tWPRE_EN tWPRE_EN tCK 1",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 164,
      "source": "text",
      "content": "rising DQS_t pre-amble edge _ntCK _ntCK _ntCK _ntCK",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 164,
      "source": "text",
      "content": "relative to CWL CK_t-CK_c edge",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 164,
      "source": "text",
      "content": "NOTE 1 Measured relative to the write leveling feedback, after write leveling training has been completed.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 164,
      "source": "text",
      "content": "NOTE 2 Includes min DQS and CK timing terms TBD.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 164,
      "source": "text",
      "content": "NOTE 3 When measuring the tDQSoffset, tWLS/H are reflected in the tDQSoffset result.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 164,
      "source": "text",
      "content": "Table 267 â Write Leveling Setup/Hold Time",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 164,
      "source": "text",
      "content": "Symbol Description Min Max Unit",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 164,
      "source": "text",
      "content": "tWLS/H Write Leveling Setup/Hold Time -80 +80 ps",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 164,
      "source": "text",
      "content": "Table 268 â Write Enable Timing Parameters DDR5 5200 to 6400",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 164,
      "source": "text",
      "content": "Speed Bins x4 & x8 Speed Bins x16",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 164,
      "source": "text",
      "content": "Parameter Symbol DDR5 5200-6400 DDR5 5200-6400 Unit Notes",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 164,
      "source": "text",
      "content": "2-tck Write pre-amble enable tWPRE_EN_2t",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 164,
      "source": "text",
      "content": "3-tck Write pre-amble enable tWPRE_EN_3t",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 164,
      "source": "text",
      "content": "4-tck Write pre-amble enable tWPRE_EN_4t",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 164,
      "source": "text",
      "content": "Final trained value of host DQS_t-",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 164,
      "source": "text",
      "content": "DQS_c timing relative to CWL tDQSoffset -0.5 0.5 -0.5 0.5 tCK 3",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 164,
      "source": "text",
      "content": "DRAM voltage/temperature drift",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 164,
      "source": "text",
      "content": "-0.25* 0.25* -0.25* 0.25*",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 164,
      "source": "text",
      "content": "window of first rising DQS_t pre-",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 164,
      "source": "text",
      "content": "tDQSD tWPRE_EN_ tWPRE_EN_ tWPRE_EN_ tWPRE_EN_ tCK 1",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 164,
      "source": "text",
      "content": "amble edge relative to CWL CK_t- ntCK ntCK ntCK ntCK",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 164,
      "source": "text",
      "content": "Host and system voltage/",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 164,
      "source": "text",
      "content": "-0.25* 0.25* -0.25* 0.25*",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 164,
      "source": "text",
      "content": "temperature drift window of first",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 164,
      "source": "text",
      "content": "tDQSS tWPRE_EN_ tWPRE_EN_ tWPRE_EN_ tWPRE_EN_ tCK 1",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 164,
      "source": "text",
      "content": "rising DQS_t pre-amble edge ntCK ntCK ntCK ntCK",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 164,
      "source": "text",
      "content": "relative to CWL CK_t-CK_c edge",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 164,
      "source": "text",
      "content": "NOTE 1 Measured relative to the write leveling feedback, after write leveling training has been completed.",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 164,
      "source": "text",
      "content": "NOTE 2 Includes min DQS and CK timing terms TBD.",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 164,
      "source": "text",
      "content": "NOTE 3 When measuring the tDQSoffset, tWLS/H are reflected in the tDQSoffset result.",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 165,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 165,
      "source": "text",
      "content": "4.8.8 Write Enable Timings (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 165,
      "source": "text",
      "content": "Table 269 â Write Enable Timing Parameters DDR5 6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 165,
      "source": "text",
      "content": "Speed Bins x4 & x8 Speed Bins x16",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 165,
      "source": "text",
      "content": "Parameter Symbol DDR5 5200-6400 DDR5 5200-6400 Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 165,
      "source": "text",
      "content": "2-tck Write pre-amble enable tWPRE_EN",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 165,
      "source": "text",
      "content": "3-tck Write pre-amble enable tWPRE_EN",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 165,
      "source": "text",
      "content": "4-tck Write pre-amble enable tWPRE_EN",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 165,
      "source": "text",
      "content": "Final trained value of host",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 165,
      "source": "text",
      "content": "DQS_t-DQS_c timing relative to tDQSoffset TBD 0.5 TBD 0.5 tCK",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 165,
      "source": "text",
      "content": "DRAM voltage/temperature drift",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 165,
      "source": "text",
      "content": "-0.25* 0.25* -0.TBD* 0.TBD*",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 165,
      "source": "text",
      "content": "window of first rising DQS_t pre-",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 165,
      "source": "text",
      "content": "tDQSD tWPRE_EN tWPRE_EN tWPRE_EN tWPRE_EN tCK 1",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 165,
      "source": "text",
      "content": "amble edge relative to CWL _ntCK _ntCK _ntCK _ntCK",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 165,
      "source": "text",
      "content": "Host and system voltage/",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 165,
      "source": "text",
      "content": "-0.25* 0.25* -0.TBD* 0.TBD*",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 165,
      "source": "text",
      "content": "temperature drift window of first",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 165,
      "source": "text",
      "content": "tWPRE_EN tWPRE_EN tWPRE_EN tWPRE_EN tCK 1",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 165,
      "source": "text",
      "content": "rising DQS_t pre-amble edge tDQSS _ntCK _ntCK _ntCK _ntCK",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 165,
      "source": "text",
      "content": "relative to CWL CK_t-CK_c edge",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 165,
      "source": "text",
      "content": "NOTE 1 Measured relative to the write leveling feedback, after write leveling training has been completed.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 165,
      "source": "text",
      "content": "NOTE 2 Includes min DQS and CK timing terms TBD.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 165,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 165,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 166,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 166,
      "source": "text",
      "content": "4.9 Self Refresh Operation",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 166,
      "source": "text",
      "content": "The Self-Refresh command can be used to retain data in the DDR5 SDRAM, even if the rest of the system",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 166,
      "source": "text",
      "content": "is powered down. When in the Self-Refresh mode, the DDR5 SDRAM retains data without external",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 166,
      "source": "text",
      "content": "clocking. The DDR5 SDRAM device has a built-in timer to accommodate Self-Refresh operation. While",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 166,
      "source": "text",
      "content": "in Self Refresh, the DDR5 SDRAM adjusts and updates its internal average periodic refresh interval, as",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 166,
      "source": "text",
      "content": "needed, based on its own temperature sensor. The internal average periodic refresh interval adjustment",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 166,
      "source": "text",
      "content": "(increasing, decreasing or staying constant) does not require any external control.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 166,
      "source": "text",
      "content": "Self Refresh entry is command based (SRE), while the Self-Refresh Exit Command is defined by the",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 166,
      "source": "text",
      "content": "transition of CS_n LOW to HIGH with a defined pulse width tCSH_SRexit, followed by three or more",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 166,
      "source": "text",
      "content": "NOP commands (tCSL_SRexit) to ensure DRAM stability in recognizing the exit. This is described in the",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 166,
      "source": "text",
      "content": "following sections in more detail.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 166,
      "source": "text",
      "content": "Before issuing the Self-Refresh-Entry command, the DDR5 SDRAM must be idle with all bank precharge",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 166,
      "source": "text",
      "content": "state with tRP satisfied. âIdle stateâ is defined as all banks are closed (tRP, etc. satisfied), no data bursts are",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 166,
      "source": "text",
      "content": "in progress, and all timings from previous operations are satisfied (tMRD, tRFC, etc.). A Deselect",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 166,
      "source": "text",
      "content": "command must be registered on the last positive clock edge before issuing Self Refresh Entry command.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 166,
      "source": "text",
      "content": "Once the Self Refresh Entry command is registered, Deselect commands must also be registered at the next",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 166,
      "source": "text",
      "content": "positive clock edges until tCPDED is satisfied. After tCPDED has been satisfied, CS_n must transition",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 166,
      "source": "text",
      "content": "low. After CS_n transitions low at the end of tCPDED, the CS_n shall stay low until exit. The DDR5",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 166,
      "source": "text",
      "content": "SDRAM may switch to a CMOS based receiver to save more power and that transition should coincide",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 166,
      "source": "text",
      "content": "with CS_n going low.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 166,
      "source": "text",
      "content": "When the CS_n is held low, the DRAM automatically disables ODT termination and sets Hi-Z as",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 166,
      "source": "text",
      "content": "termination state regardless of RTT configuration for the duration of Self-Refresh mode. Upon exiting",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 166,
      "source": "text",
      "content": "Self-Refresh, DRAM automatically enables ODT termination and set RTT_PARK (for DQs)",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 166,
      "source": "text",
      "content": "asynchronously during tXSDLL when RTT_PARK is enabled. CA/CS/CK ODT shall revert to its strapped",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 166,
      "source": "text",
      "content": "or its MR ODT Setting state if previously applied. During normal operation (DLL on) the DLL is",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 166,
      "source": "text",
      "content": "automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 166,
      "source": "text",
      "content": "upon exiting Self-Refresh.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 166,
      "source": "text",
      "content": "When the DDR5 SDRAM has entered Self-Refresh mode, all of the external control signals, except CS_n",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 166,
      "source": "text",
      "content": "and RESET_n, are âdonât care.â For proper Self-Refresh operation, all power supply and reference pins",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 166,
      "source": "text",
      "content": "(VDD, VDDQ, VSS, VSSQ and VPP) must be at valid levels. DRAM internal VrefDQ and/or VrefCA",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 166,
      "source": "text",
      "content": "generator circuitry may remain ON or turned OFF depending on DRAM design. If DRAM internal",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 166,
      "source": "text",
      "content": "VrefDQ and/or VrefCA circuitry is turned OFF in self refresh, when DRAM exits from self refresh state, it",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 166,
      "source": "text",
      "content": "ensures that VrefDQ and/or VrefCA and generator circuitry is powered up and stable within tXS period.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 166,
      "source": "text",
      "content": "First Write operation or first Write Leveling Activity may not occur earlier than tXS after exit from Self",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 166,
      "source": "text",
      "content": "Refresh. The DRAM initiates a minimum of one Refresh command internally within tSR period once it",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 166,
      "source": "text",
      "content": "enters Self-Refresh mode.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 166,
      "source": "text",
      "content": "The clocks must stay on until tCKLCS but can be DONâT CARE after tCKLCS expires but it should be",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 166,
      "source": "text",
      "content": "noted that shortly after tCPDED, the termination for the clocks will be off. The clock is internally disabled",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 166,
      "source": "text",
      "content": "(in the DRAM) during Self-Refresh Operation to save power. The minimum time that the DDR5 SDRAM",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 166,
      "source": "text",
      "content": "must remain in Self-Refresh mode is tCSL. The user may change the external clock frequency or halt the",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 166,
      "source": "text",
      "content": "external clock tCKLCS after Self-Refresh entry is registered, however, the clock must be restarted and",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 166,
      "source": "text",
      "content": "stable tCKSRX before the device can exit Self-Refresh operation.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 166,
      "source": "text",
      "content": "The procedure for exiting Self-Refresh requires a sequence of events. Since the DRAM will switch to a",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 166,
      "source": "text",
      "content": "CMOS based driver to save power, the DRAM will trigger Self-Refresh exit upon seeing the CS_n",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 166,
      "source": "text",
      "content": "transition from low to high and stay high for tCSH_SRExit. tCASRX prior to CS_n transitioning high, the",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 166,
      "source": "text",
      "content": "CA bus must be driven high. Once tCSH_SRExit is satisfied, three NOP commands must be issued,",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 166,
      "source": "text",
      "content": "otherwise the DRAM could be put into an unknown state.",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 167,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 167,
      "source": "text",
      "content": "4.9 Self Refresh Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 167,
      "source": "text",
      "content": "The clocks must be valid for tCKSRX prior to issuing the NOP commands that completes the Self Refresh",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 167,
      "source": "text",
      "content": "exit sequence. Once a Self-Refresh Exit is registered, the following timing delay must be satisfied:",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 167,
      "source": "text",
      "content": "1 Commands that do not require locked DLL:",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 167,
      "source": "text",
      "content": "tXS - ACT, MPC, MRW, PDE, PDX, PRE(ab,sb,pb), REF(ab,sb), RFM(ab,sb), SRE, VREFCA & WRP",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 167,
      "source": "text",
      "content": "2 Commands that require locked DLL:",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 167,
      "source": "text",
      "content": "tXS_DLL - RD, MRR & WR",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 167,
      "source": "text",
      "content": "Depending on the system environment and the amount of time spent in Self-Refresh, ZQ calibration",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 167,
      "source": "text",
      "content": "commands may be required to compensate for the voltage and temperature drift as described in âZQ",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 167,
      "source": "text",
      "content": "Calibration Commands.â To issue ZQ calibration commands, applicable timing requirements must be",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 167,
      "source": "text",
      "content": "Upon exiting Self Refresh, one additional refresh shall be issued in addition to refreshes normally",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 167,
      "source": "text",
      "content": "scheduled. This refresh counts toward the maximum number of refreshes which may be postponed. The",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 167,
      "source": "text",
      "content": "extra refresh consists of a single REFab command or n * REFsb, where n is the number of banks in a bank",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 167,
      "source": "text",
      "content": "group. If Self Refresh is to be re-entered and no regularly scheduled periodic refresh commands have been",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 167,
      "source": "text",
      "content": "issued, a minimum of one REFab or n*REFsb commands shall be issued prior to Self Refresh re-entry.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 167,
      "source": "text",
      "content": "The exit timing from self-refresh exit to first valid command not requiring a locked DLL is tXS.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 167,
      "source": "text",
      "content": "The value of tXS is (tRFC). This delay is to allow for any refreshes started by the DRAM to complete.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 167,
      "source": "text",
      "content": "tRFC continues to grow with higher density devices so tXS will grow as well.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 167,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 ta ta+1 ta+2 ta+3 ta+4 ta+5 tb tb+1 tb+2 tb+3 tb+4 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 td+4 te te+1 te+2 te+3",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 167,
      "source": "text",
      "content": "tCKLCS Maintain Self Refresh",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 167,
      "source": "text",
      "content": "DRAM to transition to",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 167,
      "source": "text",
      "content": "CMOS based receiver tCSH_SRexit tCSL_SRexit",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 167,
      "source": "text",
      "content": "CA[13:0] Valid CA Bus Held High NOP Valid Valid",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 167,
      "source": "text",
      "content": "CMD DESSREDESDESDESDESDES DESNOPNOPNOPDESDES VALID DESDESDESDESDES",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 167,
      "source": "text",
      "content": "First cycle of 2-cycle valid",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 167,
      "source": "text",
      "content": "command not requiring DLL",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 167,
      "source": "text",
      "content": "CS ODT MR ODT STATE trans CS RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 167,
      "source": "text",
      "content": "CA ODT MR ODT STATE trans CA RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 167,
      "source": "text",
      "content": "CK ODT MR ODT STATE trans CK RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 167,
      "source": "text",
      "content": "Enter Self Refresh Exit Self Refresh",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 167,
      "source": "text",
      "content": "NOTE 1 While in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 167,
      "source": "text",
      "content": "Section4.9.1 for more details.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 167,
      "source": "text",
      "content": "NOTE 2 Both tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 167,
      "source": "text",
      "content": "NOTE 3 When tCSH_SRexit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS_n being",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 167,
      "source": "text",
      "content": "registered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 167,
      "source": "text",
      "content": "DRAM input timing parameters.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 167,
      "source": "text",
      "content": "Figure 54 â Self-Refresh Entry/Exit Timing w/ 2-Cycle Exit Command",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 168,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 168,
      "source": "text",
      "content": "4.9 Self Refresh Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 168,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 ta ta+1 ta+2 ta+3 ta+4 ta+5 tb tb+1 tb+2 tb+3 tb+4 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 td+4 te te+1 te+2 te+3",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 168,
      "source": "text",
      "content": "tCKLCS Maintain Self Refresh",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 168,
      "source": "text",
      "content": "DRAM to transition to",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 168,
      "source": "text",
      "content": "CMOS based receiver tCSH_SRexit tCSL_SRexit",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 168,
      "source": "text",
      "content": "CA[13:0] Valid CA Bus Held High NOP Valid",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 168,
      "source": "text",
      "content": "CMD DESSREDESDESDESDESDES DESNOPNOPNOPDESDES Valid DESDESDESDESDESDES",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 168,
      "source": "text",
      "content": "command not requiring DLL",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 168,
      "source": "text",
      "content": "CS ODT MR ODT STATE trans CS RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 168,
      "source": "text",
      "content": "CA ODT MR ODT STATE trans CA RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 168,
      "source": "text",
      "content": "CK ODT MR ODT STATE trans CK RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 168,
      "source": "text",
      "content": "Enter Self Refresh Exit Self Refresh",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 168,
      "source": "text",
      "content": "NOTE 1 While in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 168,
      "source": "text",
      "content": "Section4.9.1 for more details.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 168,
      "source": "text",
      "content": "NOTE 2 Both tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 168,
      "source": "text",
      "content": "NOTE 3 When tCSH_SRexit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS_n being",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 168,
      "source": "text",
      "content": "registered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 168,
      "source": "text",
      "content": "DRAM input timing parameters.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 168,
      "source": "text",
      "content": "Figure 55 â Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 168,
      "source": "text",
      "content": "Table 270 â Self-Refresh Timing Parameters",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 168,
      "source": "text",
      "content": "Parameter Symbol Min Max Unit Note",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 168,
      "source": "text",
      "content": "Command pass disable delay tCPDED max(5ns, 8nCK) - ns",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 168,
      "source": "text",
      "content": "Self-Refresh CS_n low Pulse width tCSL 10 - ns",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 168,
      "source": "text",
      "content": "Self-Refresh exit CS_n High Pulse",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 168,
      "source": "text",
      "content": "tCSH_SRexit 13 30 ns",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 168,
      "source": "text",
      "content": "Self-Refresh exit CS_n Low Pulse width tCSL_SRexit 3nCK 30ns 1",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 168,
      "source": "text",
      "content": "Valid Clock Requirement before SRX tCKSRX max(3.5ns, 8tCK) - ns",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 168,
      "source": "text",
      "content": "Valid Clock Requirement after SRE tCKLCS tCPDED + 1nCK - nCK",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 168,
      "source": "text",
      "content": "Self-Refresh exit CS_n high tCASRX 0 ns",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 168,
      "source": "text",
      "content": "Exit Self-Refresh to next valid command",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 168,
      "source": "text",
      "content": "Exit Self-Refresh to next valid command",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 168,
      "source": "text",
      "content": "NOTE 1 While in 2N mode, tCSL_SRexit will not be statically held low, as it will pulse for each 2-cycle period for a min of 6nCK. Refer to",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 168,
      "source": "text",
      "content": "Section4.9.1 for more details.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 169,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 169,
      "source": "text",
      "content": "4.9.1 Self Refresh in 2N Mode",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 169,
      "source": "text",
      "content": "Figure56 shows details for Self Refresh entry/exit in 2N Mode. Only SRX, with a pulsing CS_n (NOP-",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 169,
      "source": "text",
      "content": "DES-NOP-DES-NOP) during tCSL_SRexit, to a 1-cycle command is shown, but behavior is similar for",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 169,
      "source": "text",
      "content": "SRX to a 2-cycle command. Behavior is similar for Frequency Change during Self Refresh, with or",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 169,
      "source": "text",
      "content": "without VREF and/or ODT changes. Pulsing CS_n during tCSL_SRexit is not required for Self Refresh",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 169,
      "source": "text",
      "content": "exit (e.g., CS_n may optionally be held low for the full tCSL_SRexit duration).",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 169,
      "source": "text",
      "content": "CK_t, t0 t1 t2 t3 t4 t5 ta ta+1 ta+2 ta+3 ta+4 ta+5 tb tb+1 tb+2 tb+3 tb+4 tc tc+1 tc+2 tc+3 tc+4 tc+5 td td+1 td+2 td+3 td+4 te te+1 te+2 te+3",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 169,
      "source": "text",
      "content": "tCKLCS Maintain Self Refresh tCKSRX",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 169,
      "source": "text",
      "content": "DRAM to transition to",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 169,
      "source": "text",
      "content": "CMOS based receiver tCSH_SRexit tCSL_SRexit",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 169,
      "source": "text",
      "content": "CS_n tCPDED tCSL CO Sp Tti oo gn ga ll e CO Sp Tti oo gn ga ll e",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 169,
      "source": "text",
      "content": "CA[13:0] Valid CA Bus Held High NOP Valid",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 169,
      "source": "text",
      "content": "CMD DESSREDESDESDESDESDES DESNOP D NE OS P/NOP D NE OS P/NOPDESDES Valid DESDESDESDESDESDES",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 169,
      "source": "text",
      "content": "Command not requiring DLL",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 169,
      "source": "text",
      "content": "CS ODT MR ODT STATE trans CS RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 169,
      "source": "text",
      "content": "CA ODT MR ODT STATE trans CA RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 169,
      "source": "text",
      "content": "CK ODT MR ODT STATE trans CK RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 169,
      "source": "text",
      "content": "Enter Self Refresh Exit Self Refresh",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 169,
      "source": "text",
      "content": "NOTE 1 Both tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 169,
      "source": "text",
      "content": "NOTE 2 When tCSH_SRexit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS_n being",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 169,
      "source": "text",
      "content": "registered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 169,
      "source": "text",
      "content": "DRAM input timing parameters.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 169,
      "source": "text",
      "content": "Figure 56 â Self-Refresh Entry/Exit Timing in 2N Mode w/ 1-Cycle Exit Command",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 170,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 170,
      "source": "text",
      "content": "4.10 Power Down Mode",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 170,
      "source": "text",
      "content": "DDR5âs power down mode is new to the DDR family, as it no longer has a CKE pin to control entry and",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 170,
      "source": "text",
      "content": "exit. Instead, the PDE/PDX move to command based, triggered by the CS_n. Once in PD mode, the CS_n",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 170,
      "source": "text",
      "content": "acts effectively like the historic CKE pin, waiting for it to transition from HIGH to LOW (with its",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 170,
      "source": "text",
      "content": "command). In PDE mode, it should be sampled on every edge.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 170,
      "source": "text",
      "content": "4.10.1 Power-Down Entry and Exit",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 170,
      "source": "text",
      "content": "Power-down is entered when the command is registered. Unlike Self Refresh Mode, CS_n will NOT be",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 170,
      "source": "text",
      "content": "held low constantly while in Power-Down. Timing diagrams are shown in Figure57 with details for entry",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 170,
      "source": "text",
      "content": "and exit of Power-Down.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 170,
      "source": "text",
      "content": "The DLL should be in a locked state when power-down is entered for fastest power-down exit timing.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 170,
      "source": "text",
      "content": "SDRAM design provides all AC and DC timing and voltage specification as well as proper DLL operation",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 170,
      "source": "text",
      "content": "as long as DRAM controller complies with SDRAM specifications.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 170,
      "source": "text",
      "content": "During Power-Down, if all banks are closed after any in-progress commands are completed, the device",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 170,
      "source": "text",
      "content": "will be in precharge Power-Down mode; if any bank is open after in-progress commands are completed,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 170,
      "source": "text",
      "content": "the device will be in active Power-Down mode.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 170,
      "source": "text",
      "content": "Entering power-down deactivates the input and output buffers, excluding CK_t, CK_c, CS_n, RESET_n. If",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 170,
      "source": "text",
      "content": "CA11=L during the PDE command, CA1 and CA4 will also be excluded, allowing the appropriate NT",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 170,
      "source": "text",
      "content": "ODT command to be passed through and decoded by the non-target SDRAM while the target SDRAM",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 170,
      "source": "text",
      "content": "remains in power down (i.e., the SDRAM will monitor commands that utilize NT ODT via CA1 and CA4",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 170,
      "source": "text",
      "content": "and will not exit Power Down if a valid NT ODT command is registered). If CA11=H during the PDE",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 170,
      "source": "text",
      "content": "command, only the PDX command, qualified by CS_n, is legal during power down. If CA11=L during the",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 170,
      "source": "text",
      "content": "PDE command, only NT ODT commands and PDX commands, qualified by CS_n, are legal during power",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 170,
      "source": "text",
      "content": "down. Refer to Table241 for more information.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 170,
      "source": "text",
      "content": "MRR NT ODT commands during Power Down are not support with Burst on the fly (OTF) modes in",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 170,
      "source": "text",
      "content": "When power-down is entered with ODT control enabled (CA11=L) the DRAM will continue to accept NT",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 170,
      "source": "text",
      "content": "termination commands throughout the power-down process, including entry and exit. Upon entry, during",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 170,
      "source": "text",
      "content": "the tCPDED period, the DRAM will be switching from decoding all CA bus command bits to only",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 170,
      "source": "text",
      "content": "decoding CA1 and CA4. During this time all CA command bits must be valid when CS_n is asserted with",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 170,
      "source": "text",
      "content": "the full RD or WR command, as the DRAM may still be decoding the full command. Following tCPDED,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 170,
      "source": "text",
      "content": "only CA1 and CA4 need be valid as the DRAM will be ignoring the others. Following the PDX command,",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 170,
      "source": "text",
      "content": "all CA command bits must be valid for NT termination commands also, as the DRAM will be transitioning",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 170,
      "source": "text",
      "content": "to decoding all bits. It is only the time between tCPDED completion and tXP that CA13:5, 3:2, & 0 need",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 171,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 171,
      "source": "text",
      "content": "4.10.1 Power-Down Entry and Exit (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 171,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6 tb+7 tc tc+1 tc+2 tc+3 tc+4 td td+1 td+2 td+3 td+4",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 171,
      "source": "text",
      "content": "CS used to trigger exit of PD",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 171,
      "source": "text",
      "content": "CA[13:0] Valid Valid Valid Valid",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 171,
      "source": "text",
      "content": "CMD DESPDEDESDESDESDES PDXDESDESDESDESDESDES VALID DESDESDESDESDESDES",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 171,
      "source": "text",
      "content": "Maintain Power Down First cycle of 2-cycle",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 171,
      "source": "text",
      "content": "tCPDED valid command",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 171,
      "source": "text",
      "content": "Enter Power Down Exit Power Down",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 171,
      "source": "text",
      "content": "NOTE 1 There is no specific PDX command. In the case of systems with register using CAI, the encoding out of the register may be inverted",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 171,
      "source": "text",
      "content": "from a NOP type command.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 171,
      "source": "text",
      "content": "NOTE 2 Diagram is shown with a valid 2-cycle command after tXP for simplicity. 1-cycle valid commands are also legal.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 171,
      "source": "text",
      "content": "NOTE 3 CS_n shall be held HIGH, not toggled, during Power-Down, except Non-Target ODT command when PDE with CA11=L is asserted.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 171,
      "source": "text",
      "content": "Figure 57 â Power-Down Entry and Exit Mode",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 171,
      "source": "text",
      "content": "Table 271 â Power-Down Entry Definitions",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 171,
      "source": "text",
      "content": "Status of DRAM DLL PD Exit Relevant Parameters",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 171,
      "source": "text",
      "content": "On Fast tXP to any valid command",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 171,
      "source": "text",
      "content": "(A bank or more Open)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 171,
      "source": "text",
      "content": "On Fast tXP to any valid command.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 171,
      "source": "text",
      "content": "(All banks Precharged)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 171,
      "source": "text",
      "content": "The DLL is kept enabled during precharge power-down or active power-down. (If RESET_n goes low",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 171,
      "source": "text",
      "content": "during Power-Down, the DRAM will be out of PD mode and into reset state). Power-down duration is",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 171,
      "source": "text",
      "content": "limited by 5 x tREFI1 of the device.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 172,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 172,
      "source": "text",
      "content": "4.10.1 Power-Down Entry and Exit (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 172,
      "source": "text",
      "content": "Table 272 â Power Down Timing Parameters",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 172,
      "source": "text",
      "content": "Parameter Symbol Min Max Unit Note",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 172,
      "source": "text",
      "content": "Command pass disable delay tCPDED max(5ns, 8nCK) - ns",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 172,
      "source": "text",
      "content": "Minimum Power Down Time tPD max(7.5ns, 8nCK) - ns",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 172,
      "source": "text",
      "content": "Exit Power Down to next valid com-",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 172,
      "source": "text",
      "content": "tXP max(7.5ns, 8nCK) ns",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 172,
      "source": "text",
      "content": "Timing of ACT command to Power",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 172,
      "source": "text",
      "content": "Timing of PREab, PREsb or PREpb to",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 172,
      "source": "text",
      "content": "Power Down Entry command",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 172,
      "source": "text",
      "content": "Timing of RD or RD w/AP to Power",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 172,
      "source": "text",
      "content": "tRDPDEN RL+RBL/2+1 nCK 4",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 172,
      "source": "text",
      "content": "Timing of WR to Power Down Entry WL+WBL/2+(tWR/",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 172,
      "source": "text",
      "content": "Timing of WR w/AP to Power Down",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 172,
      "source": "text",
      "content": "tWRAPDEN WL+WBL/2+WR+1 nCK 3, 4",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 172,
      "source": "text",
      "content": "Timing of REFab or REFsb command",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 172,
      "source": "text",
      "content": "to Power Down Entry command",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 172,
      "source": "text",
      "content": "Timing of MRR to command to Power",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 172,
      "source": "text",
      "content": "tMRRPDEN RL+8+1 nCK 4",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 172,
      "source": "text",
      "content": "Timing of MRW command to Power",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 172,
      "source": "text",
      "content": "tMRWPDEN tMRD(min) nCK",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 172,
      "source": "text",
      "content": "Timing of MPC command to Power",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 172,
      "source": "text",
      "content": "tMPCPDEN tMPC_delay nCK 5",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 172,
      "source": "text",
      "content": "NOTE 1 Powerdown command can be sent while operations such as row activation, precharge, auto-precharge or refresh are in progress but",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 172,
      "source": "text",
      "content": "IDD spec will not be applied until the operations are finished.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 172,
      "source": "text",
      "content": "NOTE 2 tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR/tCK.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 172,
      "source": "text",
      "content": "NOTE 3 WR in clock cycles as programmed in MR6.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 172,
      "source": "text",
      "content": "NOTE 4 RD/WR/MRR can refer to both Target command and Non-Target command when CA11=H during PDE command.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 172,
      "source": "text",
      "content": "NOTE 5 tMPD_delay is a valid timing parameter for all MPC commands except:",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 172,
      "source": "text",
      "content": "a) Enter CS training Mode, Enter CA Training Mode, PDA Enumerate ID Program Mode because Power Down Entry is not supported",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 172,
      "source": "text",
      "content": "for these MPC commands.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 172,
      "source": "text",
      "content": "b) Apply VrefCA, VrefCS and RTT_CA/CS/CK because this MPC command requires waiting for VrefCA_time/VREFCS_time.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 172,
      "source": "text",
      "content": "Table 273 â Valid Command During Power Down with ODT Enabled",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 172,
      "source": "text",
      "content": "CA1 CA4 Command Operation of DRAM in Power Down",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 172,
      "source": "text",
      "content": "L L Write DRAM will enable ODT_WR_NOM",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 172,
      "source": "text",
      "content": "L H Read DRAM will enable ODT_RD_NOM",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 172,
      "source": "text",
      "content": "H L Illegal Illegal. CS_n will NOT be asserted to a powered down DRAM with this combination",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 172,
      "source": "text",
      "content": "H H PDX(NOP) Exit Power Down",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 172,
      "source": "text",
      "content": "NOTE MRR NT ODT commands during Power Down are not supported with Burst on the fly (OTF) modes in MR0:OP[1:0].",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 173,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 173,
      "source": "text",
      "content": "4.11 Input Clock Frequency Change",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 173,
      "source": "text",
      "content": "Once the DDR5 SDRAM is initialized, the DDR5 SDRAM requires the clock to be âstableâ during almost",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 173,
      "source": "text",
      "content": "all states of normal operation. This means that, once the clock frequency has been set and is to be in the",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 173,
      "source": "text",
      "content": "âstable stateâ, the clock period is not allowed to deviate except for what is allowed for by the clock jitter",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 173,
      "source": "text",
      "content": "and SSC (spread spectrum clocking) specifications.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 173,
      "source": "text",
      "content": "The input clock frequency can be changed from one stable clock rate to another stable clock rate under Self",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 173,
      "source": "text",
      "content": "Refresh w/Frequency Change mode. Outside Self-Refresh w/Frequency Change mode, it is illegal to",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 173,
      "source": "text",
      "content": "change the clock frequency.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 173,
      "source": "text",
      "content": "Prior to entering Self-Refresh w/ Frequency Change mode, the host must program tCCD_L/tDLLK via",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 173,
      "source": "text",
      "content": "MR13:OP[3:0] to the desired target frequency and configure VREFCA, RTT_CK, RTT_CS and RTT_CA",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 173,
      "source": "text",
      "content": "Once the DDR5 SDRAM has been successfully placed into Self-Refresh w/Frequency Change mode and",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 173,
      "source": "text",
      "content": "tCKLCS has been satisfied, the state of the clock becomes a donât care. Once a donât care, changing the",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 173,
      "source": "text",
      "content": "clock frequency is permissible, provided the new clock frequency is stable prior to tCKSRX. During",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 173,
      "source": "text",
      "content": "tCSL_FreqChg and prior to exiting Self-Refresh, the DRAM will automatically apply the changes to",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 173,
      "source": "text",
      "content": "tCCD_L/tDLLK, VREFCA, RTT_CK, RTT_CS and RTT_CA. When entering and exiting Self-Refresh",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 173,
      "source": "text",
      "content": "mode for the sole purpose of changing the clock frequency, the Self-Refresh entry and exit specifications",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 173,
      "source": "text",
      "content": "must still be met as outlined in Section4.9. For the new clock frequency, Mode Registers may need to be",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 173,
      "source": "text",
      "content": "configured (to program the appropriate CL, Preambles, Write Leveling Internal Cycle Alignment, etc.)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 173,
      "source": "text",
      "content": "prior to normal operation.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 173,
      "source": "text",
      "content": "The DDR5 SDRAM input clock frequency is allowed to change only within the minimum and maximum",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 173,
      "source": "text",
      "content": "operating frequency specified for the particular speed grade.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 173,
      "source": "text",
      "content": "4.11.1 Frequency Change Steps",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 173,
      "source": "text",
      "content": "The following steps must be taken:",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 173,
      "source": "text",
      "content": "1 Prior to SRE command, there are several modes that must or can be configured:",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 173,
      "source": "text",
      "content": "a The host MUST program tCCD_L/tDLLK via MR13:OP[3:0] to the desired target frequency. During this",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 173,
      "source": "text",
      "content": "stage, the values are set but not enabled.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 173,
      "source": "text",
      "content": "b The host can configure the appropriate CS/CA/CK ODT settings via Mode Register (MR32 & MR33) if new",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 173,
      "source": "text",
      "content": "values are needed for the new target frequency. During this stage, the values are set but not enabled.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 173,
      "source": "text",
      "content": "c The host can configure the VREFCA & VREF CS via the VREFCA or VREFCS command(s). During this",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 173,
      "source": "text",
      "content": "stage, the values are set but not enabled.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 173,
      "source": "text",
      "content": "2 Enter SREF (Self Refresh Entry w/ Frequency Change) by sending the appropriate command (Similar to SRE",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 173,
      "source": "text",
      "content": "3 After tCPDED, the CS_n will transition low, indicating to the DRAM that the terminations are safe to turn off.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 173,
      "source": "text",
      "content": "4 After tCKLCS, the clocks can be turned off.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 173,
      "source": "text",
      "content": "5 Device enters Self Refresh.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 173,
      "source": "text",
      "content": "6 At this time, changing the clock frequency is permissible, provided the new clock frequency is stable prior to",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 173,
      "source": "text",
      "content": "7 Exiting Self-Refresh w/Frequency Change follows the same process as normal Self-Refresh exit.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 173,
      "source": "text",
      "content": "8 After tXS, any additional mode registers that are needed for the new frequency can be configured or other",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 173,
      "source": "text",
      "content": "commands not requiring a DLL may be issued. (ACT, MPC, MRW, PDE, PDX, PRE(ab,sb,pb), REF(ab,sb),",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 173,
      "source": "text",
      "content": "RFM(ab,sb), SRE, VREFCA & WRP)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 173,
      "source": "text",
      "content": "9 After tXS_DLL, normal operations resume and all commands are legal.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 174,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 174,
      "source": "text",
      "content": "4.11.1 Frequency Change Steps (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 174,
      "source": "text",
      "content": "Table 274 â Self Refresh w/Freq Change (for Reference)",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 174,
      "source": "text",
      "content": "Function Abbrevi- CS NOTES",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 174,
      "source": "text",
      "content": "CA0 CA1 CA2 CA3 CA4 CA5 CA6 CA7 CA8 CA9 CA10 CA11 CA12 CA13",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 174,
      "source": "text",
      "content": "Self Refresh Entry w/",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 174,
      "source": "text",
      "content": "Frequency Change SREF L H H H L H V V V V L L V V V 1",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 174,
      "source": "text",
      "content": "NOTE 1 See Table241 for details",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 174,
      "source": "text",
      "content": "Previous Clock Frequency New Clock Frequency",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 174,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 ta ta+1 tb tb+1 tb+2 tb+3 tb+4 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 td+4 te te+1 te+2 te+3",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 174,
      "source": "text",
      "content": "tCSH_SRexit tCSL_SRexit",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 174,
      "source": "text",
      "content": "CA[13:0] CVAa9li=dL CA Bus Held High NOP Valid Valid",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 174,
      "source": "text",
      "content": "CMD DESSREDESDESDESDESDES DESNOPNOPNOPDESDES VALID DESDESDESDESDES",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 174,
      "source": "text",
      "content": "First cycle of 2-cycle valid",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 174,
      "source": "text",
      "content": "Terminations turn off Terminations turn on command not requiring DLL",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 174,
      "source": "text",
      "content": "CS ODT MR ODT STATE trans CS RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 174,
      "source": "text",
      "content": "CA ODT MR ODT STATE trans CA RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 174,
      "source": "text",
      "content": "CK ODT MR ODT STATE trans CK RTT_OFF trans MR ODT STATE",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 174,
      "source": "text",
      "content": "Enter Self Refresh Frequency Change Exit Self Refresh",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 174,
      "source": "text",
      "content": "NOTE 1 While in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 174,
      "source": "text",
      "content": "Section4.9.1 for more details.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 174,
      "source": "text",
      "content": "NOTE 2 Both tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 174,
      "source": "text",
      "content": "NOTE 3 Diagram is shown with a valid 2-cycle command after tXS for simplicity. 1-cycle valid commands are also legal.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 174,
      "source": "text",
      "content": "NOTE 4 When tCSH_SRexit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS_n being",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 174,
      "source": "text",
      "content": "registered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 174,
      "source": "text",
      "content": "DRAM input timing parameters.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 174,
      "source": "text",
      "content": "Figure 58 â Frequency Change during Self Refresh",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 174,
      "source": "text",
      "content": "Table 275 â Self-Refresh Frequency Change Timing Parameters",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 174,
      "source": "text",
      "content": "Parameter Symbol Min Max Unit Note",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 174,
      "source": "text",
      "content": "Self-Refresh CS_n low Pulse width tCSL_",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 174,
      "source": "text",
      "content": "with Freq Change FreqChg",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 174,
      "source": "text",
      "content": "NOTE 1 Since frequency can require VREFCA and CA/CK/CS ODT Changes, the min time is longer than the traditional tCSL when the SRE",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 174,
      "source": "text",
      "content": "command with CA9=L is used.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 175,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 175,
      "source": "text",
      "content": "4.12 Maximum Power Saving Mode (MPSM)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 175,
      "source": "text",
      "content": "When Maximum Power Saving Mode is enabled by setting the MPSM enable (MR2:OP[3]) bit to â1â using",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 175,
      "source": "text",
      "content": "MRW command, the device enters Maximum Power Saving Mode Idle (MPSM Idle) state. When",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 175,
      "source": "text",
      "content": "Power Saving Mode for Device 15 is enabled by setting the Device 15 MPSM enable bit (MR2:OP[5]) to",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 175,
      "source": "text",
      "content": "â1â using MRW command, and the deviceâs PDA Enumerate ID (MR1 bits OP[3:0]) are equal to 15, the",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 175,
      "source": "text",
      "content": "device enters Maximum Power Saving Mode Idle (MPSM Idle) state. Setting the Device 15 MSPM enable",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 175,
      "source": "text",
      "content": "bit to â1â must be done after PDA device enumeration is complete. Once the DRAM is placed into the",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 175,
      "source": "text",
      "content": "MPSM Idle state, it can stay in that state indefinitely, or it can further enter either Maximum Power Saving",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 175,
      "source": "text",
      "content": "Mode Power Down (MPSM Power Down) state or Maximum Power Saving Mode Self Refresh (MPSM",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 175,
      "source": "text",
      "content": "Self Refresh) state.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 175,
      "source": "text",
      "content": "Data retention is not guaranteed when DRAM is in any of MPSM states. Mode register status and Soft PPR",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 175,
      "source": "text",
      "content": "information is preserved.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 175,
      "source": "text",
      "content": "State Diagram for MPSM Buffer State for Reference",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 175,
      "source": "text",
      "content": "Enter Exit Enter Exit",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 175,
      "source": "text",
      "content": "Any command is allowed, but",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 175,
      "source": "text",
      "content": "DRAM can ignore commands",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 175,
      "source": "text",
      "content": "MPSM except MRW/SRE/PDE. CLK/CS",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 175,
      "source": "text",
      "content": "PDE ODT=L: with NT ODT",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 175,
      "source": "text",
      "content": "SRE PDE ODT=H: without NT ODT SRE PDE",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 175,
      "source": "text",
      "content": "Data retention is not guaranteed",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 175,
      "source": "text",
      "content": "Figure 59 â State Diagram for Maximum Power Saving Mode",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 175,
      "source": "text",
      "content": "Table 276 â MPSM Configuration Options",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 175,
      "source": "text",
      "content": "MPSM MR2:OP[3] Device 15 MPSM MR2:OP[5] Action",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 175,
      "source": "text",
      "content": "1 X X Enter MPSM on MRW",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 175,
      "source": "text",
      "content": "X 1 1111 Enter MPSM on MRW",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 175,
      "source": "text",
      "content": "0 0 X Exit MPSM on MRW",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 175,
      "source": "text",
      "content": "0 X Not equal to 1111 Exit MPSM on MRW",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 176,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 176,
      "source": "text",
      "content": "4.12.1 MPSM Idle State",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 176,
      "source": "text",
      "content": "When DDR5 SDRAM is in this state, it ignores all types of commands except MRW, ODT, Power Down",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 176,
      "source": "text",
      "content": "Entry (PDE) and Self Refresh Entry (SRE) commands. MRW, ODT, PDE and SRE commands are",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 176,
      "source": "text",
      "content": "executed normally. DRAM shall not respond to any other command except these four command types.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 176,
      "source": "text",
      "content": "DLL status is same as in normal idle state. DRAM continues to drive CA ODT as programmed.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 176,
      "source": "text",
      "content": "Normal command timing parameters are applied in this state, except that tREFI doesnât need to be satisfied",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 176,
      "source": "text",
      "content": "as Refresh command doesnât need to be issued in this state.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 176,
      "source": "text",
      "content": "4.12.2 MPSM Power Down State",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 176,
      "source": "text",
      "content": "MPSM Power Down state is entered by Power Down Entry command from MPSM Idle state. When DDR5",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 176,
      "source": "text",
      "content": "SDRAM is in this state, it responds to ODT command normally as it does in precharged power down state.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 176,
      "source": "text",
      "content": "DLL status is same as in normal precharged power down state.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 176,
      "source": "text",
      "content": "When the Power Down Exit command is issued, the DRAM goes back to the MPSM Idle state after tXP.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 176,
      "source": "text",
      "content": "Normal Power Down command timings are applied in this state, except the tREFI requirement.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 176,
      "source": "text",
      "content": "4.12.3 MPSM Deep Power Down State",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 176,
      "source": "text",
      "content": "MPSM Deep Power Down (DPD) state is entered and exited by Self Refresh Entry and Exit commands",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 176,
      "source": "text",
      "content": "from/to MPSM Idle state. Input signal requirements to the DRAM in this state are same to those in the Self",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 176,
      "source": "text",
      "content": "Refresh mode. DRAM shall not execute any internal Refresh operation in this state.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 176,
      "source": "text",
      "content": "When the Power Down Exit command is issued, the DRAM goes back to the MPSM Idle state after tXS.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 176,
      "source": "text",
      "content": "tXS_DLL must be met prior to issuing any commands that require a locked DLL.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 176,
      "source": "text",
      "content": "Normal Self Refresh command timings are applied in this state.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 176,
      "source": "text",
      "content": "4.12.4 MPSM Command Timings",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 176,
      "source": "text",
      "content": "The device can exit from the MPSM Idle state by programming the MPSM enable (MR2:OP[1]) bit to â0â",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 176,
      "source": "text",
      "content": "using the MRW command.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 176,
      "source": "text",
      "content": "MPSM exit to the first valid command delay is tMPSMX.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 176,
      "source": "text",
      "content": "Table 277 â Maximum Power Saving Mode Timing Parameters",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 176,
      "source": "text",
      "content": "Symbol Description min max unit",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 176,
      "source": "text",
      "content": "tMPSMX MPSM exit to first valid command delay tMRD - ns",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 176,
      "source": "text",
      "content": "PD entry PD exit Valid",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 176,
      "source": "text",
      "content": "Power Down entry exit",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 176,
      "source": "text",
      "content": "SR entry SR exit Valid",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 176,
      "source": "text",
      "content": "Power Down entry exit",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 176,
      "source": "text",
      "content": "Figure 60 â Maximum Power Saving Mode exit timings",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 177,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 177,
      "source": "text",
      "content": "4.13 Refresh Operation",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 177,
      "source": "text",
      "content": "The Refresh command (REF) is used during normal operation of the DDR5 SDRAMs. This command is",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 177,
      "source": "text",
      "content": "non persistent, so it must be issued each time a refresh is required. The DDR5 SDRAM requires Refresh",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 177,
      "source": "text",
      "content": "cycles at an average periodic interval of tREFI.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 177,
      "source": "text",
      "content": "There are three types of refresh operations supported by DDR5 SDRAMs.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 177,
      "source": "text",
      "content": "- Normal Refresh: By issuing All Bank Refresh (REFab) command in Normal Refresh mode",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 177,
      "source": "text",
      "content": "- Fine Granularity Refresh: By issuing All Bank Refresh (REFab) command in Fine Granularity Refresh mode",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 177,
      "source": "text",
      "content": "- Same Bank Refresh: By issuing Same Bank Refresh (REFsb) command in Fine Granularity Refresh mode",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 177,
      "source": "text",
      "content": "This section describes the details of the refresh operations and requirements for each of the refresh",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 177,
      "source": "text",
      "content": "operation types as well as the transitions between the refresh operation types.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 177,
      "source": "text",
      "content": "For Normal Refresh and Fine Granularity Refresh operations, all banks of the SDRAM must be precharged",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 177,
      "source": "text",
      "content": "and idle for a minimum of the precharge time tRP(min) before the All Bank Refresh command (REFab)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 177,
      "source": "text",
      "content": "can be issued. The refresh addressing is generated by the internal refresh controller during the refresh",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 177,
      "source": "text",
      "content": "cycle. The external address bus is only required to be in a valid state once this cycle has started. When the",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 177,
      "source": "text",
      "content": "refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 177,
      "source": "text",
      "content": "between the Refresh command and the next valid command, except DES, PDE and non-Target ODT",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 177,
      "source": "text",
      "content": "commands, must be greater than or equal to the minimum Refresh cycle time tRFC(min) as shown in",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 177,
      "source": "text",
      "content": "Figure61 and Figure62. Note that the tRFC timing parameter depends on memory density and the refresh",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 177,
      "source": "text",
      "content": "mode setting, which can be set to Normal Refresh mode or Fine Granularity Refresh (FGR) mode.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 177,
      "source": "text",
      "content": "T0 T1 Ta0 Ta1 Tb0 Tab1 Tb2 Tb3 Tc0 Tc1 Tc2 Tc3",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 177,
      "source": "text",
      "content": "COMMAND REF DES DES REF DES DES VALID VALID VALID VALID VALID REF VALID VALID VALID",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 177,
      "source": "text",
      "content": "tREFI(max. 5 xï tREFI1)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 177,
      "source": "text",
      "content": "DRAM must be idle DRAM must be idle",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 177,
      "source": "text",
      "content": "Time Break Donât Care",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 177,
      "source": "text",
      "content": "NOTE 1 Only DES or non-Target ODT commands are allowed after Refresh command is issued until tRFC1(min) expires.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 177,
      "source": "text",
      "content": "NOTE 2 Time interval between two Refresh commands may be extended to a maximum of 5 x tREFI1.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 177,
      "source": "text",
      "content": "Figure 61 â Refresh Command Timing (Example of Normal Refresh Mode)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 178,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 178,
      "source": "text",
      "content": "4.13 Refresh Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 178,
      "source": "text",
      "content": "T0 T1 Ta0 Ta1 Tb0 Tab1 Tb2 Tb3 Tc0 Tc1 Tc2 Tc3",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 178,
      "source": "text",
      "content": "COMMAND REF DES DES REF DES DES VALID VALID VALID VALID VALID REF VALID VALID VALID",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 178,
      "source": "text",
      "content": "tREFI(max. 9 xï tREFI2)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 178,
      "source": "text",
      "content": "DRAM must be idle DRAM must be idle",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 178,
      "source": "text",
      "content": "Time Break Donât Care",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 178,
      "source": "text",
      "content": "NOTE 1 Only DES or non-Target ODT commands are allowed after Refresh command is issued until tRFC2(min) expires.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 178,
      "source": "text",
      "content": "NOTE 2 Time interval between two Refresh commands may be extended to a maximum of 9 x tREFI2.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 178,
      "source": "text",
      "content": "Figure 62 â Refresh Command Timing (Example of Fine Granularity Refresh Mode)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 178,
      "source": "text",
      "content": "4.13.1 Refresh Modes",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 178,
      "source": "text",
      "content": "The DDR5 SDRAM has two different Refresh modes with two different refresh cycle time (tRFC) settings.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 178,
      "source": "text",
      "content": "There is a Normal Refresh mode setting and a Fine Granularity Refresh (FGR) mode setting. The FGR",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 178,
      "source": "text",
      "content": "mode provides a shorter refresh cycle time (tRFC2) but also requires All Bank Refresh commands",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 178,
      "source": "text",
      "content": "(REFab) to be provided twice as often (tREFI is divided by two, i.e., tREFI2 = tREFI1/2). The Refresh",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 178,
      "source": "text",
      "content": "mode setting is programed by MRW command as shown in Table278. The Refresh Modes are fixed until",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 178,
      "source": "text",
      "content": "changed by MRW command to MR4 OP[4]. No on-the-fly Refresh mode change is supported.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 178,
      "source": "text",
      "content": "Table 278 â Mode Register Definition for Refresh Mode",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 178,
      "source": "text",
      "content": "MR4 OP[4] Refresh Mode (tRFC setting)",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 178,
      "source": "text",
      "content": "0 Normal Refresh Mode (tRFC1)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 178,
      "source": "text",
      "content": "1 Fine Granularity Refresh Mode (tRFC2)",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 178,
      "source": "text",
      "content": "4.13.2 Changing Refresh Mode",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 178,
      "source": "text",
      "content": "If Refresh Mode is changed by MRW, the new tREFI and tRFC parameters would be applied from the",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 178,
      "source": "text",
      "content": "moment of the rate change. As shown in Figure63, when an All Bank Refresh command is issued to the",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 178,
      "source": "text",
      "content": "DRAM in Normal Refresh mode, then tRFC1 and tREFI1 are applied from the time that the command",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 178,
      "source": "text",
      "content": "(REFab) was issued. And when an All Bank Refresh command is issued in Fine Granularity Refresh",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 178,
      "source": "text",
      "content": "(FGR) mode, then tRFC2 and tREFI2 should be satisfied.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 179,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 179,
      "source": "text",
      "content": "4.13.2 Changing Refresh Mode (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 179,
      "source": "text",
      "content": "DES REFab DES DES DES Valid DES MRW REFab DES DES VALID DES REFab DES",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 179,
      "source": "text",
      "content": "tRFC1(min) tRFC2(min)",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 179,
      "source": "text",
      "content": "NOTE 1 Refresh mode is Normal Refresh mode before the MRW and FGR mode after the MRW",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 179,
      "source": "text",
      "content": "Figure 63 â Refresh Mode Change Command Timing",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 179,
      "source": "text",
      "content": "The following conditions must be satisfied before the Refresh mode can be changed. Otherwise, data",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 179,
      "source": "text",
      "content": "retention of DDR5 SDRAM cannot be guaranteed.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 179,
      "source": "text",
      "content": "1 In the Normal Refresh mode, the REFab command must complete and tRFC1 must be satisfied before issuing the",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 179,
      "source": "text",
      "content": "MRW command to change the Refresh Mode.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 179,
      "source": "text",
      "content": "2 If performing REFab commands in the Fine Granularity Refresh mode, it is recommended that an even number of",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 179,
      "source": "text",
      "content": "REFab commands are issued to the DDR5 SDRAM since the last change of the Refresh mode with an MRW",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 179,
      "source": "text",
      "content": "command before the Refresh mode is changed again by another MRW command. If this condition is met, no",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 179,
      "source": "text",
      "content": "additional Refresh commands are required upon the Refresh mode change. If this condition is not met, one extra",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 179,
      "source": "text",
      "content": "REFab command is required to be issued to the DDR5 SDRAM upon Refresh mode change. This extra Refresh",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 179,
      "source": "text",
      "content": "command is not counted toward the computation of the average refresh interval (tREFI). See Figure64.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 179,
      "source": "text",
      "content": "3 If performing REFsb commands in the Fine Granularity Refresh mode, it is recommended that all banks have",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 179,
      "source": "text",
      "content": "received an even number of REFsb command since the last change of the Refresh mode with an MRW command",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 179,
      "source": "text",
      "content": "before the Refresh mode is changed again by another MRW command, since a REFab command will reset the",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 179,
      "source": "text",
      "content": "internal bank counter. If this condition is met, no additional refresh commands are required upon the Refresh",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 179,
      "source": "text",
      "content": "mode change. If this condition is not met, one extra REFab command is required to be issued to the DDR5",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 179,
      "source": "text",
      "content": "SDRAM upon Refresh mode change. This extra Refresh commands is not counted toward the computation of the",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 179,
      "source": "text",
      "content": "average refresh interval (tREFI). See Figure65 for 16Gb and higher density DRAM with 4 banks in a bank group",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 179,
      "source": "text",
      "content": "CMD INIT REFab VALID REFab VALID REFab VALID REFab MRW REFab VALID REFab VALID",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 179,
      "source": "text",
      "content": "Counter n n+1 n+2 n+3 n+4 n+6 n+8",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 179,
      "source": "text",
      "content": "Count Even Odd Even Odd Even Even Even",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 179,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Normal 1x Refresh Mode",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 179,
      "source": "text",
      "content": "FGR 2x, even REFab count, to Normal 1x Refresh Mode (recommended)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 179,
      "source": "text",
      "content": "CMD INIT REFab VALID REFab VALID REFab VALID MRW REFab REFab VALID REFab VALID",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 179,
      "source": "text",
      "content": "tREFI2 Extra REFab Command tREFI1",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 179,
      "source": "text",
      "content": "Counter n n+1 n+2 n+3 n+4 n+6 n+8",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 179,
      "source": "text",
      "content": "Count Even Odd Even Odd Even Even Even",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 179,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Normal 1x Refresh Mode",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 179,
      "source": "text",
      "content": "FGR 2x, odd REFab count, to Normal 1x Refresh Mode",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 179,
      "source": "text",
      "content": "DON'T CARE TIME BREAK",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 179,
      "source": "text",
      "content": "Figure 64 â Refresh Mode Change from FGR 2x to Normal 1x Command Timing",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 179,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 179,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 180,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 180,
      "source": "text",
      "content": "4.13.2 Changing Refresh Mode (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 180,
      "source": "text",
      "content": "CMD INIT REFsbREFsbREFsbREFsbREFsbREFsbREFsbREFsb MRW REFab VALID REFab VALID",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 180,
      "source": "text",
      "content": "BA[1:0] 0b00 0b01 0b10 0b11 0b10 0b00 0b11 0b01",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 180,
      "source": "text",
      "content": "Counter 0 1 2 3 0 1 2 3 0",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 180,
      "source": "text",
      "content": "Counter n n+1 n+2 n+4 n+6",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 180,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Normal 1x Refresh Mode",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 180,
      "source": "text",
      "content": "FGR 2x, all banks received REFsb and even REF count, to Normal 1x Refresh Mode (recommended)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 180,
      "source": "text",
      "content": "CMD INIT REFsbREFsbREFsbREFsbREFsbREFsb MRW REFab REFab VALID REFab VALID",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 180,
      "source": "text",
      "content": "BA[1:0] 0b00 0b01 0b10 0b11 0b10 0b00",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 180,
      "source": "text",
      "content": "Counter 0 1 2 3 0 1 2 0",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 180,
      "source": "text",
      "content": "G Colo ub na tl e R refresh n n+1 REFsb Commands n+2 n+4 n+6",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 180,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Normal 1x Refresh Mode",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 180,
      "source": "text",
      "content": "FGR 2x, not all banks received REFsb and odd REF count, to Normal 1x Refresh Mode",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 180,
      "source": "text",
      "content": "CMD INIT REFsbREFsbREFsbREFsb MRW REFab REFab VALID REFab VALID",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 180,
      "source": "text",
      "content": "BA[1:0] 0b00 0b01 0b10 0b11",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 180,
      "source": "text",
      "content": "G Colo ub na tl e R refresh n REFsnb+1 Commands n+2 n+4 n+6",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 180,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Normal 1x Refresh Mode",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 180,
      "source": "text",
      "content": "FGR 2x, all banks received REFsb but odd REF count, to Normal 1x Refresh Mode",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 180,
      "source": "text",
      "content": "CMD INIT REFsbREFsbREFsb MRW REFab REFab VALID REFab VALID",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 180,
      "source": "text",
      "content": "BA[1:0] 0b00 0b01 0b10",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 180,
      "source": "text",
      "content": "G Colo ub na tl e R refresh n REFsb Commands n+2 n+4 n+6",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 180,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Normal 1x Refresh Mode",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 180,
      "source": "text",
      "content": "FGR 2x, not all banks received REFsb but even REF count, to Normal 1x Refresh Mode",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 180,
      "source": "text",
      "content": "DON'T CARE TIME BREAK",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 180,
      "source": "text",
      "content": "Figure 65 â 16Gb and Higher Density DRAM Refresh Mode Change from FGR 2x REFsb to",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 180,
      "source": "text",
      "content": "Normal 1x Command Timing",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 181,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 181,
      "source": "text",
      "content": "4.13.3 Same Bank Refresh",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 181,
      "source": "text",
      "content": "Same Bank Refresh command (REFsb) allows the DDR5 DRAM to apply the refresh process to a specific",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 181,
      "source": "text",
      "content": "bank in each bank group unlike the All Bank Refresh command (REFab) which applies the refresh",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 181,
      "source": "text",
      "content": "process to all banks in every bank group. The determination whether a Same Bank Refresh or an All Bank",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 181,
      "source": "text",
      "content": "Refresh is executed by the DRAM depends on whether REFsb or REFab command is issued, as shown in",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 181,
      "source": "text",
      "content": "Table241. The REFsb command is only allowed in FGR mode (MR4[OP4]=1).",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 181,
      "source": "text",
      "content": "Each Same Bank Refresh command (REFsb) increments an internal bank counter and once the bank",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 181,
      "source": "text",
      "content": "counter equals the number of available banks in a bank group, it will reset and start over on the next",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 181,
      "source": "text",
      "content": "subsequent REFsb. Each time the internal bank counter resets and starts over on the next subsequent",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 181,
      "source": "text",
      "content": "REFsb, the global refresh counter will also increment. A REFsb command can be issued to any bank and in",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 181,
      "source": "text",
      "content": "any bank order. However, every bank must have one REFsb command issued to it before any bank may be",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 181,
      "source": "text",
      "content": "issued a subsequent REFsb command; thus, a subsequent REFsb command issued to the same bank prior",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 181,
      "source": "text",
      "content": "to every bank receiving a REFsb command is illegal. The first REFsb command issued is the",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 181,
      "source": "text",
      "content": "âSynchronizationâ REFsb command and the âSynchronizationâ count resets the internal bank counter to",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 181,
      "source": "text",
      "content": "a) every bank has received one REFsb command,",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 181,
      "source": "text",
      "content": "b) RESET is applied,",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 181,
      "source": "text",
      "content": "c) entering/exiting self refresh mode, or",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 181,
      "source": "text",
      "content": "The DRAMâs global refresh counter increments when either a REFab is issued or when all banks have",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 181,
      "source": "text",
      "content": "received their one REFsb command and the âSynchronizationâ count reset to zero. If a REFab command is",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 181,
      "source": "text",
      "content": "issued when the bank counter is not zero, i.e., in the middle of same-bank refreshing, the SDRAMâs global",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 181,
      "source": "text",
      "content": "refresh counter will not increment until the completion of REFab, effectively losing the credits for any",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 181,
      "source": "text",
      "content": "REFsb commands issued prior to the REFab. See Table279 for details.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 182,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 182,
      "source": "text",
      "content": "4.13.3 Same Bank Refresh (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 182,
      "source": "text",
      "content": "Table 279 â 16Gb and Higher Density DRAM Bank and Refresh Counter Increment Behavior",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 182,
      "source": "text",
      "content": "Refresh Bank Internal Bank Global Refresh Counter #",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 182,
      "source": "text",
      "content": "Count # Command BA0 BA1",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 182,
      "source": "text",
      "content": "# Counter # (Row Address #)",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 182,
      "source": "text",
      "content": "RESET, REFab or SRE/SRX command",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 182,
      "source": "text",
      "content": "and FGR mode on (MR4[OP4]=1)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 182,
      "source": "text",
      "content": "1 REFsb 0 0 0 0 to 1",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 182,
      "source": "text",
      "content": "2 REFsb 0 1 1 1 to 2",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 182,
      "source": "text",
      "content": "3 REFsb 1 0 2 2 to 3",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 182,
      "source": "text",
      "content": "4 REFsb 1 1 3 3 to 0",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 182,
      "source": "text",
      "content": "5 REFsb 1 0 2 0 to 1",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 182,
      "source": "text",
      "content": "6 REFsb 0 0 0 1 to 2",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 182,
      "source": "text",
      "content": "7 REFsb 1 1 3 2 to 3",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 182,
      "source": "text",
      "content": "8 REFsb 0 1 1 3 to 0",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 182,
      "source": "text",
      "content": "9 REFsb 0 0 0 0 to 1",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 182,
      "source": "text",
      "content": "10 REFsb 0 1 1 1 to 2 n+2",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 182,
      "source": "text",
      "content": "11 REFab V V 0-3 To 0",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 182,
      "source": "text",
      "content": "12 REFsb 1 1 3 0 to 1",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 182,
      "source": "text",
      "content": "13 REFsb 0 1 1 1 to 2",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 182,
      "source": "text",
      "content": "14 REFsb 0 0 0 2 to 3",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 182,
      "source": "text",
      "content": "15 REFsb 1 0 2 3 to 0",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 182,
      "source": "text",
      "content": "16 REFab V V 0-3 To 0 n+4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 182,
      "source": "text",
      "content": "17 REFab V V 0-3 To 0 n+5",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 182,
      "source": "text",
      "content": "18 REFab V V 0-3 To 0 n+6",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 182,
      "source": "text",
      "content": "19 REFsb 1 1 3 0 to 1",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 182,
      "source": "text",
      "content": "20 REFab V V 0-3 To 0",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 182,
      "source": "text",
      "content": "21 REFsb 1 0 2 0 to 1",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 182,
      "source": "text",
      "content": "22 REFsb 0 1 1 1 to 2",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 182,
      "source": "text",
      "content": "23 REFsb 0 0 0 2 to 3",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 182,
      "source": "text",
      "content": "24 REFsb 1 1 3 3 to 0",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 182,
      "source": "text",
      "content": "The REFsb command must not be issued to the device until the following conditions are met:",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 182,
      "source": "text",
      "content": "- tRFC1 or tRFC2 has been satisfied after the prior 1x or 2x REFab command(s), respectively",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 182,
      "source": "text",
      "content": "- tRFCsb has been satisfied after the prior REFsb command",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 182,
      "source": "text",
      "content": "- tRP has been satisfied after the prior PRECHARGE command to that bank",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 182,
      "source": "text",
      "content": "- tRRD_L has been satisfied after the prior ACTIVATE command (e.g., tRRD_L has to be met from ACTIVATE",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 182,
      "source": "text",
      "content": "of a different bank in the same bank group to the REFsb targeted at the same bank group)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 182,
      "source": "text",
      "content": "Additional restrictions for issuing the REFsb command:",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 182,
      "source": "text",
      "content": "- tFAW has not been met (each REFsb counts as an ACTIVATE command for the four activate window timing",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 182,
      "source": "text",
      "content": "Once a REFsb is issued, the target banks (one in each Bank Group) are inaccessible during the same-bank",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 182,
      "source": "text",
      "content": "refresh cycle time (tRFCsb); however, the other banks in each bank group are accessible and can be",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 182,
      "source": "text",
      "content": "addressed during this same-bank refresh cycle. When the same-bank refresh cycle has completed, the",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 182,
      "source": "text",
      "content": "banks refreshed via the REFsb will be in idle state.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 182,
      "source": "text",
      "content": "After issuing REFsb command, the following conditions must be met:",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 182,
      "source": "text",
      "content": "- tRFCsb must be satisfied before issuing a REFab command",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 182,
      "source": "text",
      "content": "- tRFCsb must be satisfied before issuing an ACTIVATE command to the same bank",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 182,
      "source": "text",
      "content": "- tREFSBRD must be satisfied before issuing an ACTIVATE command to a different bank.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 183,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 183,
      "source": "text",
      "content": "4.13.3 Same Bank Refresh (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 183,
      "source": "text",
      "content": "Table 280 â Refresh Command Scheduling Separation Requirements",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 183,
      "source": "text",
      "content": "Symbol Min Delay From To NOTE",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 183,
      "source": "text",
      "content": "ACTIVATE command to any bank",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 183,
      "source": "text",
      "content": "tRFC2 REFab ACTIVATE command to any bank 2",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 183,
      "source": "text",
      "content": "tRFCsb REFsb ACTIVATE command to same bank as REFsb 2",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 183,
      "source": "text",
      "content": "tREFSBRD REFsb ACTIVATE command to different bank from REFsb 2",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 183,
      "source": "text",
      "content": "tRRD_L ACTIVATE REFsb to different bank from ACTIVATE 2",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 183,
      "source": "text",
      "content": "NOTE 1 MR4(OP[4]) set to Normal Refresh mode.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 183,
      "source": "text",
      "content": "NOTE 2 MR4(OP[4]) set to FGR mode. REFsb command is valid only in FGR mode.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 183,
      "source": "text",
      "content": "Where n is the number of banks in a bank group, a single REFab command can be replaced with n REFsb",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 183,
      "source": "text",
      "content": "commands for the purpose of scheduling postponed refresh commands.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 183,
      "source": "text",
      "content": "4.13.4 tREFI and tRFC Parameters",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 183,
      "source": "text",
      "content": "The maximum average refresh interval (tREFI) requirement for the DDR5 SDRAM depends on the refresh",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 183,
      "source": "text",
      "content": "mode setting (Normal or FGR), and the deviceâs case temperature (Tcase). When the refresh mode is set to",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 183,
      "source": "text",
      "content": "Normal Refresh mode, REFab commands are issued (tRFC1), and Tcase<=85Â°C, the maximum average",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 183,
      "source": "text",
      "content": "refresh interval (tREFI1) is tREFI. When the refresh mode is set to FGR mode, REFab commands are",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 183,
      "source": "text",
      "content": "issued (tRFC2) and Tcase<=85Â°C, the maximum average refresh interval (tREFI2) is tREFI/2. This same",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 183,
      "source": "text",
      "content": "tREFI/2 interval value is also appropriate if the refresh mode is set to Normal Refresh mode and REFab",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 183,
      "source": "text",
      "content": "commands are issued (tRFC1) but 85Â°C<Tcase<=95Â°C. Finally, if the refresh mode is set to FGR mode,",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 183,
      "source": "text",
      "content": "REFab commands are issued (tRFC2), and 85Â°C<Tcase<=95Â°C, the maximum average refresh interval",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 183,
      "source": "text",
      "content": "(tREFI2) is tREFI/4.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 183,
      "source": "text",
      "content": "The DDR5 SDRAM includes an optional method for the host to indicate when Refresh commands are",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 183,
      "source": "text",
      "content": "being issued at the 2x (tREFI2) refresh interval rate. The 2x Refresh Interval Rate indicator (MR4:OP[3])",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 183,
      "source": "text",
      "content": "alerts the DRAM if the host supports the refresh interval rate indication as part of the REF command using",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 183,
      "source": "text",
      "content": "CA8. If enabled (MR4:OP[3]=1), the host will issue 1x REF commands with CA8=H (Tcase<=85Â°C), and",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 183,
      "source": "text",
      "content": "the host will issue 2x REF commands with CA8=L (Tcase any allowable temperature). MR4:OP[3] is a",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 183,
      "source": "text",
      "content": "Status Read/Write âSR/Wâ MR bit which shows DDR5 SDRAM support of this optional feature. Reading",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 183,
      "source": "text",
      "content": "MR4:OP[3] will return a â1â if the 2x Refresh Interval Rate indicator is supported. A â0â will be returned",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 183,
      "source": "text",
      "content": "tREFI is based on the 8,192 refresh commands that need to be issued within the baseline tREF=32ms",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 183,
      "source": "text",
      "content": "refresh period on the DDR5 SDRAM.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 183,
      "source": "text",
      "content": "4.13.5 tREFI and tRFC Parameters for 3DS Devices",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 183,
      "source": "text",
      "content": "Typical platforms are designed with the assumption that no more than one physical rank is refreshed at the",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 183,
      "source": "text",
      "content": "same time. In order to limit the maximum refresh current (I ) for a 3D stacked SDRAM, it will be",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 183,
      "source": "text",
      "content": "required to stagger the refresh commands to each logical rank in a stack.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 183,
      "source": "text",
      "content": "The tRFC time for a single logical rank is defined as tRFC_slr and is specified as the same value as for a",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 183,
      "source": "text",
      "content": "monolithic DDR5 SDRAM of equivalent density. The minimum amount of stagger between refresh",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 183,
      "source": "text",
      "content": "commands sent to different logical ranks (tRFC_dlr) or physical ranks (tRFC_dpr) is specified to be",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 183,
      "source": "text",
      "content": "approximately tRFC_slr/3 (see Table283).",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 184,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 184,
      "source": "text",
      "content": "4.13.5 tREFI and tRFC Parameters for 3DS Devices (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 184,
      "source": "text",
      "content": "Table 281 â tREFI Parameters for REFab and REFsb Commands (including 3DS)",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 184,
      "source": "text",
      "content": "Command Refresh Mode Symbol & Range Expression Value Unit Notes",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 184,
      "source": "text",
      "content": "0ï°C <= TCASE <= 85ï°C tREFI 3.9 us 1,2",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 184,
      "source": "text",
      "content": "85ï°C < TCASE <= 95ï°C tREFI/2 1.95 us 1,2",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 184,
      "source": "text",
      "content": "0ï°C <= TCASE <= 85ï°C tREFI/2 1.95 us 1,2",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 184,
      "source": "text",
      "content": "REFab Fine Granularity tREFI2",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 184,
      "source": "text",
      "content": "85ï°C < TCASE <= 95ï°C tREFI/4 0.975 us 1,2",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 184,
      "source": "text",
      "content": "0ï°C <= TCASE <= 85ï°C tREFI/(2*n) 1.95/n us 1,2,3",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 184,
      "source": "text",
      "content": "REFsb Fine Granularity tREFIsb",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 184,
      "source": "text",
      "content": "85ï°C < TCASE <= 95ï°C tREFI/(4*n) 0.975/n us 1,2,3",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 184,
      "source": "text",
      "content": "NOTE 1 All 3D Stacked (3DS) devices follow the same requirements as the monolith die regardless of logical rank.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 184,
      "source": "text",
      "content": "NOTE 2 3DS specification covers up to 16Gb density. Future densities such as 24Gb or 32Gb could require different tREFI requirements.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 184,
      "source": "text",
      "content": "NOTE 3 n is the number of banks in a bank group (e.g., 8G: n=2; 16G: n=4).",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 184,
      "source": "text",
      "content": "Table 282 â tRFC Parameters by Device Density",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 184,
      "source": "text",
      "content": "Refresh Operation Symbol 8Gb 16Gb 24Gb 32Gb Units Notes",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 184,
      "source": "text",
      "content": "Normal Refresh (REFab) tRFC1(min) 195 295 TBD TBD ns",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 184,
      "source": "text",
      "content": "Fine Granularity Refresh (REFab) tRFC2(min) 130 160 TBD TBD ns",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 184,
      "source": "text",
      "content": "Same Bank Refresh (REFsb) tRFCsb(min) 115 130 TBD TBD ns",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 184,
      "source": "text",
      "content": "Table 283 â 3DS tRFC Parameters by Logical Rank Density",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 184,
      "source": "text",
      "content": "Refresh Operation Symbol 8Gb 16Gb 24Gb 32Gb Units Notes",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 184,
      "source": "text",
      "content": "tRFC1_slr(min) tRFC1(min) ns 1",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 184,
      "source": "text",
      "content": "3DS same logical rank",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 184,
      "source": "text",
      "content": "Fine Granularity Refresh with",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 184,
      "source": "text",
      "content": "tRFC2_slr(min) tRFC2(min) ns 1",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 184,
      "source": "text",
      "content": "3DS same logical rank",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 184,
      "source": "text",
      "content": "Same Bank Refresh with",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 184,
      "source": "text",
      "content": "tRFCsb_slr(min) tRFCsb(min) ns 1",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 184,
      "source": "text",
      "content": "3DS same logical rank",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 184,
      "source": "text",
      "content": "tRFC1_dlr(min) tRFC1(min)/3 ns 3",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 184,
      "source": "text",
      "content": "3DS different logical rank",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 184,
      "source": "text",
      "content": "tRFC1_dpr(min) tRFC1min/3 ns 2, 3",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 184,
      "source": "text",
      "content": "3DS different physical rank",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 184,
      "source": "text",
      "content": "Fine Granularity Refresh with",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 184,
      "source": "text",
      "content": "tRFC2_dlr(min) tRFC2(min)/3 ns 3",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 184,
      "source": "text",
      "content": "3DS different logical rank",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 184,
      "source": "text",
      "content": "Fine Granularity Refresh with",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 184,
      "source": "text",
      "content": "tRFC2_dpr(min) tRFC2min/3 ns 2, 3",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 184,
      "source": "text",
      "content": "3DS different physical rank",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 184,
      "source": "text",
      "content": "Same Bank Refresh with",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 184,
      "source": "text",
      "content": "tRFCsb_dlr(min) tRFCsb(min)/3 ns 3",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 184,
      "source": "text",
      "content": "3DS different logical rank",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 184,
      "source": "text",
      "content": "NOTE 1 All 3D Stacked (3DS) devices follow the same requirements as the monolith die for same logical ranks",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 184,
      "source": "text",
      "content": "NOTE 2 Parameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 184,
      "source": "text",
      "content": "to DIMMs built with higher current capacity PMICs.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 184,
      "source": "text",
      "content": "NOTE 3 3DS tRFC parameters are to be rounded up to the nearest 1ns after the âtRFC*minâ/3 calculation.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 184,
      "source": "text",
      "content": "Table 284 â Same Bank Refresh Parameters",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 184,
      "source": "text",
      "content": "Refresh Mode Symbol 8Gb 16Gb 24Gb 32Gb Units",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 184,
      "source": "text",
      "content": "Same Bank Refresh to ACT delay tREFSBRD(min) 30 30 TBD TBD ns",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 184,
      "source": "text",
      "content": "Table 285 â Same Bank Refresh Parameters for 3DS 2H, 4H",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 184,
      "source": "text",
      "content": "Refresh Mode Symbol 8Gb 16Gb 24Gb 32Gb Units",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 184,
      "source": "text",
      "content": "Same Bank Refresh to ACT delay SLR tREFSBRD_slr(min) 30 30 TBD TBD ns",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 184,
      "source": "text",
      "content": "Same Bank Refresh to ACT delay DLR tREFSBRD_dlr(min) 15 15 TBD TBD ns",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 184,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 184,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 185,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 185,
      "source": "text",
      "content": "4.13.6 Refresh Operation Scheduling Flexibility",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 185,
      "source": "text",
      "content": "In general, a Refresh command needs to be issued to the DDR5 SDRAM regularly every tREFI interval.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 185,
      "source": "text",
      "content": "To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 185,
      "source": "text",
      "content": "absolute refresh interval is provided.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 185,
      "source": "text",
      "content": "In Normal Refresh mode, a maximum of 4 REFab commands can be postponed, meaning that at no point",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 185,
      "source": "text",
      "content": "in time more than a total of 4 Refresh commands are allowed to be postponed. In case that 4 REFab",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 185,
      "source": "text",
      "content": "commands are postponed in a row, the resulting maximum interval between the surrounding REFab",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 185,
      "source": "text",
      "content": "commands is limited to 5 Ã tREFI1 (see Figure66). At any given time, a maximum of 5 REFab commands",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 185,
      "source": "text",
      "content": "can be issued within 1 x tREFI1 window. Self-refresh mode may be entered with a maximum of 4 REFab",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 185,
      "source": "text",
      "content": "commands being postponed. After exiting Self-Refresh mode with one or more REFab commands",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 185,
      "source": "text",
      "content": "postponed, additional REFab commands may be postponed to the extent that the total number of postponed",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 185,
      "source": "text",
      "content": "REFab commands (before and after the Self-Refresh) will never exceed 4. During Self-Refresh Mode, the",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 185,
      "source": "text",
      "content": "number of postponed REFab commands does not change.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 185,
      "source": "text",
      "content": "In FGR Mode, the maximum REFab commands that may be postponed is 8, with the resulting maximum",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 185,
      "source": "text",
      "content": "interval between the surrounding REFab commands limited to 9 x tREFI2 (see Figure67). At any given",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 185,
      "source": "text",
      "content": "time, a maximum of 9 REFab commands can be issued within 1 x tREFI2 window. The same maximum",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 185,
      "source": "text",
      "content": "count of 8 applies to postponed REFab commands around self-refresh entry and exit.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 185,
      "source": "text",
      "content": "4 REFab Commands postponed",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 185,
      "source": "text",
      "content": "Figure 66 â Postponing Refresh Commands (Example of Normal Refresh Mode - tREF1, tRFC1)",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 185,
      "source": "text",
      "content": "8 REFab Commands postponed",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 185,
      "source": "text",
      "content": "Figure 67 â Postponing Refresh Commands (Example of Fine Granularity Refresh Mode - tRFC2)",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 186,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 186,
      "source": "text",
      "content": "4.13.7 Self Refresh Entry and Exit",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 186,
      "source": "text",
      "content": "DDR5 SDRAM can enter Self Refresh mode anytime in Normal Refresh and FGR mode without any",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 186,
      "source": "text",
      "content": "restriction on the number of Refresh commands that have been issued during the mode before the Self",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 186,
      "source": "text",
      "content": "Refresh entry. However, upon Self Refresh exit, extra Refresh command(s) may be required depending on",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 186,
      "source": "text",
      "content": "the condition of the Self Refresh entry. The conditions and requirements for the extra Refresh command(s)",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 186,
      "source": "text",
      "content": "are defined as follows:",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 186,
      "source": "text",
      "content": "1 There are no special restrictions for the Normal Refresh mode.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 186,
      "source": "text",
      "content": "2 If performing REFab commands in FGR mode, it is recommended that there should be an even number of REFab",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 186,
      "source": "text",
      "content": "commands before entry into Self Refresh since the last Self Refresh exit or MRW command that set the FGR",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 186,
      "source": "text",
      "content": "mode. If this condition is met, no additional refresh commands are required upon Self Refresh exit. If this",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 186,
      "source": "text",
      "content": "condition is not met, one extra REFab command is required to be issued to the DDR5 SDRAM upon Self Refresh",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 186,
      "source": "text",
      "content": "exit. These extra Refresh commands are not counted toward the computation of the average refresh interval",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 186,
      "source": "text",
      "content": "(tREFI2). See Figure68.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 186,
      "source": "text",
      "content": "3 If performing REFsb commands, it is recommended that all banks have received a REFsb command prior to",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 186,
      "source": "text",
      "content": "entering Self Refresh, since entering and exiting Self Refresh will reset the internal bank counter. If this condition",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 186,
      "source": "text",
      "content": "is met, no additional refresh commands are required upon Self Refresh exit, and REFsb commands again can be",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 186,
      "source": "text",
      "content": "issued to any bank in any bank order. If this condition is not met, one extra REFab command or an extra REFsb",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 186,
      "source": "text",
      "content": "command to each bank is required to be issued to the DDR5 SDRAM upon Self Refresh exit. These extra Refresh",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 186,
      "source": "text",
      "content": "commands are not counted toward the computation of the average refresh interval (16Gb and higher density",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 186,
      "source": "text",
      "content": "DRAM with 4 banks per bank group example: tREFI2. See Figure69).",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 186,
      "source": "text",
      "content": "CMD INIT REFab VALID REFab VALID REFab VALID REFab SRE DES NOP DES REFab VALID REFab VALID",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 186,
      "source": "text",
      "content": "Counter n n+1 n+2 n+3 n+4 m m+1 m+2",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 186,
      "source": "text",
      "content": "Count Even Odd Even Odd Even Even Odd Even",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 186,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Self Refesh Mode FGR 2x Refresh Mode",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 186,
      "source": "text",
      "content": "FGR 2x, even REF count, to Self Refresh (recommended)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 186,
      "source": "text",
      "content": "CMD INIT REFab VALID REFab VALID REFab VALID SRE DES NOP DES REFab REFab VALID REFab VALID",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 186,
      "source": "text",
      "content": "tREFI2 Extra REFab Command tREFI2",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 186,
      "source": "text",
      "content": "Counter n n+1 n+2 n+3 m-1 m m+1 m+2",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 186,
      "source": "text",
      "content": "Count Even Odd Even Odd Odd Even Odd Even",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 186,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Self Refesh Mode FGR 2x Refresh Mode",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 186,
      "source": "text",
      "content": "FGR 2x, odd REF count, to Self Refresh",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 186,
      "source": "text",
      "content": "DON'T CARE TIME BREAK",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 186,
      "source": "text",
      "content": "Figure 68 â FGR 2x to SREF Command Timing",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 187,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 187,
      "source": "text",
      "content": "4.13.7 Self Refresh Entry and Exit (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 187,
      "source": "text",
      "content": "CMD INIT REFsbREFsbREFsbREFsbREFsbREFsbREFsbREFsb SRE DES NOP DES REFsbREFsbREFsbREFsbREFsbREFsbREFsbREFsb",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 187,
      "source": "text",
      "content": "BA[1:0] 0b00 0b01 0b10 0b11 0b10 0b00 0b11 0b01 0b11 0b01 0b00 0b10 0b10 0b01 0b00 0b11",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 187,
      "source": "text",
      "content": "Counter 0 1 2 3 0 1 2 3 0 0 1 2 3 0 1 2 3 0",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 187,
      "source": "text",
      "content": "Counter n n+1 n+2 m m+1 m+2",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 187,
      "source": "text",
      "content": "Count Even Odd Even Even Odd Even",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 187,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Self Refresh Mode FGR 2x Refresh Mode",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 187,
      "source": "text",
      "content": "FGR 2x all banks received REFsb and even REF count, to Self Refresh (recommended)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 187,
      "source": "text",
      "content": "CMD INIT REFsbREFsbREFsbREFsbREFsbREFsb SRE DES NOP DES REFsbREFsbREFsbREFsbREFsbREFsbREFsbREFsb",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 187,
      "source": "text",
      "content": "BA[1:0] 0b00 0b01 0b10 0b11 0b10 0b00 0b10 0b00 0b11 0b01 0b11 0b01 0b00 0b10",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 187,
      "source": "text",
      "content": "Internal Bank No credit for these Extra REFsb",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 187,
      "source": "text",
      "content": "Counter 0 1 2 3 0 1 2 REFsb Commands Commands 0 1 2 3 0 1 2 3 0",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 187,
      "source": "text",
      "content": "Counter n n+1 m m+1 m+2",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 187,
      "source": "text",
      "content": "Count Even Odd Odd Even Odd",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 187,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Self Refresh Mode FGR 2x Refresh Mode",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 187,
      "source": "text",
      "content": "FGR 2x not all banks received REFsb and odd REF count, to Self Refresh",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 187,
      "source": "text",
      "content": "CMD INIT REFsbREFsbREFsbREFsb SRE DES NOP DES REFsbREFsbREFsbREFsbREFsbREFsbREFsbREFsb",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 187,
      "source": "text",
      "content": "BA[1:0] 0b00 0b01 0b10 0b11 0b10 0b00 0b11 0b01 0b11 0b01 0b00 0b10",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 187,
      "source": "text",
      "content": "Internal Bank Extra REFsb",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 187,
      "source": "text",
      "content": "Counter 0 1 2 3 0 Commands 0 1 2 3 0 1 2 3 0",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 187,
      "source": "text",
      "content": "Counter n n+1 m m+1 m+2",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 187,
      "source": "text",
      "content": "Count Even Odd Odd Even Odd",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 187,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Self Refresh Mode FGR 2x Refresh Mode",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 187,
      "source": "text",
      "content": "FGR 2x all banks received REFsb but odd REF count, to Self Refresh",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 187,
      "source": "text",
      "content": "CMD INIT REFsbREFsbREFsb SRE DES NOP DES REFsbREFsbREFsbREFsbREFsbREFsbREFsbREFsb",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 187,
      "source": "text",
      "content": "BA[1:0] 0b00 0b01 0b10 0b00 0b01 0b10 0b11 0b10 0b00 0b11 0b01",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 187,
      "source": "text",
      "content": "Internal Bank No credit for these",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 187,
      "source": "text",
      "content": "Counter 0 1 2 3 REFsb Commands 0 1 2 3 0 1 2 3 0",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 187,
      "source": "text",
      "content": "Count Even Even Odd Even",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 187,
      "source": "text",
      "content": "Mode FGR 2x Refresh Mode Self Refresh Mode FGR 2x Refresh Mode",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 187,
      "source": "text",
      "content": "FGR 2x not all banks received REFsb but even REF count, to Self Refresh",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 187,
      "source": "text",
      "content": "DON'T CARE TIME BREAK",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 187,
      "source": "text",
      "content": "Figure 69 â 16Gb and Higher Density DRAM FGR 2x REFsb to SREF Command Timing",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 188,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 188,
      "source": "text",
      "content": "4.14 Temperature Sensor",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 188,
      "source": "text",
      "content": "DDR5 devices feature a temperature sensor whose status can be read. This sensor can be used to determine",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 188,
      "source": "text",
      "content": "an appropriate refresh rate (MR4). Either the temperature sensor readout or the device TOPER may be",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 188,
      "source": "text",
      "content": "used by the system to determine whether the refresh rate and operating temperature requirements are being",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 188,
      "source": "text",
      "content": "DDR5 devices shall monitor device temperature and update MR4 according to tTSI. Upon completion of",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 188,
      "source": "text",
      "content": "device initialization, the device temperature status bits shall be no older than tTSI. MR4 will be updated",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 188,
      "source": "text",
      "content": "even when device is in Self Refresh state.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 188,
      "source": "text",
      "content": "When using the temperature sensor, the actual device case temperature may be higher than the TOPER",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 188,
      "source": "text",
      "content": "specification that applies for the standard or elevated temperature ranges. For example, TCASE may be",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 188,
      "source": "text",
      "content": "above 85Â°C when MR4:OP[2:0]=010B. DDR5 devices shall allow for 2Â°C temperature margin between",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 188,
      "source": "text",
      "content": "the point at which the device updates the MR4 value and the point at which the controller reconfigures the",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 188,
      "source": "text",
      "content": "The four thresholds of the temperature sensor will be nominally 80Â°C, 85Â°C, 90Â°C and 95Â°C. The 2nd",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 188,
      "source": "text",
      "content": "threshold (nominally 85Â°C) is used by the system to switch to 2x refresh. The 4th threshold (nominally",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 188,
      "source": "text",
      "content": "95Â°C) is used by the system to throttle activity to keep the DRAM at a safe operating temperature. The 1st",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 188,
      "source": "text",
      "content": "threshold (nominally 80Â°C) allows the system to take actions which delay reaching the 2nd threshold. The",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 188,
      "source": "text",
      "content": "3rd threshold (nominally 90Â°C) allows the system to take actions which delay reaching the 4th threshold.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 188,
      "source": "text",
      "content": "To ensure proper operation using the temperature sensor, applications should consider the following",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 188,
      "source": "text",
      "content": "â¢ TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 188,
      "source": "text",
      "content": "interest over a range of 2Â°C, measured in the range of interest 80-100Â°C.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 188,
      "source": "text",
      "content": "â¢ ReadInterval is the time period between MR4 reads from the system.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 188,
      "source": "text",
      "content": "â¢ TempSensorInterval (tTSI) is the maximum delay between internal updates of MR4.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 188,
      "source": "text",
      "content": "â¢ SysRespDelay is the maximum time between a read of MR4 and the response by the system.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 188,
      "source": "text",
      "content": "In order to determine the required frequency of polling MR4, the system shall use the maximum",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 188,
      "source": "text",
      "content": "TempGradient and the maximum response time of the system using the following equation:",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 188,
      "source": "text",
      "content": "TempGradient x (ReadInterval + tTSI + SysRespDelay) â¤ TempMargin",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 189,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 189,
      "source": "text",
      "content": "4.14 Temperature Sensor (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 189,
      "source": "text",
      "content": "Table 286 â Temperature Sensor Parameters",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 189,
      "source": "text",
      "content": "Parameter Symbol Min/Max Value Unit Notes",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 189,
      "source": "text",
      "content": "System Temperature Gradient TempGradient Max System Dependent Â°C/s",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 189,
      "source": "text",
      "content": "MR4 Read Interval ReadInterval Max System Dependent ms",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 189,
      "source": "text",
      "content": "Temperature Sensor Interval tTSI Max 32 ms",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 189,
      "source": "text",
      "content": "System Response Delay SysRespDelay Max System Dependent ms",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 189,
      "source": "text",
      "content": "Device Temperature Margin TempMargin Max 2 Â°C 1",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 189,
      "source": "text",
      "content": "Temp Sensor Accuracy,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 189,
      "source": "text",
      "content": "TempSensorAcc2 Min 78 Â°C 1,2",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 189,
      "source": "text",
      "content": "2nd threshold trip point",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 189,
      "source": "text",
      "content": "Temp Sensor Accuracy,",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 189,
      "source": "text",
      "content": "TempSensorAcc4 Min 88 Â°C 1,2",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 189,
      "source": "text",
      "content": "4th threshold trip point",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 189,
      "source": "text",
      "content": "Relative Trip Point, 2nd threshold",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 189,
      "source": "text",
      "content": "RelativeTrip2m1 Min/Max Min 3 / Max 7 Â°C 1,3",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 189,
      "source": "text",
      "content": "Relative Trip Point, 3rd threshold",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 189,
      "source": "text",
      "content": "RelativeTrip3m2 Min/Max Min 3 / Max 7 Â°C 1,4",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 189,
      "source": "text",
      "content": "Relative Trip Point, 4th threshold",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 189,
      "source": "text",
      "content": "RelativeTrip4m3 Min/Max Min 3 / Max 7 Â°C 1,4",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 189,
      "source": "text",
      "content": "NOTE 1 Verified by design and characterization, and may not be subject to production test.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 189,
      "source": "text",
      "content": "NOTE 2 Only the minimum (negative side) is specified for the second and fourth thresholds. The DRAM vendor is responsible for guaranteeing",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 189,
      "source": "text",
      "content": "correct operation of 1x refresh for MR4 <= 010b, and correct operation of 2x refresh for MR4 <= 100b. This puts a vendor-specific",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 189,
      "source": "text",
      "content": "constraint on the Temperature Sensor Accuracy on the positive side.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 189,
      "source": "text",
      "content": "NOTE 3 The 1st threshold is defined relative to the 2nd threshold.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 189,
      "source": "text",
      "content": "NOTE 4 The 3rd threshold is defined relative to the 2nd and 4th thresholds.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 189,
      "source": "text",
      "content": "For example, if TempGradient is 10Â°C/s and the SysRespDelay is 100 ms:",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 189,
      "source": "text",
      "content": "(10Â°C/s) x (ReadInterval + 32ms + 100ms) â¤ 2Â°C",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 189,
      "source": "text",
      "content": "In this case, ReadInterval shall be no greater than 68 ms.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 190,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 190,
      "source": "text",
      "content": "4.14 Temperature Sensor (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 190,
      "source": "text",
      "content": "MR4 = 0x02 MR4 = 0x83 MR4 = 0x83 MR4 = 0x83 MR4 = 0x83 MR4 = 0x03",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 190,
      "source": "text",
      "content": "MRR MR4 = 0x02 MRR MR4 = 0x83",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 190,
      "source": "text",
      "content": "NOTE MR4 encodings in the figure are examples only and assume that MR4:OP[4]=0",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 190,
      "source": "text",
      "content": "Figure 70 â Temp Sensor Timing Diagram",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 190,
      "source": "text",
      "content": "4.14.1 Temperature Sensor Usage for 3D Stacked (3DS) Devices",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 190,
      "source": "text",
      "content": "In the case of 3D Stacked devices, the Refresh Rate (MR4) is related to the hottest die in the stack only.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 190,
      "source": "text",
      "content": "4.14.2 Temperature Encoding",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 190,
      "source": "text",
      "content": "The DDR5 DRAM provides temperature related information to the controller via an encoding on MR4:OP[2:0]. The",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 190,
      "source": "text",
      "content": "encodings define the proper refresh rate expected by the DRAM to maintain data integrity.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 190,
      "source": "text",
      "content": "4.14.3 MR4 Definition â for Reference Only",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 190,
      "source": "text",
      "content": "See Section3.5.6 for details",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 190,
      "source": "text",
      "content": "Table 287 â MR4 Register Information",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 190,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 190,
      "source": "text",
      "content": "TUF RFU val Rate Indi- Refresh Rate",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 191,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 191,
      "source": "text",
      "content": "4.14.3 MR4 Definition - for Reference Only (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 191,
      "source": "text",
      "content": "Table 288 â MR4 Register Encoding",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 191,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 191,
      "source": "text",
      "content": "001 : tREFI x1 (1x Refresh Rate), <80Â°C nominal",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 191,
      "source": "text",
      "content": "010 : tREFI x1 (1x Refresh Rate), 80-85Â°C nominal",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 191,
      "source": "text",
      "content": "Refresh Rate R OP[2:0]",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 191,
      "source": "text",
      "content": "011 B: tREFI /2 (2x Refresh Rate), 85-90Â°C nominal 1,2,3,4,5,",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 191,
      "source": "text",
      "content": "100 : tREFI /2 (2x Refresh Rate), 90-95Â°C nominal 6,7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 191,
      "source": "text",
      "content": "101 : tREFI /2 (2x Refresh Rate), >95Â°C nominal",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 191,
      "source": "text",
      "content": "DRAM Status Read (SR):",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 191,
      "source": "text",
      "content": "0 : Not implemented (Default)",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 191,
      "source": "text",
      "content": "Refresh Interval Rate B",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 191,
      "source": "text",
      "content": "0 : Disabled (Default)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 191,
      "source": "text",
      "content": "0 : Normal Refresh Mode (tRFC1)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 191,
      "source": "text",
      "content": "Refresh tRFC Mode R/W OP[4] B",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 191,
      "source": "text",
      "content": "1 : Fine Granularity Refresh Mode (tRFC2)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 191,
      "source": "text",
      "content": "0 : No change in OP[2:0] since last MR4 read (default)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 191,
      "source": "text",
      "content": "(Temperature Update R OP[7] B",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 191,
      "source": "text",
      "content": "Flag) 1 B: Change in OP[2:0] since last MR4 read",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 191,
      "source": "text",
      "content": "NOTE 1 The refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 191,
      "source": "text",
      "content": "The five ranges defined by OP[2:0] are determined by four temperature thresholds.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 191,
      "source": "text",
      "content": "NOTE 2 The four temperature thresholds are nominally at 80Â°C, 85Â°C, 90Â°C and 95Â°C. The 85Â°C and 95Â°C thresholds have a specified",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 191,
      "source": "text",
      "content": "minimum temperature value, but the maximum temperature value is not specified.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 191,
      "source": "text",
      "content": "NOTE 3 DRAM vendors must report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 191,
      "source": "text",
      "content": "their device will work at any temperature within the range using the refresh interval requested by their device.",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 191,
      "source": "text",
      "content": "NOTE 4 The 2x Refresh Rate must be provided by the system before the DRAM Tj has gone up by more than 2Â°C (Temperature Margin) since",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 191,
      "source": "text",
      "content": "the first report out of OP[2:0]=011B. This condition is reset when OP[2:0] is equal to 010B.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 191,
      "source": "text",
      "content": "NOTE 5 The device may not operate properly when OP[2:0]=101B, if the DRAM Tj has gone up by more than 2Â°C (Temperature Margin) since",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 191,
      "source": "text",
      "content": "the first report out of OP[2:0]=101B. This condition is reset when OP[2:0] is equal to 100B. OP[2:0]=101B must be a temporary",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 191,
      "source": "text",
      "content": "condition of the DRAM, to be addressed by immediately reducing the Tj of the DRAM by throttling its power, and/or the power of",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 191,
      "source": "text",
      "content": "NOTE 6 OP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence (Te).",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 191,
      "source": "text",
      "content": "NOTE 7 See Section4.14 for information on the recommended frequency of reading MR4",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 192,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 192,
      "source": "text",
      "content": "4.15 Multi-Purpose Command (MPC)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 192,
      "source": "text",
      "content": "DDR5-SDRAMs use the Multi-Purpose Command (MPC) to issue commands associated with interface",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 192,
      "source": "text",
      "content": "initialization, training, and periodic calibration. The MPC command is initiated with CS_n, and CA[4:0]",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 192,
      "source": "text",
      "content": "asserted to the proper state at the rising edge of CK, as defined in Table241. The MPC command has eight",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 192,
      "source": "text",
      "content": "operands (OP[7:0]) that are decoded to execute specific commands in the SDRAM.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 192,
      "source": "text",
      "content": "The MPC command uses an encoding that includes the command encoding and the opcode payload in a",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 192,
      "source": "text",
      "content": "single clock cycle. This enables the host to extend the setup and hold for the CA signals beyond the single",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 192,
      "source": "text",
      "content": "cycle when the chip select asserts. In addition, the MPC command will support multiple cycles of CS_n",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 192,
      "source": "text",
      "content": "assertion. The multiple cycles of CS_n assertion ensures the DRAM will capture the MPC command",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 192,
      "source": "text",
      "content": "during at least one rising CK_t/CK_c edge.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 192,
      "source": "text",
      "content": "Table 289 â MPC Command Definition",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 192,
      "source": "text",
      "content": "Function Abbrev CS_ NOTES",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 192,
      "source": "text",
      "content": "CA0 CA1 CA2 CA3 CA4 CA5 CA6 CA7 CA8 CA9 CA10 CA11 CA12 CA13",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 192,
      "source": "text",
      "content": "MPC MPC L H H H H L OP0 OP1 OP2 OP3 OP4 OP5 OP6 OP7 DDPI",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 192,
      "source": "text",
      "content": "NOTE See Table241 for details",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 193,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 193,
      "source": "text",
      "content": "Table290 specifies the opcode assignments for the MPC operations:",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 193,
      "source": "text",
      "content": "Table 290 â MPC Command Definition for OP[7:0]",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 193,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 0000 : Exit CS Training Mode",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 0001 : Enter CS Training Mode",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 0010 : DLL RESET",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 0011 : Enter CA Training Mode",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 0100 : ZQCal Latch",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 0101 : ZQCal Start",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 0110 : Stop DQS Interval Oscillator",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 0111 : Start DQS Interval Oscillator",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 1000 : Set 2N Command Timing",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 1001 : Set 1N Command Timing",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 1010 : Exit PDA Enumerate Programming Mode",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 1011 : Enter PDA Enumerate Programming Mode",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 193,
      "source": "text",
      "content": "0000 1100B: Manual ECS Operation",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 193,
      "source": "text",
      "content": "Initialization 0000 1101B: RFU 1,2,3,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 193,
      "source": "text",
      "content": "Modes 0001 1110B: RFU 11",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 193,
      "source": "text",
      "content": "0001 1111B: Apply VrefCA, VrefCS and RTT_CA/CS/CK",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 193,
      "source": "text",
      "content": "0010 0xxxB: Group A RTT_CK = xxx (See Section3.5.34 for MR32 encoding)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 193,
      "source": "text",
      "content": "0010 1xxxB: Group B RTT_CK = xxx (See Section3.5.34 for MR32 encoding)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 193,
      "source": "text",
      "content": "0011 0xxxB: Group A RTT_CS = xxx (See Section3.5.34 for MR32 encoding)",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 193,
      "source": "text",
      "content": "0011 1xxxB: Group B RTT_CS = xxx (See Section3.5.34 for MR32 encoding)",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 193,
      "source": "text",
      "content": "0100 0xxxB: Group A RTT_CA = xxx (See Section3.5.35 for MR33 encoding)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 193,
      "source": "text",
      "content": "0100 1xxxB: Group B RTT_CA = xxx (See Section3.5.35 for MR33 encoding)",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 193,
      "source": "text",
      "content": "0101 0xxxB: Set DQS _RTT_PARK = xxx (See Section3.5.35 for MR33 encoding)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 193,
      "source": "text",
      "content": "0101 1xxxB: Set RTT_PARK = xxx (See Section3.5.36 for MR34 encoding)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 193,
      "source": "text",
      "content": "0110 xxxxB: PDA Enumerate ID = xxxx (See Table297)",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 193,
      "source": "text",
      "content": "0111 xxxxB: PDA Select ID = xxxx (See Table298)",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 193,
      "source": "text",
      "content": "1000 xxxxB: Configure tDLLK/tCCD_L = xxxx (See Section3.5.15 for MR13 encoding)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 193,
      "source": "text",
      "content": "All Others: Reserved",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 193,
      "source": "text",
      "content": "NOTE 1 See Table241 for more information.",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 193,
      "source": "text",
      "content": "NOTE 2 Refer to Section4.20 for more information regarding CS Training Mode Entry and Exit.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 193,
      "source": "text",
      "content": "NOTE 3 Refer to Section4.19 for more information regarding CA Training Mode Entry.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 193,
      "source": "text",
      "content": "NOTE 4 Refer to Section4.23 for more information regarding ZQCal Start and ZQCal Latch.",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 193,
      "source": "text",
      "content": "NOTE 5 Refer to Section4.31 for more information regarding Start DQS Interval Oscillator and Stop DQS Interval Oscillator",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 193,
      "source": "text",
      "content": "NOTE 6 Refer to Section4.16 for more information regarding Enter PDA Mode and Exit PDA Mode.",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 193,
      "source": "text",
      "content": "NOTE 7 Refer to Section4.39 for more information regarding Group A and Group B configurations for RTT_CA, RTT_CS, and RTT_CK.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 193,
      "source": "text",
      "content": "NOTE 8 âApply VrefCA, VrefCS and RTT_CA/CS/CKâ applies the settings previously sent with the VrefCA or VrefCS command and âMPC",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 193,
      "source": "text",
      "content": "Set RTT_CA/CS/CKâ. Until this âMPC Apply VrefCA, VrefCS and RTT_CA/CS/CKâ command is sent, the values are in a shadow",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 193,
      "source": "text",
      "content": "register. Any MRR to the VrefCA, VrefCS and RTT_CA/CS/CK settings should return only the applied value. The shadow register",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 193,
      "source": "text",
      "content": "shall retain the previously set value, so that any time the âMPC Apply VrefCA, VrefCS and RTT_CA/CS/CKâ command is sent, there",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 193,
      "source": "text",
      "content": "is no change in the applied value unless a new VrefCA , VrefCS or RTT_CA/CS/CK value was sent to the shadow register since the",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 193,
      "source": "text",
      "content": "previous âMPC Apply VrefCA, VrefCS and RTT_CA/CS/CKâ command.",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 193,
      "source": "text",
      "content": "NOTE 9 The PDA Enumerate ID and PDA Select ID opcodes include a 4-bit value, designated by xxxxB in the table. This is the value that is",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 193,
      "source": "text",
      "content": "programmed into the MR for these fields. The PDA Enumerate ID can only be changed while in PDA Enumerate Programming Mode.",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 193,
      "source": "text",
      "content": "NOTE 10 For any MPC command that is associated with a Mode Register, the only way to program that Mode Register is via the MPC",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 193,
      "source": "text",
      "content": "command. Those Mode Registers will be read only and will not support MRW.",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 193,
      "source": "text",
      "content": "NOTE 11 MPC command âtDLLK/tCCD_Lâ sets the settings to the MR13 shadow registers and applies the settings to MR13 when the DRAM",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 193,
      "source": "text",
      "content": "encounters MPC command âDLL RESETâ or SRE with CA9=âLâ.",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 194,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 194,
      "source": "text",
      "content": "4.15.2 MPC Opcodes (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 194,
      "source": "text",
      "content": "Table 291 â PDA Enumerate and Select ID Encoding",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 194,
      "source": "text",
      "content": "MPC Function OP[7:4] OP[3:0] Notes",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 194,
      "source": "text",
      "content": "PDA Enumerate ID 0110 B",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 194,
      "source": "text",
      "content": "1111 : ID 15 - default",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 194,
      "source": "text",
      "content": "PDA Select ID 0111 B",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 194,
      "source": "text",
      "content": "1111 : ID 15 - This selects all devices regardless of their enumerate ID.",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 195,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 195,
      "source": "text",
      "content": "4.15.3 MPC Command Timings",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 195,
      "source": "text",
      "content": "As shown in the Figure71, the MPC CMD timings can be extended to any number of cycles. The CS_n",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 195,
      "source": "text",
      "content": "can also be asserted many consecutive cycles, limited by tMCP_CS. All timings will be relative to the final",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 195,
      "source": "text",
      "content": "rising CK_t/CK_c within the CS_n assertion window. The min delay from when the MPC command is",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 195,
      "source": "text",
      "content": "captured to the next valid command is specified as tMPC_Delay. Prior to CS Training, the CA will be",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 195,
      "source": "text",
      "content": "driven with additional setup and hold beyond the CS_n assertion. For the DRAM to latch the MPC",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 195,
      "source": "text",
      "content": "command in cases where the alignment between CS_n, CA, and CK may be unknown, the CA inputs must",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 195,
      "source": "text",
      "content": "reach the proper command state and provide at least three cycles prior to CS_n transitioning from high to",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 195,
      "source": "text",
      "content": "low, CS_n must remain low for tMPC_CS, and CA must remain in the proper command state for and",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 195,
      "source": "text",
      "content": "provide at least three cycles after CS_n transitions from low to high. This additional setup and hold is only",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 195,
      "source": "text",
      "content": "needed when MR2:OP[2] is set to 0 (Multi-cycle MPC mode).",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 195,
      "source": "text",
      "content": "CK_t, t0 t1 t2 t3 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 195,
      "source": "text",
      "content": "CA[13:0] MPC Command (Opcode = OP[7:0]) Valid",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 195,
      "source": "text",
      "content": "CMD DESDES MPC DESDESDESDESDESDESValidDESDESDESDES",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 195,
      "source": "text",
      "content": "tMC_MPC_Setup tMC_MPC_Hold",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 195,
      "source": "text",
      "content": "Figure 71 â MPC Command Timing to 1-Cycle Command",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 195,
      "source": "text",
      "content": "The DDR5 DRAM will support a MR setting to indicate when a multi-cycle CS_n assertion may be used",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 195,
      "source": "text",
      "content": "for the MPC, VrefCA and VrefCS commands.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 195,
      "source": "text",
      "content": "CK_t, t0 t1 t2 t3 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 195,
      "source": "text",
      "content": "CA[13:0] MPC Command (Opcode = OP[7:0]) ValidValid",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 195,
      "source": "text",
      "content": "CMD DESDES MPC DESDESDESDESDES Valid DESDESDESDES",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 195,
      "source": "text",
      "content": "tMC_MPC_Setup tMC_MPC_Hold",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 195,
      "source": "text",
      "content": "Figure 72 â MPC Command Timing to 2-Cycle Command",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 195,
      "source": "text",
      "content": "Table 292 â MPC, VrefCA and VrefCS CS Assertion Duration",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 195,
      "source": "text",
      "content": "MR Address Operating Mode Description",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 195,
      "source": "text",
      "content": "0B: Only Multiple cycles of CS assertion supported for MPC,",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 195,
      "source": "text",
      "content": "VrefCA and VrefCS commands",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 195,
      "source": "text",
      "content": "MR2:OP[4] CS Assertion Duration",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 195,
      "source": "text",
      "content": "1B: Only a single cycle of CS assertion supported for MPC,",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 195,
      "source": "text",
      "content": "VrefCA and VrefCS commands",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 195,
      "source": "text",
      "content": "Default value for the CS Assertion Duration is 0, which allows for multi-cycle CS assertions during",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 195,
      "source": "text",
      "content": "training. The DRAM shall support going in and out of this mode many times during the DRAM",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 195,
      "source": "text",
      "content": "initialization and training sequence.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 196,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 196,
      "source": "text",
      "content": "4.15.3 MPC Command Timings (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 196,
      "source": "text",
      "content": "Table 293 â AC Parameters for MPC Command",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 196,
      "source": "text",
      "content": "Symbol Description Min Max Unit Note",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 196,
      "source": "text",
      "content": "tMPC_Delay MPC to any other valid command delay tMRD - nCK",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 196,
      "source": "text",
      "content": "Min time between stable MPC command and first",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 196,
      "source": "text",
      "content": "tMC_MPC_Setup 3 - nCK 2",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 196,
      "source": "text",
      "content": "falling CS edge (SETUP)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 196,
      "source": "text",
      "content": "Min time between first rising CS edge and stable",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 196,
      "source": "text",
      "content": "tMC_MPC_Hold 3 - nCK 2",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 196,
      "source": "text",
      "content": "tMPC_CS Time CS_n is held low to register MPC command 3.5 8 nCK 1",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 196,
      "source": "text",
      "content": "NOTE 1 The minimum tMPC_CS constraint only applies when the CS Assertion Duration setting is 0. The CS Assertion Duration MR setting",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 196,
      "source": "text",
      "content": "must be set to enable single cycle MPC commands. The earliest time to set the CS Assertion Duration MR is after CA training is",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 196,
      "source": "text",
      "content": "complete, when MRW commands can be sent to the DRAM.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 196,
      "source": "text",
      "content": "NOTE 2 This applies only to Multi-Cycle MPC commands when MR2:OP[4]=0",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 196,
      "source": "text",
      "content": "Table 294 â MPC Truth Table",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 196,
      "source": "text",
      "content": "Current State MPC Command Next State",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 196,
      "source": "text",
      "content": "DQS Interval Oscillator (Start/Stop)",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 196,
      "source": "text",
      "content": "PDA Enumerate Programming (Enter/Exit)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 196,
      "source": "text",
      "content": "All Banks Idle All Banks Idle",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 196,
      "source": "text",
      "content": "Manual ECS Operation",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 196,
      "source": "text",
      "content": "Apply VrefCA, VrefCS and RTT_CA/CS/CK",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 196,
      "source": "text",
      "content": "Configure Group A/B RTT_CA/CS/CK",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 196,
      "source": "text",
      "content": "PDA Enumerate/Select ID",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 196,
      "source": "text",
      "content": "Configure tDLLK/tCCD_L",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 196,
      "source": "text",
      "content": "DQS Interval Oscillator (Start/Stop)",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 196,
      "source": "text",
      "content": "Active Set 1N/2N Command Active",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 196,
      "source": "text",
      "content": "Configure Group A/B RTT_CA/CS/CK",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 196,
      "source": "text",
      "content": "Configure tDLLK/tCCD_L",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 197,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 197,
      "source": "text",
      "content": "4.16 Per DRAM Addressability (PDA)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 197,
      "source": "text",
      "content": "DDR5 allows programmability of a given device on a rank. As an example, this feature can be used to",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 197,
      "source": "text",
      "content": "program different ODT or Vref values on DRAM devices on a given rank. The Per DRAM Addressability",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 197,
      "source": "text",
      "content": "(PDA) applies to MRW, MPC, and VrefCA commands. Some per DRAM settings will be required prior to",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 197,
      "source": "text",
      "content": "any training of the CA and CS timings and the DQ write timings. The MPC and VrefCA command timings",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 197,
      "source": "text",
      "content": "with extended setup/hold and multi-cycle CS assertion may be used for PDA commands if the CA and CS",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 197,
      "source": "text",
      "content": "timings have not yet been trained.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 197,
      "source": "text",
      "content": "DDR5 introduces a CA interface-only method for Per DRAM Addressability, by having a unique PDA",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 197,
      "source": "text",
      "content": "Enumerate ID in each DRAM, and the ability to Group A PDA Select ID in all DRAMs. The unique PDA",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 197,
      "source": "text",
      "content": "Enumerate ID requires the use of the DQ signals and a PDA Enumerate Programming Mode in the DRAM",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 197,
      "source": "text",
      "content": "to program. Once the PDA Enumerate ID has been programmed, subsequent commands must not use the",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 197,
      "source": "text",
      "content": "DQ signals (Legacy PDA mode) to designate which DRAM is selected for the command. The PDA",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 197,
      "source": "text",
      "content": "Enumerate ID is a 4-bit field, and the PDA Select ID is also a 4-bit field. When the PDA Select ID is the",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 197,
      "source": "text",
      "content": "same as the PDA Enumerate ID or when the PDA Select ID is set to the âAll DRAMâ code of 1111 , the",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 197,
      "source": "text",
      "content": "DRAM will apply the MPC, MRW, or VrefCA command. There are a few MPC commands that do not use",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 197,
      "source": "text",
      "content": "the PDA Select ID to determine if the command will be applied. Among these MPC commands that do not",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 197,
      "source": "text",
      "content": "use the PDA Select ID are the MPC opcodes to set the PDA Enumerate ID and the opcode to set the PDA",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 197,
      "source": "text",
      "content": "Select ID. During RESET procedure, the receive FIFO must be initialized with all ones in order to ensure",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 197,
      "source": "text",
      "content": "that the PDA enumerate flow does not program an enumerate ID when the strobes are not toggling.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 197,
      "source": "text",
      "content": "Table295 summarizes which MPC commands are dependent on the PDA Select ID values.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 197,
      "source": "text",
      "content": "Table 295 â Commands that Support or Donât Support PDA Select ID Usage",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 197,
      "source": "text",
      "content": "Uses PDA Select ID to determine",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 197,
      "source": "text",
      "content": "when to execute command",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 197,
      "source": "text",
      "content": "MPC (Group A and B) RTT_CA Yes",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 197,
      "source": "text",
      "content": "MPC (Group A and B) RTT_CS Yes",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 197,
      "source": "text",
      "content": "MPC (Group A and B) RTT_CK Yes",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 197,
      "source": "text",
      "content": "MPC Set RTT_PARK Yes",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 197,
      "source": "text",
      "content": "MPC Set DQS_RTT_PARK Yes",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 197,
      "source": "text",
      "content": "MPC Apply VrefCA and RTT_CA/CS/CK No",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 197,
      "source": "text",
      "content": "MPC Enter PDA Enumerate Programming Mode No",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 197,
      "source": "text",
      "content": "MPC Exit PDA Enumerate Programming Mode No",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 197,
      "source": "text",
      "content": "MPC PDA Enumerate ID No 1",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 197,
      "source": "text",
      "content": "MPC PDA Select ID No",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 197,
      "source": "text",
      "content": "MPC All other MPC opcodes No",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 197,
      "source": "text",
      "content": "NOTE 1 The PDA Enumerate ID is the only command that utilizes the PDA Enumerate ID Programming mode.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 198,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 198,
      "source": "text",
      "content": "4.16 Per DRAM Addressability (PDA) (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 198,
      "source": "text",
      "content": "Table296 shows the mode register fields that are associated with Per DRAM Addressable operation.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 198,
      "source": "text",
      "content": "Table 296 â PDA Mode Register Fields",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 198,
      "source": "text",
      "content": "MR Address Operating Mode Description",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 198,
      "source": "text",
      "content": "This is a Read Only MR field, which is only programmed",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 198,
      "source": "text",
      "content": "through an MPC command with the PDA Enumerate ID opcode.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 198,
      "source": "text",
      "content": "xxxx Encoding is set with MPC command with the PDA",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 198,
      "source": "text",
      "content": "Enumerate ID opcode. This can only be set when PDA",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 198,
      "source": "text",
      "content": "MR1:OP[3:0] PDA Enumerate ID[3:0]",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 198,
      "source": "text",
      "content": "Enumerate Programming Mode is enabled and the associated",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 198,
      "source": "text",
      "content": "DRAMâs DQ0 is asserted LOW. The PDA Enumerate ID opcode",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 198,
      "source": "text",
      "content": "includes 4 bits for this encoding.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 198,
      "source": "text",
      "content": "Default setting is 1111",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 198,
      "source": "text",
      "content": "This is a Read Only MR field, which is only programmed",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 198,
      "source": "text",
      "content": "through an MPC command with the PDA Select ID opcode.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 198,
      "source": "text",
      "content": "xxxx Encoding is set with MPC command with the PDA Select",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 198,
      "source": "text",
      "content": "ID opcode. The PDA Select ID opcode includes 4 bits for this",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 198,
      "source": "text",
      "content": "MR1:OP[7:4] PDA Select ID[3:0] 1111 = all DRAMs execute MRW, MPC, and VrefCA commands",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 198,
      "source": "text",
      "content": "For all other encodings, DRAMs execute MRW, MPC, and",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 198,
      "source": "text",
      "content": "VrefCA commands only if PDA Select ID[3:0] = PDA Enumerate",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 198,
      "source": "text",
      "content": "ID[3:0], with some exceptions for specific MPC commands that",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 198,
      "source": "text",
      "content": "execute regardless of PDA Select ID.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 198,
      "source": "text",
      "content": "Default setting is 1111",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 198,
      "source": "text",
      "content": "4.16.1 PDA Enumerate ID Programming",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 198,
      "source": "text",
      "content": "1 PDA Enumerate Programming Mode is enabled by sending one or more MPC command cycles with",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 198,
      "source": "text",
      "content": "OP[7:0]=0000 1011B. Data Mask and PDA Enumerate are not supported for use at the same time. Either data",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 198,
      "source": "text",
      "content": "mask shall be disabled or DM_n driven high, while PDA Enumerate Programming Mode is enabled.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 198,
      "source": "text",
      "content": "2 In the PDA Enumerate Programming Mode, only the MPC command with PDA Enumerate ID opcode is",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 198,
      "source": "text",
      "content": "qualified with DQ0 for x4/x8 and DQL0 for x16. The DRAM captures DQ0 for x4/x8 and DQL0 for x16 by using",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 198,
      "source": "text",
      "content": "DQS_c and DQS_t for x4/x8 DQSL_c and DQSL_t for x16 signals as shown in Figure73, when DQ is driven low",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 198,
      "source": "text",
      "content": "after the SET PDA Enumerate ID command, and DQS starts toggling after tPDA_DQS_DELAYmin, and stops",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 198,
      "source": "text",
      "content": "toggling prior to tPDA_DQS_DELAYmax, and DQ is held until after DQS stops toggling. An alternate method is",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 198,
      "source": "text",
      "content": "shown in Figure74 where DQ is driven low and DQS toggles continuously starting prior to the SET PDA",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 198,
      "source": "text",
      "content": "Enumerate ID command, and remains toggling until tPDA_DQS_Delay(max) is satisfied, and the Exit PDA",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 198,
      "source": "text",
      "content": "Enumerate Programming Mode command has finished. If the value on DQ0 for x4/x8 or DQL0 for x16 is 0 then",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 198,
      "source": "text",
      "content": "the DRAM executes the MPC command to set the PDA Enumerate ID. The controller may choose to drive all the",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 198,
      "source": "text",
      "content": "DQ bits. Only the MPC command with PDA Enumerate ID opcodes will be supported in PDA Enumerate",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 198,
      "source": "text",
      "content": "Programming Mode, and the MPC command to exit PDA Enumerate Programming Mode does not require a DQ",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 198,
      "source": "text",
      "content": "3 For the âdonât enumerateâ case where the SDRAM ignores the PDA Enumerate ID MPC command in the PDA",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 198,
      "source": "text",
      "content": "Enumerate Programming Mode, the DQS_t/DQS_c and DQ signals (DQSL_t/DQSL_c and DQL/DQU for x16)",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 198,
      "source": "text",
      "content": "may be high (driven or due to RTT_PARK termination) prior to sending the MPC command to enter PDA",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 198,
      "source": "text",
      "content": "Enumerate Programming Mode. After entering PDA Enumerate Programming Mode, the DQS and DQ signals",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 198,
      "source": "text",
      "content": "must remain high (driven or due to RTT_PARK termination) until exiting PDA Enumerate Programming Mode.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 198,
      "source": "text",
      "content": "Holding the signals high will ensure that this DRAM is never set to a PDA Enumerate ID other than the default",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 198,
      "source": "text",
      "content": "setting of 0xFH (15). Timing diagram example is shown in Figure73.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 199,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 199,
      "source": "text",
      "content": "4.16.1 PDA Enumerate ID Programming (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 199,
      "source": "text",
      "content": "Table 297 â PDA Enumerate Results",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 199,
      "source": "text",
      "content": "DQS_t/DQS_c for x4/x8 DQ0 for x4/x8",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 199,
      "source": "text",
      "content": "PDA Enumerate Result Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 199,
      "source": "text",
      "content": "DQSL_t/DQSL_c for x16 DQL0 for x16",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 199,
      "source": "text",
      "content": "Toggling Low - â0â Enumerate",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 199,
      "source": "text",
      "content": "Toggling High - â1â Donât Enumerate",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 199,
      "source": "text",
      "content": "High - â1â Low - â0â Unknown 1",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 199,
      "source": "text",
      "content": "High - â1â High - â1â Donât Enumerate 2",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 199,
      "source": "text",
      "content": "Differentially Low Valid Donât Enumerate 3",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 199,
      "source": "text",
      "content": "NOTE 1 DQS_t/DQS_c are differential signals and small amounts of noise could appear as âtoggling,â resulting in âUnknownâ PDA",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 199,
      "source": "text",
      "content": "NOTE 2 The expected usage case where the DQS signals are high is to have the DQs held high as well.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 199,
      "source": "text",
      "content": "NOTE 3 âDifferentially Lowâ is defined as DQS_t low and DQS_c high (DQSL_t low and DQSL_c high for x16)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 199,
      "source": "text",
      "content": "NOTE 4 A complete BL16 set of strobe edges (8 rising edges and 8 falling edges) must be sent by the host within the tPDA_DQS_DELAY min/",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 199,
      "source": "text",
      "content": "max range after the MPC command. The DQ value is captured during any strobe edge during the valid low duration of the target DQ.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 199,
      "source": "text",
      "content": "Valid low time is defined as the time between tPDA_S and tPDA_H. If the DRAM captures a 0 on DQ0 (or DQL0 for x16 devices) at",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 199,
      "source": "text",
      "content": "any strobe edge in the strobe sequence, the PDA Enumerate ID command shall be executed by the DRAM. Since the write timings for",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 199,
      "source": "text",
      "content": "the DQ bus have not been trained, the host must ensure a minimum of 16 strobe edges occurs after a period of tPDA_DQS_Delay(min)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 199,
      "source": "text",
      "content": "after the associated MPC command. The BC8 mode register setting in the DRAM is ignored while in PDA Enumerate Programming",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 199,
      "source": "text",
      "content": "mode. The DQS assumes preamble/postamble requirements.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 199,
      "source": "text",
      "content": "NOTE 5 Prior to when the MPC command for PDA Enumerate Programming Mode entry is sent by the host, the host must drive DQS_t and",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 199,
      "source": "text",
      "content": "DQS_c differentially low, other than when the burst of 16 strobe edges is sent in association with the PDA Enumerate ID MPC",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 199,
      "source": "text",
      "content": "command. The host must send preamble and postamble DQS_t/DQS_c toggles during the qualification of the PDA command. Once",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 199,
      "source": "text",
      "content": "PDA Enumerate Programming Mode is enabled in the DRAM, the host memory controller shall wait tMPC_Delay to the time the first",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 199,
      "source": "text",
      "content": "PDA Enumerate ID MPC command is issued.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 199,
      "source": "text",
      "content": "NOTE 6 In the PDA Enumerate Programming Mode, only PDA Enumerate ID MPC commands and Exit PDA Enumerate Programming Mode",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 199,
      "source": "text",
      "content": "MPC command are allowed.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 199,
      "source": "text",
      "content": "NOTE 7 In the PDA Enumerate Programming Mode, the default (or previously programmed) RTT_PARK value will be applied to the DQ",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 199,
      "source": "text",
      "content": "NOTE 8 The MPC PDA Enumerate ID command cycle time is defined as tPDA_DELAY. This time is longer than the normal MPC_Delay and",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 199,
      "source": "text",
      "content": "must be met in order to provide the DRAM time to latch the asserted DQ and complete the write operation to the PDA Enumerate ID",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 199,
      "source": "text",
      "content": "mode register (MR1:OP[3:0], prior to the next MPC PDA Enumerate ID command shown in Figure73.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 199,
      "source": "text",
      "content": "NOTE 9 To remove the DRAM from PDA Enumerate Programming Mode, send an Exit PDA Enumerate Programming MPC command,",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 199,
      "source": "text",
      "content": "OP[7:0]=0000 1010 . The Exit PDA Enumerate Programming Mode MPC command is never qualified by the DQ settings and is",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 199,
      "source": "text",
      "content": "applied to all DRAMs in the rank.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 199,
      "source": "text",
      "content": "NOTE 10 During the PDA Enumerate ID Programming mode, only one enumerate command is allowed to a device. Once the PDA Enumerate",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 199,
      "source": "text",
      "content": "ID is programmed, any change for the PDA Enumerate ID requires DRAM to enter into PDA Enumerate ID Programming mode.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 199,
      "source": "text",
      "content": "As an example, the following sequence to program the PDA Enumerate ID per device is as follows:",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 199,
      "source": "text",
      "content": "1 Send MPC with âEnter PDA Enumerate Programming Modeâ opcode",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 199,
      "source": "text",
      "content": "2 For (i = 0, i < MAX_DRAMS, i++)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 199,
      "source": "text",
      "content": "- Send PDA Enumerate ID with i in the opcode (4-bit value), with device iâs DQ signals low",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 199,
      "source": "text",
      "content": "3 Send MPC with âExit PDA Enumerate Programming Modeâ opcode",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 199,
      "source": "text",
      "content": "Figure73 shows a timing diagram for setting the PDA Enumerate ID value for one device. In this case",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 199,
      "source": "text",
      "content": "only one device is programmed prior to exiting PDA Enumerate Programming Mode, but many devices",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 199,
      "source": "text",
      "content": "may be programmed prior to exiting PDA Enumerate Programming Mode.",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 200,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 200,
      "source": "text",
      "content": "4.16.1 PDA Enumerate ID Programming (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 200,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tb+3 tb+4 tb+5 tc tc+1 tc+2 tc+3 tc+4 td td+1 td+2 td+3 te te+1 te+2 te+3 tf tf+1",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 200,
      "source": "text",
      "content": "CA[13:0] P PD roA g rE amnu mm in g PDA Enum ID P PD roA g rE amnu mm in g Valid Vali",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 200,
      "source": "text",
      "content": "CMD MPC DESDESDESDES MPC DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES MPC DES Valid",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 200,
      "source": "text",
      "content": "CS_n E Pn rote gr r aP mD mA i nE gn u Mm ode Set PDA Enum ID E Px roit g P raD mA m E inn gu m Mode",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 200,
      "source": "text",
      "content": "tMPC_Delay tPDA_DQS_DELAY t MPC_Delay",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 200,
      "source": "text",
      "content": "DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 200,
      "source": "text",
      "content": "NOTE 1 The timing diagram assumes preamble/postamble requirements for DQS.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 200,
      "source": "text",
      "content": "NOTE 2 The 2nd MPC command at tA+1 is assuming a multi-cycle command and the timings are adjusted to visually show separation between",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 200,
      "source": "text",
      "content": "spacing timings such as tMPC_Delay (which start at the end of a command cycle and end at the beginning of the next) and other timings",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 200,
      "source": "text",
      "content": "Figure 73 â Timing Diagram Showing PDA Enumerate Programming Mode Entry, Programming",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 200,
      "source": "text",
      "content": "of PDA Enumerate ID, and PDA Enumerate Programming Mode Exit",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 200,
      "source": "text",
      "content": "t0 ta ta+1 ta+2 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6 tc tc+1 tc+2 tc+3 tc+4 tc+5 tc+6 tc+7 td td+1 te te+1 te+",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 200,
      "source": "text",
      "content": "CA[13:0] PDA Enum PDA Enum",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 200,
      "source": "text",
      "content": "Programming PDA Enum ID Programming Valid Valid",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 200,
      "source": "text",
      "content": "CMD MPC DDEESSDESDES MPC DESDESDESDESDESDESDESDESDESDESDES MPC DES Valid DE",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 200,
      "source": "text",
      "content": "CS_n E Pn rote gr r aP mD mA i nE gn u Mm ode Set PDA Enum ID E Px roit g P raD mA m E inn gu m Mode",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 200,
      "source": "text",
      "content": "DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 200,
      "source": "text",
      "content": "Figure 74 â PDA Enumerate Programming Mode w/Continuous DQS Toggle Timing Diagram",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 201,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 201,
      "source": "text",
      "content": "4.16.1 PDA Enumerate ID Programming (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 201,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tb+3 tb+4 tb+5 tc tc+1 tc+2 tc+3 tc+4 td td+1 td+2 td+3 te te+1 te+2 te+3 tf",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 201,
      "source": "text",
      "content": "CA[13:0] P PD roA g rE amnu mm in g PDA Enum ID P PD roA g rE amnu mm in g Valid",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 201,
      "source": "text",
      "content": "CMD MPC DESDESDESDES MPC DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES MPC DES Va",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 201,
      "source": "text",
      "content": "CS_n E Pn rote gr r aP mD mA i nE gn u Mm ode Set PDA Enum ID E Px roit g P raD mA m E inn gu m Mode",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 201,
      "source": "text",
      "content": "DQS_t & DQS_c remain HIGH (driven or due to DQS_RTT_PARK)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 201,
      "source": "text",
      "content": "DQ DQ signals remain HIGH (driven or due to RTT_PARK)",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 201,
      "source": "text",
      "content": "DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 201,
      "source": "text",
      "content": "Figure 75 â Timing Diagram Showing âDonât Enumerateâ Case.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 201,
      "source": "text",
      "content": "4.16.2 PDA Select ID Operation",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 201,
      "source": "text",
      "content": "Once the PDA Enumerate IDâs have been programmed in all the DRAMs, the execution of future MPC/",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 201,
      "source": "text",
      "content": "MRW/VrefCA commands depend on the value of the PDA Select ID and the type of MPC command. If",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 201,
      "source": "text",
      "content": "the PDA Select ID is set to 1111 , all DRAMs will execute the command. For all MRW commands and",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 201,
      "source": "text",
      "content": "VrefCA commands, and some of the MPC commands (RTT_CA/CS/CK and RTT_PARK opcodes), the",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 201,
      "source": "text",
      "content": "PDA Select ID will be compared to the PDA Enumerate ID to determine if the DRAM will execute the",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 201,
      "source": "text",
      "content": "commands. For all other MPC commands (i.e., not the RTT_CA/CS/CK and RTT_PARK opcodes), the",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 201,
      "source": "text",
      "content": "DRAM will execute the command regardless of the PDA Select ID value.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 201,
      "source": "text",
      "content": "As an example, the following sequence could be used to program unique MR fields per device:",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 201,
      "source": "text",
      "content": "1 Send MPC with âPDA Select IDâ opcode, with encoding 0000 included in the opcode",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 201,
      "source": "text",
      "content": "2 Send MRWâs for field settings specific to Device 0000. this can be any number of MRWâs",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 201,
      "source": "text",
      "content": "3 Send MPC with âPDA Select IDâ opcode, with encoding 0001 included in the opcode",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 201,
      "source": "text",
      "content": "4 Send MRWâs for field settings specific to Device 0001. this can be any number of MRWâs",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 201,
      "source": "text",
      "content": "5 Repeat for any number of devices",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 201,
      "source": "text",
      "content": "6 Send MPC with âPDA Select IDâ opcode, with encoding 1111 included in the opcode to enable all DRAMs to",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 201,
      "source": "text",
      "content": "execute all MRW, VrefCA, and MPC commands.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 201,
      "source": "text",
      "content": "Figure76 shows an example sequencing of the programming of the PDA Select ID and MPC, VrefCA, or",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 202,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 202,
      "source": "text",
      "content": "4.16.2 PDA Enumerate ID Programming Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 202,
      "source": "text",
      "content": "t0 t1 t2 ta ta+1 ta+2 ta+3 ta+4 tb tb+1 tb+2 tb+3 tb+4 tc tc+1 tc+2 tc+3 tc+4 td td+1 td+1 td+2 td+3 te te+1 te+2 te+3 te+4 tf tf+1",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 202,
      "source": "text",
      "content": "CA[13:0] En Pt re or g MP raD om dA m e E inn gu m EnumPD erA a te ID E Px ri ot gP MrD a omA d m eEn inu gm SeP leD cA t ID OP Code SeP leD cA t ID Valid Valid",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 202,
      "source": "text",
      "content": "CMD MPC DESDESDES MPC DESDESDES MPC DESDESDES MPC DESDESDESVreA fN CY A M orP MC R, WDESDESDES MPC DES Valid",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 202,
      "source": "text",
      "content": "tMPC_Delay tPDA_Delay tMPC_Delay tMPC_Delay *NOTE 1 tMPC_Delay",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 202,
      "source": "text",
      "content": "ANY MPC or VrefCA Multi-Cycle CMD",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 202,
      "source": "text",
      "content": "NOTE 1 Commands used such as VREFCA or MRW have different command spacing requirements. Please refer to those specific sections in the",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 202,
      "source": "text",
      "content": "document for details.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 202,
      "source": "text",
      "content": "NOTE 2 ANY Multi-cycle MPC or VREFCA command spacing is measured from the last valid command cycle to the first following valid",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 202,
      "source": "text",
      "content": "command cycle, while standard command spacing goes from last valid command cycle to last valid command cycle. See Figure7 for",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 202,
      "source": "text",
      "content": "Figure 76 â Timing Diagram Showing Multi-Cycle MPC Command Sequencing with PDA",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 202,
      "source": "text",
      "content": "Enumerate & PDA Select ID",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 202,
      "source": "text",
      "content": "Table298 summarizes the electrical parameters associated with PDA Enumerate Programming Mode.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 202,
      "source": "text",
      "content": "Table 298 â PDA Parametric Timings",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 202,
      "source": "text",
      "content": "DDR5-3200 to 4800 DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 202,
      "source": "text",
      "content": "Parameter Symbol Units NOTE",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 202,
      "source": "text",
      "content": "PDA Enumerate ID Com-",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 202,
      "source": "text",
      "content": "mand to any other com- tPDA_DELAY - TBD - ns",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 202,
      "source": "text",
      "content": "Delay to rising strobe edge",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 202,
      "source": "text",
      "content": "used for sampling DQ tPDA_DQS_DELAY 5 18 TBD TBD ns 1",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 202,
      "source": "text",
      "content": "during PDA operation",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 202,
      "source": "text",
      "content": "DQ Setup Time during",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 202,
      "source": "text",
      "content": "tPDA_S 3 - TBD - nCK",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 202,
      "source": "text",
      "content": "tPDA_H 3 - TBD - nCK",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 202,
      "source": "text",
      "content": "NOTE 1 The range of tPDA_DQS_DELAY specifies the full range of when the minimum of 16 strobe edges can be sent by the host controller.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 203,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 203,
      "source": "text",
      "content": "4.17 Read Training Pattern",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 203,
      "source": "text",
      "content": "Training of the Memory Interface requires the ability to read a known pattern from the DRAM, prior to",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 203,
      "source": "text",
      "content": "enabling writes into the DRAM. Due to the increased frequencies supported by DDR5, a simple repeating",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 203,
      "source": "text",
      "content": "pattern will not be sufficient for read training. A Linear-Feedback Shift Register (LFSR) for a pattern",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 203,
      "source": "text",
      "content": "generator will also be required. The read training pattern is accessed when the host issues an MRR",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 203,
      "source": "text",
      "content": "command to the MR31 address, and CRC must be disabled prior to issue this command. In this case, the",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 203,
      "source": "text",
      "content": "returned data will be a pattern instead of the contents of a mode register. The timing of the read data return",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 203,
      "source": "text",
      "content": "is the same as for an MRR or Read command, including the operation of the strobes (DQSL_t, DQSL_c,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 203,
      "source": "text",
      "content": "DQSU_t, DQSU_c). The DRAM shall also support non-target ODT.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 203,
      "source": "text",
      "content": "An alternate continuous burst mode is available and is configured with MRW to MR25:OP[3]=1. Once this",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 203,
      "source": "text",
      "content": "mode is configured, any subsequent MRR (it does not need to be an explicit MRR to MR31) to that DRAM",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 203,
      "source": "text",
      "content": "will start the pattern output and will automatically continue to output the appropriate pattern until it is",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 203,
      "source": "text",
      "content": "stopped by either a system reset or issuing an MRW MR25:OP[3]=0 command that reverts it to the âMRR",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 203,
      "source": "text",
      "content": "command based (Default)â mode as shown in Figure80. Once the MR25:OP[3]=0 âMRR command based",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 203,
      "source": "text",
      "content": "(Default)â is registered by the DRAM, it will stop all pattern traffic by tCont_Exit. Since there is no min",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 203,
      "source": "text",
      "content": "time for tCont_Exit, the DRAM may stop the pattern prior to tCont_Exit, potentially truncating any current",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 203,
      "source": "text",
      "content": "burst pattern. To ensure that the DRAMâs state-machine doesnât get into some meta-stability while turning",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 203,
      "source": "text",
      "content": "off the output pattern, the host must issue a second MR25:OP[3]=0 âMRR command based (Default)â after",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 203,
      "source": "text",
      "content": "waiting tMRR, which will then start tCont_Exit_delay. After tCont_Exit_delay has expired, any other",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 203,
      "source": "text",
      "content": "valid command is then legal. All Read Training Patterns (modes) are supported in continuous burst mode.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 203,
      "source": "text",
      "content": "The host shall disable Read CRC, if enabled, prior to using continuous burst mode.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 203,
      "source": "text",
      "content": "Prior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR Command",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 203,
      "source": "text",
      "content": "Based mode), the initial seed value will need to be programmed in MR26-MR30 else the power on default",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 203,
      "source": "text",
      "content": "values will be used.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 203,
      "source": "text",
      "content": "The default value for the Read Pattern Data0/LFSR0 (MR26) register setting is: 0x5A and the default",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 203,
      "source": "text",
      "content": "value for the Read Pattern Data1/LFSR1 (MR27) register setting is: 0x3C. The Read Pattern Invert",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 203,
      "source": "text",
      "content": "(MR28, MR29) register settings default to 0. The Read LFSR Assignments (MR30) register setting",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 203,
      "source": "text",
      "content": "The DRAM will not store the current LFSR state when exiting the Continuous Burst Output Mode and",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 203,
      "source": "text",
      "content": "may clear the pattern values stored in MR26-MR30, therefore any subsequent pattern reads will require the",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 203,
      "source": "text",
      "content": "host to reprogram the seed, pattern, inversion and LFSR assignments in MR26-MR30.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 203,
      "source": "text",
      "content": "The Read Training Pattern has 2 primary supported modes of operation. One of the modes is referred to as",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 203,
      "source": "text",
      "content": "the serial format. The second mode is LFSR mode. The LFSR mode is required due to the higher",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 203,
      "source": "text",
      "content": "frequency bus operation for DDR5. There is a secondary mode associated with the LFSR mode, which",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 203,
      "source": "text",
      "content": "enables the generation of a simple high frequency clock pattern instead of the LFSR pattern. The Read",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 203,
      "source": "text",
      "content": "Training Pattern is a full BL16 pattern for each MRR command issued to the Read Training Pattern",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 203,
      "source": "text",
      "content": "Only BL16 Mode is supported by the Read Training Pattern and it should not be disturbed by an ACT",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 203,
      "source": "text",
      "content": "command until the completion of training.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 203,
      "source": "text",
      "content": "Table 299 â Read Training Pattern Address",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 203,
      "source": "text",
      "content": "MR Address Operating Mode Description",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 203,
      "source": "text",
      "content": "This MR address is reserved. There are no specific register fields",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 203,
      "source": "text",
      "content": "associated with this address. In response to the MRR to this",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 203,
      "source": "text",
      "content": "MR31 Read Training Pattern",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 203,
      "source": "text",
      "content": "address the DRAM will send the BL16 read training pattern. All 8",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 203,
      "source": "text",
      "content": "bits associated with this MR address are reserved.",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 204,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 204,
      "source": "text",
      "content": "4.17.1 Introduction (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 204,
      "source": "text",
      "content": "Table300 shows the MR field and encodings for the Read Training Pattern format settings.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 204,
      "source": "text",
      "content": "Table 300 â Read Training Mode Settings",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 204,
      "source": "text",
      "content": "MR Address Operating Mode Description",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 204,
      "source": "text",
      "content": "MR25 OP[0] Read Training Pattern Format B",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 204,
      "source": "text",
      "content": "MR25 OP[1] LFSR0 Pattern Option B",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 204,
      "source": "text",
      "content": "MR25 OP[2] LFSR1 Pattern Option B",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 204,
      "source": "text",
      "content": "0 : MRR command based (Default)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 204,
      "source": "text",
      "content": "MR25 OP[3] Continuous Burst Mode B",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 204,
      "source": "text",
      "content": "1 : Continuous Burst Output",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 204,
      "source": "text",
      "content": "The default value for the Read Training Pattern Format register setting is: 0x0.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 204,
      "source": "text",
      "content": "For Serial Read Training Pattern Format mode, the following Mode Registers are programmed with the",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 204,
      "source": "text",
      "content": "data pattern. There are two 8-bit registers to provide a 16 UI pattern length and two 8-bit registers to",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 204,
      "source": "text",
      "content": "provide up to x16 data width for per-DQ-lane inversion.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 204,
      "source": "text",
      "content": "The LFSR mode requires an 8-bit Mode Register to program the seed for the 8-bit LFSR. The details of the",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 204,
      "source": "text",
      "content": "LFSR polynomial and outputs are explained in the following section. The Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 204,
      "source": "text",
      "content": "and Read Pattern Data1/LFSR1 registers are re-purposed to program the LFSR seed when the Read",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 204,
      "source": "text",
      "content": "Training Pattern Format is set to LFSR.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 204,
      "source": "text",
      "content": "Table 301 â Read Pattern Data0 / LFSR0",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 204,
      "source": "text",
      "content": "MR Address MRW OP OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 204,
      "source": "text",
      "content": "MR26 UI 7 6 5 4 3 2 1 0",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 204,
      "source": "text",
      "content": "The default value for the Read Pattern Data0/LFSR0 register setting is: 0x5A.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 204,
      "source": "text",
      "content": "Table 302 â Read Pattern Data1 / LFSR1",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 204,
      "source": "text",
      "content": "MR Address MRW OP OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 204,
      "source": "text",
      "content": "MR27 UI 15 14 13 12 11 10 9 8",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 204,
      "source": "text",
      "content": "The default value for the Read Pattern Data1/LFSR1 register setting is: 0x3C.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 204,
      "source": "text",
      "content": "The values for the Read Pattern Data0/LFSR0 and Read Pattern Data1/LFSR1 registers may be",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 204,
      "source": "text",
      "content": "restored to the default values under the following conditions:",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 204,
      "source": "text",
      "content": "â¢ Exiting Continuous Burst Output Mode",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 204,
      "source": "text",
      "content": "If any of the above conditions occur, the Host will need to reprogram the contents of MR26 and MR27,",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 204,
      "source": "text",
      "content": "prior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR Command",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 204,
      "source": "text",
      "content": "In both cases, when the Read Training Pattern Format is set to Serial mode or LFSR mode, the Read",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 204,
      "source": "text",
      "content": "Pattern Invert - Lower DQ Bits and Read Pattern Invert - Upper DQ Bits settings will additionally",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 204,
      "source": "text",
      "content": "invert the pattern, per DQ bit. The Read Pattern Invert - Lower DQ Bits register will apply to x4, x8, and",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 204,
      "source": "text",
      "content": "x16 devices. The Read Pattern Invert - Upper DQ Bits register only applies to x16 devices, for the upper",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 205,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 205,
      "source": "text",
      "content": "4.17.1 Introduction (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 205,
      "source": "text",
      "content": "Table 303 â Read Pattern Invert â Lower DQ Bits",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 205,
      "source": "text",
      "content": "MR Address MRW OP OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 205,
      "source": "text",
      "content": "MR28 DQ Invert DQL7 DQL6 DQL5 DQL4 DQL3 DQL2 DQL1 DQL0",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 205,
      "source": "text",
      "content": "The default value for the Read Pattern Invert - Lower DQ Bits register setting is: 0x00.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 205,
      "source": "text",
      "content": "Table 304 â Read Pattern Invert â Upper DQ Bits",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 205,
      "source": "text",
      "content": "MR Address MRW OP OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 205,
      "source": "text",
      "content": "MR29 DQ Invert DQU7 DQU6 DQU5 DQU4 DQU3 DQU2 DQU1 DQU0",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 205,
      "source": "text",
      "content": "The default value for the Read Pattern Invert - Upper DQ Bits register setting is: 0x00.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 205,
      "source": "text",
      "content": "The values for both Read Pattern Invert - Lower and Upper DQ Bit registers may be restored to the",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 205,
      "source": "text",
      "content": "default values under the following conditions:",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 205,
      "source": "text",
      "content": "â¢ Exiting Continuous Burst Output Mode",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 205,
      "source": "text",
      "content": "If any of the above conditions occur, the Host will need to reprogram the contents of MR28 and MR29 if",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 205,
      "source": "text",
      "content": "non-default values are desired, prior to utilizing either read training pattern mode (Continuous Burst",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 205,
      "source": "text",
      "content": "Output mode or MRR Command Based mode).",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 205,
      "source": "text",
      "content": "A value of 0 in any bit location of the Read Pattern Invert - Lower DQ Bits or Read Pattern Invert -",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 205,
      "source": "text",
      "content": "Upper DQ Bits registers will leave the pattern un-inverted for the associated DQ. A value of 1 in any bit",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 205,
      "source": "text",
      "content": "location of the Read Pattern Invert - Lower DQ Bits or Read Pattern Invert - Upper DQ Bits registers",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 205,
      "source": "text",
      "content": "will invert the pattern for the associated DQ.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 205,
      "source": "text",
      "content": "4.17.2 LFSR Pattern Generation",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 205,
      "source": "text",
      "content": "The LFSR is an 8-bit Galois LFSR. The polynomial for the Galois LFSR is x8+x6+x5+x4+1. Figure77",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 205,
      "source": "text",
      "content": "shows the logic to implement the LFSR. The numbered locations within the shift register show the",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 205,
      "source": "text",
      "content": "mapping of the seed/state positions within the register. There are two instances of the same LFSR",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 205,
      "source": "text",
      "content": "polynomial. These two instances will have unique seeds/states and supply patterns to any of the DQ",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 205,
      "source": "text",
      "content": "7 6 5 4 3 2 1 0 Output",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 205,
      "source": "text",
      "content": "Figure 77 â Read Training Pattern LFSR",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 205,
      "source": "text",
      "content": "The seed location in the figure clarifies the mapping for the Read Pattern Data0/LFRS0 and Read",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 205,
      "source": "text",
      "content": "Pattern Data1/LFSR1 mode registers relative to the LFSR logic. The LFSR output is directed to any",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 205,
      "source": "text",
      "content": "number of the DQ outputs, depending on the LFSR assignment programming. These assignments between",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 205,
      "source": "text",
      "content": "LFSR0 and LFSR1 to each DQ output will create a unique pattern sequence for better coverage of DQ to",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 205,
      "source": "text",
      "content": "DQ crosstalk interactions. The LFSR assignments are programmed according to Figure77.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 206,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 206,
      "source": "text",
      "content": "4.17.2 LFSR Pattern Generation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 206,
      "source": "text",
      "content": "Table 305 â Read LFSR Assignments",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 206,
      "source": "text",
      "content": "MR Address MRW OP MR Setting",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 206,
      "source": "text",
      "content": "0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 206,
      "source": "text",
      "content": "1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 206,
      "source": "text",
      "content": "0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 206,
      "source": "text",
      "content": "1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 206,
      "source": "text",
      "content": "0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 206,
      "source": "text",
      "content": "1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 206,
      "source": "text",
      "content": "0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 206,
      "source": "text",
      "content": "1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 206,
      "source": "text",
      "content": "0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 206,
      "source": "text",
      "content": "1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 206,
      "source": "text",
      "content": "0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 206,
      "source": "text",
      "content": "1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 206,
      "source": "text",
      "content": "0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 206,
      "source": "text",
      "content": "1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 206,
      "source": "text",
      "content": "0B: Read Pattern Data0/LFSR0",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 206,
      "source": "text",
      "content": "1B: Read Pattern Data1/LFSR1",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 206,
      "source": "text",
      "content": "The default value for the Read LFSR Assignments register setting is: 0xFE.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 206,
      "source": "text",
      "content": "The values for the Read LFSR Assignments register may be restored to the default values under the",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 206,
      "source": "text",
      "content": "following conditions:",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 206,
      "source": "text",
      "content": "â¢ Exiting Continuous Burst Output Mode",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 206,
      "source": "text",
      "content": "If any of thse conditions occur, the Host will need to reprogram the contents of MR30 if non-default values",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 206,
      "source": "text",
      "content": "are desired, prior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 206,
      "source": "text",
      "content": "Command Based mode).",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 206,
      "source": "text",
      "content": "The LFSR output will change at the UI frequency, producing a new output value on every UI. The LFSR",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 206,
      "source": "text",
      "content": "will only change state to support the read data after the MRR to the specific (MR31) Read Training Pattern",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 206,
      "source": "text",
      "content": "address. When there are no MRR accesses to the (MR31) Read Training Pattern address, the LFSR will",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 206,
      "source": "text",
      "content": "retain its previous state (from the end of the previous Read Training Pattern MRR access completion).",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 206,
      "source": "text",
      "content": "Therefore, the full state space of the LFSR may be traversed through a series of 16 MRR commands, each",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 206,
      "source": "text",
      "content": "of which accesses 16 UIâs of LFSR output. The BL for the LFSR data will always be BL16. The state of",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 206,
      "source": "text",
      "content": "the LFSR can also be changed by sending a new MRW command to reset the LFSR0 and LFSR1 seed",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 206,
      "source": "text",
      "content": "mode registers (MR26 and MR27) or through the reset conditions listed for those registers. A setting of",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 206,
      "source": "text",
      "content": "0x00 in either of the LFSR seed registers (MR26 and MR27) will not produce a pattern with any",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 206,
      "source": "text",
      "content": "transitions to 1. When set to this value the LFSR will produce a constant 0 pattern.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 206,
      "source": "text",
      "content": "When the LFSR0 Pattern Option MR25:OP[1] is set to 1, the pattern that is supplied by the DRAM is a",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 206,
      "source": "text",
      "content": "high frequency clock pattern, instead of the LFSR. This clock pattern is sent only to the DQ signals that",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 206,
      "source": "text",
      "content": "have a setting of 0 in the corresponding DQ Opcode location in the Read LFSR Assignments register.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 206,
      "source": "text",
      "content": "The first UI of the pattern will have a value of 0. The second UI will have a value of 1, and this will",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 206,
      "source": "text",
      "content": "continue to toggle for each subsequent UI.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 207,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 207,
      "source": "text",
      "content": "4.17.2 LFSR Pattern Generation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 207,
      "source": "text",
      "content": "When the LFSR1 Pattern Option MR25:OP[2] is set to 1, the pattern that is supplied by the DRAM is a",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 207,
      "source": "text",
      "content": "high frequency clock pattern, instead of the LFSR. This clock pattern is sent only to the DQ signals that",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 207,
      "source": "text",
      "content": "have a setting of 1 in the corresponding DQ Opcode location in the Read LFSR Assignments register.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 207,
      "source": "text",
      "content": "The first UI of the pattern will have a value of 0. The second UI will have a value of 1, and this will",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 207,
      "source": "text",
      "content": "continue to toggle for each subsequent UI.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 207,
      "source": "text",
      "content": "The state of the LFSR will not change when an MRR to MR31 occurs if the associated LFSR Pattern",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 207,
      "source": "text",
      "content": "Option is set to 1 in MR25[1] for LFSR0 or MR25[2] for LFSR1, designating the clock pattern. The state",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 207,
      "source": "text",
      "content": "of both LFSR0 and LFSR1 will also not change when an MRR to MR31 occurs if the serial mode is",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 207,
      "source": "text",
      "content": "selected by setting MR25[0] = 0. The Read LFSR Assignments settings have no impact on whether or not",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 207,
      "source": "text",
      "content": "the LFSR state progresses with each MRR to MR31. Only the Read Training Pattern Format and LFSR",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 207,
      "source": "text",
      "content": "Pattern Option settings determine whether the LFSR is actively computing next states.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 207,
      "source": "text",
      "content": "4.17.3 Read Training Pattern Examples",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 207,
      "source": "text",
      "content": "Table306 shows the bit sequence of the Read Training Pattern, for the following programming:",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 207,
      "source": "text",
      "content": "Read Training Pattern Format = 0 (Serial)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 207,
      "source": "text",
      "content": "LFSR0 Pattern Option = 0 (These are donât cares when in Serial Read Training Pattern Format)",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 207,
      "source": "text",
      "content": "LFSR1 Pattern Option = 0 (These are donât cares when in Serial Read Training Pattern Format)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 207,
      "source": "text",
      "content": "Read Pattern Data0/LFSR0 = 0x1C",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 207,
      "source": "text",
      "content": "Read Pattern Data1/LFSR1 = 0x59",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 207,
      "source": "text",
      "content": "Read Pattern Invert - Lower DQ Bits = 0x55",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 207,
      "source": "text",
      "content": "Read Pattern Invert - Upper DQ Bits = 0x55",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 207,
      "source": "text",
      "content": "Table 306 â Serial Bit Sequence Example",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 207,
      "source": "text",
      "content": "15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQL0 1 (Yes) 1 0 1 0 0 1 1 0 1 1 1 0 0 0 1 1",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQL1 0 (No) 0 1 0 1 1 0 0 1 0 0 0 1 1 1 0 0",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQL2 1 (Yes) 1 0 1 0 0 1 1 0 1 1 1 0 0 0 1 1",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQL3 0 (No) 0 1 0 1 1 0 0 1 0 0 0 1 1 1 0 0",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQL4 1 (Yes) 1 0 1 0 0 1 1 0 1 1 1 0 0 0 1 1",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQL5 0 (No) 0 1 0 1 1 0 0 1 0 0 0 1 1 1 0 0",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQL6 1 (Yes) 1 0 1 0 0 1 1 0 1 1 1 0 0 0 1 1",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQL7 0 (No) 0 1 0 1 1 0 0 1 0 0 0 1 1 1 0 0",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQU0 1 (Yes) 1 0 1 0 0 1 1 0 1 1 1 0 0 0 1 1",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQU1 0 (No) 0 1 0 1 1 0 0 1 0 0 0 1 1 1 0 0",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQU2 1 (Yes) 1 0 1 0 0 1 1 0 1 1 1 0 0 0 1 1",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQU3 0 (No) 0 1 0 1 1 0 0 1 0 0 0 1 1 1 0 0",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQU4 1 (Yes) 1 0 1 0 0 1 1 0 1 1 1 0 0 0 1 1",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQU5 0 (No) 0 1 0 1 1 0 0 1 0 0 0 1 1 1 0 0",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQU6 1 (Yes) 1 0 1 0 0 1 1 0 1 1 1 0 0 0 1 1",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 207,
      "source": "text",
      "content": "DQU7 0 (No) 0 1 0 1 1 0 0 1 0 0 0 1 1 1 0 0",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 208,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 208,
      "source": "text",
      "content": "4.17.3 Read Training Pattern Examples (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 208,
      "source": "text",
      "content": "Table307 shows the bit sequence of the Read Training Pattern, for the following programming:",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 208,
      "source": "text",
      "content": "Read Training Pattern Format = 1 (LFSR)",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 208,
      "source": "text",
      "content": "LFSR0 Pattern Option = 0",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 208,
      "source": "text",
      "content": "LFSR1 Pattern Option = 0",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 208,
      "source": "text",
      "content": "Read Pattern Data0/LFSR0 = 0x5A",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 208,
      "source": "text",
      "content": "Read Pattern Data1/LFSR1 = 0x3C",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 208,
      "source": "text",
      "content": "Read LFSR Assignments = 0xFE",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 208,
      "source": "text",
      "content": "Read Pattern Invert - Lower DQ Bits = 0x00",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 208,
      "source": "text",
      "content": "Read Pattern Invert - Upper DQ Bits = 0xFF",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 208,
      "source": "text",
      "content": "Table 307 â LFSR Bit Sequence Example 1",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 208,
      "source": "text",
      "content": "15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQL0 0 (No) 0 0 0 1 1 0 0 0 0 0 0 1 1 1 0 1 0",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQL1 0 (No) 1 0 1 1 1 1 0 1 1 0 1 1 1 1 1 0 0",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQL2 0 (No) 1 0 1 1 1 1 0 1 1 0 1 1 1 1 1 0 0",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQL3 0 (No) 1 0 1 1 1 1 0 1 1 0 1 1 1 1 1 0 0",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQL4 0 (No) 1 0 1 1 1 1 0 1 1 0 1 1 1 1 1 0 0",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQL5 0 (No) 1 0 1 1 1 1 0 1 1 0 1 1 1 1 1 0 0",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQL6 0 (No) 1 0 1 1 1 1 0 1 1 0 1 1 1 1 1 0 0",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQL7 0 (No) 1 0 1 1 1 1 0 1 1 0 1 1 1 1 1 0 0",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQU0 1 (Yes) 0 1 1 0 0 1 1 1 1 1 1 0 0 0 1 0 1",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQU1 1 (Yes) 1 1 0 0 0 0 1 0 0 1 0 0 0 0 0 1 1",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQU2 1 (Yes) 1 1 0 0 0 0 1 0 0 1 0 0 0 0 0 1 1",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQU3 1 (Yes) 1 1 0 0 0 0 1 0 0 1 0 0 0 0 0 1 1",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQU4 1 (Yes) 1 1 0 0 0 0 1 0 0 1 0 0 0 0 0 1 1",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQU5 1 (Yes) 1 1 0 0 0 0 1 0 0 1 0 0 0 0 0 1 1",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQU6 1 (Yes) 1 1 0 0 0 0 1 0 0 1 0 0 0 0 0 1 1",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 208,
      "source": "text",
      "content": "DQU7 1 (Yes) 1 1 0 0 0 0 1 0 0 1 0 0 0 0 0 1 1",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 209,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 209,
      "source": "text",
      "content": "4.17.3 Read Training Pattern Examples (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 209,
      "source": "text",
      "content": "Table308 shows the bit sequence of the Read Training Pattern, for the following programming:",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 209,
      "source": "text",
      "content": "Read Training Pattern Format = 1 (LFSR)",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 209,
      "source": "text",
      "content": "LFSR0 Pattern Option = 0",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 209,
      "source": "text",
      "content": "LFSR1 Pattern Option = 1 (Clock Pattern Option)",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 209,
      "source": "text",
      "content": "Read Pattern Data0/LFSR0 = 0x00 (When the LFSR seed is set to 0, this produces a constant 0 pattern)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 209,
      "source": "text",
      "content": "Read Pattern Data1/LFSR1 = 0x3C (This value is a donât care when LFSR1 Pattern Option = 1)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 209,
      "source": "text",
      "content": "Read LFSR Assignments = 0x04",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 209,
      "source": "text",
      "content": "Read Pattern Invert - Lower DQ Bits = 0xFB",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 209,
      "source": "text",
      "content": "Read Pattern Invert - Upper DQ Bits = 0xFB",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 209,
      "source": "text",
      "content": "Table 308 â LFSR Bit Sequence Example 2",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 209,
      "source": "text",
      "content": "15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQL0 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQL1 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQL2 0 (No) 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQL3 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQL4 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQL5 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQL6 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQL7 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQU0 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQU1 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQU2 0 (No) 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQU3 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQU4 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQU5 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQU6 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 209,
      "source": "text",
      "content": "DQU7 1 (Yes) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 210,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 210,
      "source": "text",
      "content": "4.17.4 Read Training Pattern Timing Diagrams",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 210,
      "source": "text",
      "content": "The timing of the data return and strobe sequence should match that of a Read operation. The timing of the",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 210,
      "source": "text",
      "content": "Read Training Pattern will be similar to the MRR operation, with the exception that the MRR to the",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 210,
      "source": "text",
      "content": "address that invokes the Read Training Pattern will be a full BL16 pattern. The timing between MRR",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 210,
      "source": "text",
      "content": "commands to access the Read Training Pattern is defined as tMRR_p, which supports back to back data",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 210,
      "source": "text",
      "content": "patterns. This is faster than a normal MRR to MRR condition which is defined as tMRR.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 210,
      "source": "text",
      "content": "Figure78 shows the general timing sequence for an MRR that accesses the Read Training Pattern:",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 210,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 210,
      "source": "text",
      "content": "CMD MRR DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 210,
      "source": "text",
      "content": "DQ D0 D1 D2D13D14D15",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 210,
      "source": "text",
      "content": "NOTE The Read Training Pattern shall align to the DDR5 preamble timings.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 210,
      "source": "text",
      "content": "Figure 78 â Timing Diagram for Read Training Pattern",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 210,
      "source": "text",
      "content": "The Read Training Pattern must also support back to back traffic, for any number of MRR commands",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 210,
      "source": "text",
      "content": "sequenced every 8 tCK. Figure79 shows a back to back pattern example:",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 210,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 te te+1 te+2 te+3 tf tf+1 tf+2 tf+3 tf+4 tf+5",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 210,
      "source": "text",
      "content": "CA[13:0] BA,BG MRA BA,BG MRA BA,BG MRA",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 210,
      "source": "text",
      "content": "CMD MRR DESDESDESDES MRR DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES MRR DESDESDE",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 210,
      "source": "text",
      "content": "(Read Pattern) (Read Pattern) (Any Other)",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 210,
      "source": "text",
      "content": "DQ D0 D1 D2D13D14D15D0 D1 D2D11D12D13D14D15",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 210,
      "source": "text",
      "content": "NOTE The Read Training Pattern shall align to the DDR5 preamble timings.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 210,
      "source": "text",
      "content": "Figure 79 â Timing Diagram for Back to Back Read Training Patterns",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 210,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6 tc tc+1 tc+2 td td+1 td+2 te te+1 te+2 tf tf+1 tf+2 tg tg+1",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 210,
      "source": "text",
      "content": "CA[13:0] BA,BGMM RR 2A 5 BA,BG MRA BA,BG MM RR 2A 5 BA,BG MM RR 2A 5 Valid Valid",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 210,
      "source": "text",
      "content": "RL tMRW tCont_Exit_Delay",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 210,
      "source": "text",
      "content": "CMD MRW DESDESDESDES MRR DESDESDESDESDESDESDESDES MRW DES MRW DESDESDESDESDESDESDES Valid",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 210,
      "source": "text",
      "content": "(Enter Continuous) (Exit Continuous) (Exit Continuous)",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 210,
      "source": "text",
      "content": "DQ D0 D1 D2D13D14D15D0D1 D2D13D14D15D0 D1 D2D13D14D15D0D1 D2D13D14D15",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 210,
      "source": "text",
      "content": "NOTE The Read Training Pattern shall align to the DDR5 preamble timings and will exit after the MRW (Continuous Exit encoding) has been",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 210,
      "source": "text",
      "content": "received but before tCont_Exit has expired. During tCont_Exit, the data output may not follow the read pattern data.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 210,
      "source": "text",
      "content": "Figure 80 â Timing Diagram for Continuous Burst Mode Read Training Patterns",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 211,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 211,
      "source": "text",
      "content": "4.17.4 Read Training Pattern Timing Diagrams (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 211,
      "source": "text",
      "content": "Table 309 â Timing Parameters for Read Training Patterns",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 211,
      "source": "text",
      "content": "Parameter Symbol Min Max Units Notes",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 211,
      "source": "text",
      "content": "Registration of MRW Continuous Burst tCont_Exit+",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 211,
      "source": "text",
      "content": "tCont_Exit_Delay - ns",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 211,
      "source": "text",
      "content": "Mode Exit to next valid command delay tMRW",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 211,
      "source": "text",
      "content": "Registration of MRW Continuous Burst",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 211,
      "source": "text",
      "content": "tCont_Exit - RL+BL/2+10nCK ns",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 211,
      "source": "text",
      "content": "Mode Exit to end of training mode",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 211,
      "source": "text",
      "content": "4.18 Read Preamble Training Mode",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 211,
      "source": "text",
      "content": "Read preamble training supports read leveling of the host receiver timings. This mode supports MRR",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 211,
      "source": "text",
      "content": "transactions that access the Read Training Pattern, and cannot be used during any other data transactions.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 211,
      "source": "text",
      "content": "Just like Read Training Pattern, Read Preamble Training needs to be entered with CRC disabled. Read",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 211,
      "source": "text",
      "content": "preamble training changes the read strobe behavior such that the strobes are always driven by the DRAM,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 211,
      "source": "text",
      "content": "and only toggle during a 1tCK preamble plus the actual burst of the read data. There is no toggle during",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 211,
      "source": "text",
      "content": "postamble time. This mode enables the host to detect the timing of when the first data and associated strobe",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 211,
      "source": "text",
      "content": "is returned after a read command.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 211,
      "source": "text",
      "content": "4.18.2 Entry and Exit for Preamble Training Mode",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 211,
      "source": "text",
      "content": "The DRAM enters Read Preamble Training Mode by setting MR2:OP[0] = 1. Read Preamble Training",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 211,
      "source": "text",
      "content": "Mode is exited by setting MR2:OP[0] = 0. Read Preamble Training should not be disturbed by an ACT",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 211,
      "source": "text",
      "content": "command until the completion of the training.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 211,
      "source": "text",
      "content": "Table 310 â MR2 Register Information â for Reference Only",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 211,
      "source": "text",
      "content": "See Section3.5.4 for Details",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 211,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 211,
      "source": "text",
      "content": "Internal Write Device 15 Assertion Saving",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 211,
      "source": "text",
      "content": "RFU 2N Mode Leveling Preamble",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 211,
      "source": "text",
      "content": "Timing MPSM Duration Mode",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 211,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 211,
      "source": "text",
      "content": "Read 0B: Normal Mode (Default)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 211,
      "source": "text",
      "content": "Preamble Training 1B: Read Preamble Training",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 211,
      "source": "text",
      "content": "4.18.3 Preamble Training Mode Operation",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 211,
      "source": "text",
      "content": "Once the DRAM is placed in Read Preamble Training Mode, the only data transactions supported are",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 211,
      "source": "text",
      "content": "MRR commands. All non-data commands, such as MRW, are still supported in this mode. Once READ",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 211,
      "source": "text",
      "content": "Preamble Training is enabled, the device will drive DQS_t LOW and DQS_c HIGH within tSDOn and",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 211,
      "source": "text",
      "content": "remain at these levels until an MRR command is issued.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 211,
      "source": "text",
      "content": "During read preamble training, a 1 tCK preamble will be used instead of the programmed DQS preamble",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 211,
      "source": "text",
      "content": "setting. Once the MRR command is issued, the device will drive DQS_t/DQS_c after CL-tRPRE (where",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 211,
      "source": "text",
      "content": "tRPRE=1CK), like a normal READ burst with the Read DQS Offset setting programmed in MR40 applied.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 211,
      "source": "text",
      "content": "In response to the MRR to the designated Read Training Pattern Address, the device must also drive the",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 211,
      "source": "text",
      "content": "DQ pattern as per the Read Pattern configuration while in this mode. The MRR commands may be",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 211,
      "source": "text",
      "content": "sequenced to enable back to back bursts on the DQ bus.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 211,
      "source": "text",
      "content": "Read preamble training mode is exited within tSDOff after setting MR2:OP[0].",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 212,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 212,
      "source": "text",
      "content": "4.18.3 Preamble Training Mode Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 212,
      "source": "text",
      "content": "Figure81 shows the timing for the strobe driven differential low after Read Preamble Training Mode is",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 212,
      "source": "text",
      "content": "enabled, and also shows the strobe timings including a 1tCK Preamble, after an MRR command to access",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 212,
      "source": "text",
      "content": "the Read Training Pattern:",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 212,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 tb tb+1 tb+2 tc tc+1 tc+2 td td+1 td+2 td+3 td+4 td+5 te te+1 te+2 te+3",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 212,
      "source": "text",
      "content": "CA[13:0] BA,BGM OR PA, BA,BG MRA BA,BGM OR PA,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 212,
      "source": "text",
      "content": "CMD MRW DESDESDESDESDESDES MRR DESDESDESDESDESDESDESDESDESDES MRW DESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 212,
      "source": "text",
      "content": "Read Preamble Training Mode = Enable: MR2[OP0] = 1 Read Preamble Training Mode = Disable: MR2[OP0] = 0",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 212,
      "source": "text",
      "content": "DQ D0 D1 D2 D13 D14D15",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 212,
      "source": "text",
      "content": "Figure 81 â Timing Diagram for Read Preamble Training Mode Entry, Read Training Pattern",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 212,
      "source": "text",
      "content": "Access and Read Preamble Training Mode Exit",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 212,
      "source": "text",
      "content": "Table 311 â Timing Parameters for Preamble Training Mode",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 212,
      "source": "text",
      "content": "Parameter Symbol Min Max",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 212,
      "source": "text",
      "content": "Delay from MRW Command",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 212,
      "source": "text",
      "content": "tSDOn - Max(12nCK, 20ns)",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 212,
      "source": "text",
      "content": "Delay from MRW Command",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 212,
      "source": "text",
      "content": "tSDOff - Max(12nCK, 20ns)",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 212,
      "source": "text",
      "content": "4.19 CA Training Mode (CATM)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 212,
      "source": "text",
      "content": "The CA Training Mode is a method to facilitate the loopback of a logical combination of the sampled",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 212,
      "source": "text",
      "content": "CA[13:0] signals. In this mode, the CK is running, and the CS_n qualifies when the CK samples the CA",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 212,
      "source": "text",
      "content": "signals. A loopback equation that includes all the CA signals results in an output value that is sent",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 212,
      "source": "text",
      "content": "asynchronously on the DQ signals back to the host memory controller. The host timings between CS_n,",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 212,
      "source": "text",
      "content": "CK, and CA[13:0] signals can then be optimized for proper alignment. When the DRAM is in this mode,",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 212,
      "source": "text",
      "content": "no functional commands are executed in the DRAM. The functional command interface is restored only",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 212,
      "source": "text",
      "content": "after exiting this mode, which requires a CS_n assertion of two or more consecutive tCK. Prior to entering",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 212,
      "source": "text",
      "content": "the CA Training Mode, the CS_n signal must be aligned to the CK to meet the CS_n to CK timing",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 212,
      "source": "text",
      "content": "specifications. This assumes that CS Training has been completed to determine the correct CS_n timings",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 212,
      "source": "text",
      "content": "4.19.2 Entry and Exit for CA Training Mode",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 212,
      "source": "text",
      "content": "The CA Training Mode is enabled through an MPC command, with the opcode designated for CA Training",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 212,
      "source": "text",
      "content": "Mode Entry. Once this MPC command has executed no other commands will be interpreted by the DRAM.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 212,
      "source": "text",
      "content": "Only the sampling of the CA signals, evaluation of the XOR result, and loop back to the DQâs will occur.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 212,
      "source": "text",
      "content": "While in CA Training Mode, the CS_n signal will only assert for a single tCK at a time. The maximum",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 212,
      "source": "text",
      "content": "sampling rate on the CA signals will be every 4tCK.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 212,
      "source": "text",
      "content": "The CA Training Mode is disabled by asserting CS_n for 2 or more cycles in a row, while sending a NOP",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 212,
      "source": "text",
      "content": "command on the CA bus.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 213,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 213,
      "source": "text",
      "content": "4.19.3 CA Training Mode (CATM) Operation",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 213,
      "source": "text",
      "content": "In CA Training Mode, the CA values are sampled in the same way as for functional operation, where the",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 213,
      "source": "text",
      "content": "CS_n qualifies which cycle the sampling occurs in, and the sample is captured by the rising CK edge.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 213,
      "source": "text",
      "content": "Unlike functional operation, there is no concept of multiple cycle commands in CA Training Mode.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 213,
      "source": "text",
      "content": "Sampling of the CA signals ONLY occurs when CS_n is asserted. Once the CA signals are sampled, the",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 213,
      "source": "text",
      "content": "values are XORâd to produce an output value. This output value is driven on all the DQ pins, as a pseudo-",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 213,
      "source": "text",
      "content": "static value. These output values will be held until the next sample is captured on the CA bus, according to",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 213,
      "source": "text",
      "content": "During CA Training Mode the CA ODT is enabled as for functional operation. The VrefCA is Group",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 213,
      "source": "text",
      "content": "According to the functional setting. The timing requirements for the CA bus, CK_t, CK_c, and CS_n are",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 213,
      "source": "text",
      "content": "the same as for functional operation.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 213,
      "source": "text",
      "content": "The delay from when the CA signals are sampled during the CS_n assertion and when the output of the",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 213,
      "source": "text",
      "content": "XOR computation is driven on the DQ pins is specified as t , as shown in the Figure82. CS_n",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 213,
      "source": "text",
      "content": "shall be asserted every 4tCK or with greater than 4tCK separation between assertions, and thus the CA",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 213,
      "source": "text",
      "content": "XOR output shall transition every 4tCK or greater. Figure82 demonstrates an example where two CS_n",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 213,
      "source": "text",
      "content": "assertions occur with a separation of 4tCK. The DRAM will exit CA Training Mode when the CS_n is",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 213,
      "source": "text",
      "content": "asserted for 2 or more consecutive cycles but limited to 8 cycles.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 213,
      "source": "text",
      "content": "CK_t, t0 t1 t2 ta ta+1 ta ta+1 tb tb+1 tb+2 tb+3 tb+4 tb+5 tc tc+1 tc+2 tc+3 tc+4 tc+5 tc+6 tc+7 tc+8 tc+9 td td+1 td+2 td+3 td+4",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 213,
      "source": "text",
      "content": "CA[13:0] MPC Command (Opcode = CA Training Mode Enter) CA CA NOPNOP Valid Valid",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 213,
      "source": "text",
      "content": "CMD MPC DESDES CA DESDESDES CA DESDESDESDESDESDESDESNOPNOPDESDESDESDESDES Valid",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 213,
      "source": "text",
      "content": "XOR(CA) = 0 XOR(CA) = 1 tCATM_CS_Exit tCATM_Exit_Delay",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 213,
      "source": "text",
      "content": "DQ OUTPUT â0â OUTPUT â1â",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 213,
      "source": "text",
      "content": "tCATM_DQ_Window tCATM_DQ_Window",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 213,
      "source": "text",
      "content": "Figure 82 â Timing Diagram for CA Training Mode",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 213,
      "source": "text",
      "content": "Table 312 â AC Parameters for CA Training Mode",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 213,
      "source": "text",
      "content": "Symbol Description Min Max Unit Note",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 213,
      "source": "text",
      "content": "Registration of CATM entry",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 213,
      "source": "text",
      "content": "tCATM_Entry command to start of training 20 - ns",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 213,
      "source": "text",
      "content": "Registration of CATM exit CS_n",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 213,
      "source": "text",
      "content": "assertion to end of training",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 213,
      "source": "text",
      "content": "mode. This is when DQ is no",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 213,
      "source": "text",
      "content": "longer driven by the DRAM",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 213,
      "source": "text",
      "content": "Registration of CATM exit to",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 213,
      "source": "text",
      "content": "tCATM_Exit_Delay 20 - ns",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 213,
      "source": "text",
      "content": "next valid command delay",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 213,
      "source": "text",
      "content": "Time from sample evaluation to",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 213,
      "source": "text",
      "content": "Time output is available on DQ",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 213,
      "source": "text",
      "content": "tCATM_DQ_Window 2 - nCK 1",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 213,
      "source": "text",
      "content": "CS_n assertion duration to exit",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 213,
      "source": "text",
      "content": "tCATM_CS_Exit 2 8 nCK",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 213,
      "source": "text",
      "content": "NOTE 1 This timing parameter is applied to each DQ independently, not all-DQs valid window perspective.",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 214,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 214,
      "source": "text",
      "content": "4.19.3.1 CA Loopback Equations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 214,
      "source": "text",
      "content": "The CATM Output is computed based on the CS_n assertion and the values of the CA inputs. Table313",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 214,
      "source": "text",
      "content": "clarifies the output computation.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 214,
      "source": "text",
      "content": "Table 313 â CA Training Mode Output",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 214,
      "source": "text",
      "content": "1 Hold previous value",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 214,
      "source": "text",
      "content": "NOTE 1 The XOR function occurs after mirroring/",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 214,
      "source": "text",
      "content": "inversion recovery, and only includes signals",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 214,
      "source": "text",
      "content": "supported on the DRAM, i.e., may not",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 214,
      "source": "text",
      "content": "include CA[13], depending on density",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 214,
      "source": "text",
      "content": "(including stacking). If CA[13] is not needed",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 214,
      "source": "text",
      "content": "for the DRAM's density, the logical value",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 214,
      "source": "text",
      "content": "shall be considered 0 for the XOR",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 214,
      "source": "text",
      "content": "computation, though as indicated in Table3 ,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 214,
      "source": "text",
      "content": "the ball location associated with CA13's",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 214,
      "source": "text",
      "content": "logical input (which switches with CA12) shall",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 214,
      "source": "text",
      "content": "be connected to VDDQ.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 214,
      "source": "text",
      "content": "4.19.3.2 Output equations",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 214,
      "source": "text",
      "content": "Table314 shows which signals will transmit the output of the CA Training Mode loopback equation.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 214,
      "source": "text",
      "content": "These values are driven asynchronously as pseudo-static values, updating with a new output at a time",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 214,
      "source": "text",
      "content": "t after each CS_n assertion.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 214,
      "source": "text",
      "content": "Table 314 â Output Equations per Interface Width",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 214,
      "source": "text",
      "content": "DQ0 CATM Output CATM Output CATM Output",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 214,
      "source": "text",
      "content": "DQ1 CATM Output CATM Output CATM Output",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 214,
      "source": "text",
      "content": "DQ2 CATM Output CATM Output CATM Output",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 214,
      "source": "text",
      "content": "DQ3 CATM Output CATM Output CATM Output",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 214,
      "source": "text",
      "content": "DQ4 CATM Output CATM Output",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 214,
      "source": "text",
      "content": "DQ5 CATM Output CATM Output",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 214,
      "source": "text",
      "content": "DQ6 CATM Output CATM Output",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 214,
      "source": "text",
      "content": "DQ7 CATM Output CATM Output",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 215,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 215,
      "source": "text",
      "content": "4.20 CS Training Mode (CSTM)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 215,
      "source": "text",
      "content": "The CS Training Mode is a method to facilitate the loopback of a sampled sequence of the CS_n signal. In",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 215,
      "source": "text",
      "content": "this mode, the CK is running, and the CA signals are held in a NOP command encoding state. Once this",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 215,
      "source": "text",
      "content": "mode is enabled and the DRAM devices are selected to actively sample and drive feedback, The DRAM",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 215,
      "source": "text",
      "content": "will sample the CS_n signal on the rising edge of CK. Every set of four CK rising edge samples will be",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 215,
      "source": "text",
      "content": "included in a logical computation to determine the CSTM Output result that is sent back to the host on the",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 215,
      "source": "text",
      "content": "DQ bus. Once sampling begins, the DRAM must maintain the consecutive grouping of the samples every 4",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 215,
      "source": "text",
      "content": "tCK. When the CS_n Sample[0] and Sample[2] results in a logic 0 and the CS_n Sample[1] and Sample[3]",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 215,
      "source": "text",
      "content": "results in a logic 1, the DRAM will drive a 0 on all the DQ signals. There is no requirement to drive any",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 215,
      "source": "text",
      "content": "strobes, and the output signal could transition as often as every 4 tCK.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 215,
      "source": "text",
      "content": "4.20.2 Entry and Exit for CS Training Mode",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 215,
      "source": "text",
      "content": "The CS Training Mode is enabled when the host sends an MPC command with the opcode for CS Training",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 215,
      "source": "text",
      "content": "Mode Entry. Since CS Training must occur prior to establishing alignment between CK and CS_n signals,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 215,
      "source": "text",
      "content": "the MPC command extends beyond multiple tCK cycles, during which the CS_n signal is asserted. When",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 215,
      "source": "text",
      "content": "the DRAM is in this mode, commands are still actively processed. The only commands that should be sent",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 215,
      "source": "text",
      "content": "by the host memory controller while CS Training Mode is enabled are the NOP command and the MPC to",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 215,
      "source": "text",
      "content": "exit CS Training Mode. Any other command may produce unreliable results. Once the DRAM has CS",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 215,
      "source": "text",
      "content": "Training Mode enabled, the DRAM begins sampling on every rising CK edge, with the 4-sample groups",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 215,
      "source": "text",
      "content": "looping consecutively. Depending on the value of the samples, the DQ signals are driven high or low. Prior",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 215,
      "source": "text",
      "content": "to entering CS Training Mode, the DQ signals are not driven by the DRAM and are terminated according",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 215,
      "source": "text",
      "content": "to the default RTT_PARK setting. After CS Training Mode is enabled, the DQ signal will begin driving the",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 215,
      "source": "text",
      "content": "output values based on the CS Training Mode samples. Once the DQ signals are driven by the DRAM,",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 215,
      "source": "text",
      "content": "RTT_PARK termination will no longer be applied, similar to a READ operation.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 215,
      "source": "text",
      "content": "To exit CS Training Mode, an MPC command must be sent to disable CS Training Mode. Since the timing",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 215,
      "source": "text",
      "content": "relationship between CS_n and CK is understood when exiting CS Training Mode, the host can send either",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 215,
      "source": "text",
      "content": "a multi-cycle CS_n assertion during the MPC command or a single tCK assertion.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 215,
      "source": "text",
      "content": "4.20.3 CS Training Mode (CSTM) Operation",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 215,
      "source": "text",
      "content": "In CS Training Mode, the CS_n values are sampled on all CK rising edges. Each group of 4 consecutive",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 215,
      "source": "text",
      "content": "samples is evaluated in pairs, and then the two pairs are combined with a logical OR prior to sending to the",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 215,
      "source": "text",
      "content": "DQ output. The samples evaluation to determine the output is shown in Tables 315 through 317:",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 215,
      "source": "text",
      "content": "Table 315 â Sample Evaluation for Intermediate Output[0]",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 215,
      "source": "text",
      "content": "Output[0] CS_n Sample[0] CS_n Sample[1]",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 215,
      "source": "text",
      "content": "Table 316 â Sample Evaluation for Intermediate Output[1]",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 215,
      "source": "text",
      "content": "Output[1] CS_n Sample[2] CS_n Sample[3]",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 216,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 216,
      "source": "text",
      "content": "4.20.3 CS Training Mode (CSTM) Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 216,
      "source": "text",
      "content": "Table 317 â Sample Evaluation for Final CSTM Output",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 216,
      "source": "text",
      "content": "CSTM Output Output[0] Output[1]",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 216,
      "source": "text",
      "content": "NOTE When there is no change on the CSTM Output from previous evaluation, DQ shall continue to drive same value continuously with no",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 216,
      "source": "text",
      "content": "switching on the bus.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 216,
      "source": "text",
      "content": "During CS Training Mode the CA ODT is enabled as for functional operation. The VrefCA is Group",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 216,
      "source": "text",
      "content": "According to the functional setting (through the VrefCA Command).",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 216,
      "source": "text",
      "content": "The delay from when the CS_n signals are sampled during the fourth CK rising edge (Sample[3]) to when",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 216,
      "source": "text",
      "content": "the output of the sample evaluation is driven to a stable value on the DQ pins is specified as tCSTM_Valid,",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 216,
      "source": "text",
      "content": "as shown in Figure83. The details of the tCSTM_entry, tCSTM_exit, and tCSTM_DQ_Window are also",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 216,
      "source": "text",
      "content": "CK_t, t0 t1 t2 ta ta+1 ta ta+1 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6 tb+7 tc tc+1 tc+2 tc+3 tc+4 tc+5 td td+1 te te+1 te+2 te+3 te+4",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 216,
      "source": "text",
      "content": "CA[13:0] MPC Command (Opcode = CS Training Mode Enter) NOP NOP NOP NOP NOP MPC Command (Opcode = CS Training Mode Exit) Valid Valid",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 216,
      "source": "text",
      "content": "CMD MPC DESDESNOPDESNOPDESNOPDESNOPDESNOPDES MPC DESDESDES Valid",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 216,
      "source": "text",
      "content": "tCSTM_Min_to_MPC_exit",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 216,
      "source": "text",
      "content": "tCSTM_entry Sample (0)Sample (1)Sample (2S)ample (3)Sample (0)Sample (1)Sample (2S)ample (3)Sample (x)Sample (x+S1a)mple (x+S2a)mple (x+3) tCSTM_exit",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 216,
      "source": "text",
      "content": "DQ OUTPUT â0â OUTPUT â0â",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 216,
      "source": "text",
      "content": "tCSTM_DQ_Window tCSTM_DQ_Window",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 216,
      "source": "text",
      "content": "Figure 83 â Timing Diagram for CS Training Mode with Consecutive Output Samples = 0",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 216,
      "source": "text",
      "content": "Figure84 illustrates an example where the DQ Output switches from a logic 0 to a logic 1 value,",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 216,
      "source": "text",
      "content": "demonstrating the minimum tCSTM_DQ_Window:",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 216,
      "source": "text",
      "content": "CK_t, t0 t1 t2 ta ta+1 ta ta+1 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6 tb+7 tc tc+1 tc+2 tc+3 tc+4 tc+5 td td+1 te te+1 te+2 te+3 te+4",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 216,
      "source": "text",
      "content": "CA[13:0] MPC Command (Opcode = CS Training Mode Enter) NOP NOP NOP NOP MPC Command (Opcode = CS Training Mode Exit) Valid Vali",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 216,
      "source": "text",
      "content": "CMD MPC DESDESNOPDESNOPDESDESNOPDESNOPDESDES MPC DESDESDES Valid",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 216,
      "source": "text",
      "content": "tCSTM_Entry Sample (0)Sample (1)Sample (2S)ample (3)Sample (0)Sample (1)Sample (2S)ample (3)Sample (x)Sample (x+S1a)mple (x+S2a)mple (x+3) tCSTM_Exit",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 216,
      "source": "text",
      "content": "DQ OUTPUT â0â OUTPUT â1â",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 216,
      "source": "text",
      "content": "NOTE See Section4.15 for details on Setup, Hold and command register time.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 216,
      "source": "text",
      "content": "Figure 84 â Timing Diagram for CS Training Mode with Output Sample Toggle",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 216,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 216,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 217,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 217,
      "source": "text",
      "content": "4.20.3 CS Training Mode (CSTM) Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 217,
      "source": "text",
      "content": "When host trains CS_n timing for DDR5 by using CSTM, CS_n sampling timing for each DRAM could be",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 217,
      "source": "text",
      "content": "different from each other because the variation of internal timing is different for each DRAM. Therefore,",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 217,
      "source": "text",
      "content": "even though the CS setup/hold time is appropriate for each DRAM, 4-tCK CS_n sampling window which",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 217,
      "source": "text",
      "content": "may have different starting points could appear differently as shown in Figure85.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 217,
      "source": "text",
      "content": "Host should train CS_n timing based on asserting every edge of CS_n to cover multiple DRAMs without",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:38)(cid:46)(cid:66)(cid:87)(cid:15) (cid:87)(cid:19) (cid:87)(cid:20) (cid:87)(cid:21) (cid:87)(cid:68) (cid:87)(cid:68)(cid:14)(cid:20) (cid:87)(cid:69) (cid:87)(cid:69)(cid:14)(cid:20) (cid:87)(cid:69)(cid:14)(cid:21) (cid:87)(cid:69)(cid:14)(cid:22) (cid:87)(cid:69)(cid:14)(cid:23) (cid:87)(cid:69)(cid:14)(cid:24) (cid:87)(cid:69)(cid:14)(cid:25) (cid:87)(cid:69)(cid:14)(cid:26) (cid:87)(cid:69)(cid:14)(cid:27) (cid:87)(cid:69)(cid:14)(cid:28) (cid:87)(cid:69)(cid:14)(cid:20)(cid:19) (cid:87)(cid:69)(cid:14)(cid:20)(cid:20) (cid:87)(cid:69)(cid:14)(cid:21)(cid:91) (cid:87)(cid:69)(cid:14)(cid:21)(cid:91)(cid:14)(cid:20) (cid:87)(cid:69)(cid:14)(cid:21)(cid:91)(cid:14)(cid:21) (cid:87)(cid:69)(cid:14)(cid:21)(cid:91)(cid:14)(cid:22) (cid:87)(cid:69)(cid:14)(cid:21)(cid:91)(cid:14)(cid:23) (cid:87)(cid:69)(cid:14)(cid:21)(cid:91)(cid:14)(cid:24) (cid:87)(cid:69)(cid:14)(cid:21)(cid:91)(cid:14)(cid:25) (cid:87)(cid:69)(cid:14)(cid:21)(cid:91)(cid:14)(cid:26)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:38)(cid:46)(cid:66)(cid:70)",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:38)(cid:48)(cid:39) (cid:48)(cid:51)(cid:38) (cid:49)(cid:50)(cid:51) (cid:39)(cid:40)(cid:54) (cid:49)(cid:50)(cid:51) (cid:39)(cid:40)(cid:54) (cid:49)(cid:50)(cid:51) (cid:39)(cid:40)(cid:54) (cid:49)(cid:50)(cid:51) (cid:39)(cid:40)(cid:54) (cid:39)(cid:40)(cid:54) (cid:49)(cid:50)(cid:51) (cid:39)(cid:40)(cid:54) (cid:49)(cid:50)(cid:51) (cid:39)(cid:40)(cid:54) (cid:49)(cid:50)(cid:51) (cid:39)(cid:40)(cid:54) (cid:49)(cid:50)(cid:51) (cid:39)(cid:40)(cid:54) (cid:49)(cid:50)(cid:51) (cid:39)(cid:40)(cid:54) (cid:49)(cid:50)(cid:51) (cid:39)(cid:40)(cid:54) (cid:49)(cid:50)(cid:51) (cid:39)(cid:40)(cid:54) (cid:49)(cid:50)(cid:51)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:38)(cid:54)(cid:66)(cid:81)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:3)(cid:51)(cid:82)(cid:76)(cid:81)(cid:87)(cid:3)(cid:82)(cid:73)(cid:3)(cid:39)(cid:53)(cid:36)(cid:48)(cid:19) (cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:19)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:20)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:21)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:22)(cid:12) (cid:87)(cid:38)(cid:54)(cid:55)(cid:48)(cid:66)(cid:57)(cid:68)(cid:79)(cid:76)(cid:71) (cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:19)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:20)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:21)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:22)(cid:12) (cid:87)(cid:38)(cid:54)(cid:55)(cid:48)(cid:66)(cid:57)(cid:68)(cid:79)(cid:76)(cid:71)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:3)(cid:51)(cid:82)(cid:76)(cid:81)(cid:87)(cid:3)(cid:82)(cid:73)(cid:3)(cid:39)(cid:53)(cid:36)(cid:48)(cid:20) (cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:19)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:20)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:21)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:22)(cid:12) (cid:87)(cid:38)(cid:54)(cid:55)(cid:48)(cid:66)(cid:57)(cid:68)(cid:79)(cid:76)(cid:71) (cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:19)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:20)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:21)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:22)(cid:12) (cid:87)(cid:38)(cid:54)(cid:55)(cid:48)(cid:66)(cid:57)(cid:68)(cid:79)(cid:76)(cid:71)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:3)(cid:51)(cid:82)(cid:76)(cid:81)(cid:87)(cid:3)(cid:82)(cid:73)(cid:3)(cid:39)(cid:53)(cid:36)(cid:48)(cid:21) (cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:19)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:20)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:21)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:22)(cid:12) (cid:87)(cid:38)(cid:54)(cid:55)(cid:48)(cid:66)(cid:57)(cid:68)(cid:79)(cid:76)(cid:71) (cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:19)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:20)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:21)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:22)(cid:12) (cid:87)(cid:38)(cid:54)(cid:55)(cid:48)(cid:66)(cid:57)(cid:68)(cid:79)(cid:76)(cid:71)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:3)(cid:51)(cid:82)(cid:76)(cid:81)(cid:87)(cid:3)(cid:82)(cid:73)(cid:3)(cid:39)(cid:53)(cid:36)(cid:48)(cid:22) (cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:19)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:20)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:21)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:22)(cid:12) (cid:87)(cid:38)(cid:54)(cid:55)(cid:48)(cid:66)(cid:57)(cid:68)(cid:79)(cid:76)(cid:71) (cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:19)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:20)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:21)(cid:12)(cid:54)(cid:68)(cid:80)(cid:83)(cid:79)(cid:72)(cid:11)(cid:22)(cid:12) (cid:87)(cid:38)(cid:54)(cid:55)(cid:48)(cid:66)(cid:57)(cid:68)(cid:79)(cid:76)(cid:71)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:39)(cid:52)(cid:3)(cid:82)(cid:73)(cid:3)(cid:39)(cid:53)(cid:36)(cid:48)(cid:19) (cid:50)(cid:56)(cid:55)(cid:51)(cid:56)(cid:55)(cid:5)(cid:19)(cid:5) (cid:50)(cid:56)(cid:55)(cid:51)(cid:56)(cid:55)(cid:5)(cid:20)(cid:5)",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:39)(cid:52)(cid:3)(cid:82)(cid:73)(cid:3)(cid:39)(cid:53)(cid:36)(cid:48)(cid:20) (cid:50)(cid:56)(cid:55)(cid:51)(cid:56)(cid:55)(cid:5)(cid:20)(cid:5) (cid:50)(cid:56)(cid:55)(cid:51)(cid:56)(cid:55)(cid:5)(cid:19)(cid:5)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:39)(cid:52)(cid:3)(cid:82)(cid:73)(cid:3)(cid:39)(cid:53)(cid:36)(cid:48)(cid:21) (cid:50)(cid:56)(cid:55)(cid:51)(cid:56)(cid:55)(cid:5)(cid:19)(cid:5) (cid:50)(cid:56)(cid:55)(cid:51)(cid:56)(cid:55)(cid:5)(cid:20)(cid:5)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 217,
      "source": "text",
      "content": "(cid:39)(cid:52)(cid:3)(cid:82)(cid:73)(cid:3)(cid:39)(cid:53)(cid:36)(cid:48)(cid:22) (cid:50)(cid:56)(cid:55)(cid:51)(cid:56)(cid:55)(cid:5)(cid:20)(cid:5) (cid:50)(cid:56)(cid:55)(cid:51)(cid:56)(cid:55)(cid:5)(cid:19)(cid:5)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 217,
      "source": "text",
      "content": "NOTE See Section4.15 for details on Setup, Hold and command register time.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 217,
      "source": "text",
      "content": "Figure 85 â Timing Diagram for CS Training Mode with Multiple DRAMs Output Sample Toggle",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 217,
      "source": "text",
      "content": "Table 318 â AC Parameters for CS Training Mode",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 217,
      "source": "text",
      "content": "Symbol Description Min Max Unit Note",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 217,
      "source": "text",
      "content": "Registration of CSTM entry command to start of",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 217,
      "source": "text",
      "content": "training samples time",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 217,
      "source": "text",
      "content": "Min time between last CS_n pulse and first pulse of",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 217,
      "source": "text",
      "content": "tCSTM_Min_to_MPC_exit 4 - nCK",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 217,
      "source": "text",
      "content": "MPC Command to exit CSTM",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 217,
      "source": "text",
      "content": "Registration of CSTM exit command to end of train-",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 217,
      "source": "text",
      "content": "tCSTM_Valid Time from sample evaluation to output on DQ bus - 20 ns",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 217,
      "source": "text",
      "content": "tCSTM_DQ_Window Time output is available on DQ Bus 2 - nCK 1",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 217,
      "source": "text",
      "content": "Registration of CATM exit to next valid command",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 217,
      "source": "text",
      "content": "tCSTM_Exit_Delay 20 - ns",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 217,
      "source": "text",
      "content": "NOTE 1 This timing parameter is applied to each DQ independently, not all-DQs valid window perspective.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 218,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 218,
      "source": "text",
      "content": "4.20.3.1 Output signals",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 218,
      "source": "text",
      "content": "Table319 shows which signals will transmit the output of the CS Training Mode loopback sample",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 218,
      "source": "text",
      "content": "evaluation. These values are driven asynchronously, but may switch as often as every 4tCK.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 218,
      "source": "text",
      "content": "Table 319 â CS Sampled Output per Interface Width",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 218,
      "source": "text",
      "content": "DQ0 CSTM Output CSTM Output CSTM Output",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 218,
      "source": "text",
      "content": "DQ1 CSTM Output CSTM Output CSTM Output",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 218,
      "source": "text",
      "content": "DQ2 CSTM Output CSTM Output CSTM Output",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 218,
      "source": "text",
      "content": "DQ3 CSTM Output CSTM Output CSTM Output",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 218,
      "source": "text",
      "content": "DQ4 CSTM Output CSTM Output",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 218,
      "source": "text",
      "content": "DQ5 CSTM Output CSTM Output",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 218,
      "source": "text",
      "content": "DQ6 CSTM Output CSTM Output",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 218,
      "source": "text",
      "content": "DQ7 CSTM Output CSTM Output",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 219,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 219,
      "source": "text",
      "content": "4.21 Write Leveling Training Mode",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 219,
      "source": "text",
      "content": "The DDR5 memory module adopted fly-by topology for the commands, addresses, control signals, and",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 219,
      "source": "text",
      "content": "clocks. The fly-by topology has benefits from reducing number of stubs and their length, but it also causes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 219,
      "source": "text",
      "content": "flight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 219,
      "source": "text",
      "content": "memory controller to set the timings of the WRITE DQS_t - DQS_c signaling according to the Write",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 219,
      "source": "text",
      "content": "Latency timing specification at the DRAM. Therefore, the DDR5 SDRAM supports a âwrite levelingâ",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 219,
      "source": "text",
      "content": "feature to allow the controller to compensate for channel skew. The DDR5 Write Leveling Training also",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 219,
      "source": "text",
      "content": "allows for an unmatched path between CK and DQS within the DRAM, and thus supports an internal Write",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 219,
      "source": "text",
      "content": "Leveling Training flow to account for the difference in internal delays.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 219,
      "source": "text",
      "content": "The DDR5 DRAM also provides a programmable timing in its write logic, controlled by the Write",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 219,
      "source": "text",
      "content": "Leveling Internal Cycle Alignment mode register, which provides a means for improved performance of",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 219,
      "source": "text",
      "content": "the deviceâs receiver. The proper setting of this register shall be determined by the memory controller,",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 219,
      "source": "text",
      "content": "either as described in the following sections, or by some other means. This delay setting is specific to each",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 219,
      "source": "text",
      "content": "DRAM, its Write Preamble setting, and the operating frequency being used. Once the proper setting has",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 219,
      "source": "text",
      "content": "been determined for a given DRAM, Write preamble setting, and operating frequency, that setting may be",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 219,
      "source": "text",
      "content": "subsequently restored to the DRAM after reset, power-cycle, or return to a previously used operating",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 219,
      "source": "text",
      "content": "The memory controller can use the âwrite levelingâ feature and feedback from the DDR5 DRAM to adjust",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 219,
      "source": "text",
      "content": "the DQS_t - DQS_c to align to the phase and cycle that corresponds to the Write Latency delay after the",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 219,
      "source": "text",
      "content": "WRITE command. The memory controller involved in the leveling must have adjustable delay setting on",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 219,
      "source": "text",
      "content": "DQS_t - DQS_c to align the rising edge of DQS_t - DQS_c with the timing at the receiver that is the",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 219,
      "source": "text",
      "content": "pin-level Write Latency (external Write Leveling Training) or the internal DRAM Write Latency (internal",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 219,
      "source": "text",
      "content": "Write Leveling Training) timing point. The internal DRAM Write Latency timing point may be skewed",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 219,
      "source": "text",
      "content": "from the pin-level Write Latency timing point. The host will minimize this skew (tDQSoffset) through the",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 219,
      "source": "text",
      "content": "Write Leveling Training flow.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 219,
      "source": "text",
      "content": "Since the system and DIMM delays vary, the DRAM will support the ability for the host to align the",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 219,
      "source": "text",
      "content": "DQS_t-DQS_c timings with a pin-level Write Latency CK_t-CK_c edge. This alignment is referred to as",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 219,
      "source": "text",
      "content": "External Write Leveling. Once the DQS_t-DQS_c host timings are aligned at the DRAM Write Latency",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 219,
      "source": "text",
      "content": "timing, the internal DRAM timings are optimized for lowest power and internal delay. This is",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 219,
      "source": "text",
      "content": "accomplished when the host enables the Internal Write Timing setting. In order to compensate for the",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 219,
      "source": "text",
      "content": "difference in delay, the host will execute an internal Write Leveling Training sequence, which includes",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 219,
      "source": "text",
      "content": "sweeping the Write Leveling Internal Cycle Alignment and then finalizing the DQS_t-DQS_c phase and",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 219,
      "source": "text",
      "content": "offset. During Write Leveling Training (both External and Internal), the DQS_t-DQS_c pattern should",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 219,
      "source": "text",
      "content": "include the full preamble and only the first toggle of the normal data burst sequence.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 219,
      "source": "text",
      "content": "While in Write Leveling Training Mode (both External and Internal), the DRAM will sample the Internal",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 219,
      "source": "text",
      "content": "Write Leveling Pulse with the last rising DQS_t - DQS_c edge sent by the host and feed back the result of",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 219,
      "source": "text",
      "content": "this sample on the DQ bus.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 219,
      "source": "text",
      "content": "While in Write Leveling Mode (both External and Internal), the DRAM asynchronously feeds back the",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 219,
      "source": "text",
      "content": "internal Write Leveling pulse, sampled with the last rising edge of DQS_t - DQS_c (first rising edge after",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 219,
      "source": "text",
      "content": "the preamble), through the DQ bus. Optionally, the DRAM could sample the Internal Write Leveling Pulse",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 219,
      "source": "text",
      "content": "on every rising edge, but the host will only use the final rising edge sample feedback on the DQ bus. The",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 219,
      "source": "text",
      "content": "internal Write Leveling pulse is generated in response to a WRITE command, and held statically low",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 219,
      "source": "text",
      "content": "otherwise. The controller repeatedly delays DQS_t - DQS_c, sends a WRITE command, and monitors the",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 219,
      "source": "text",
      "content": "DQ feedback until a transition from 0 to 1 is detected.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 220,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 220,
      "source": "text",
      "content": "4.21.1 Introduction (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 220,
      "source": "text",
      "content": "During Internal Write Leveling Training flows, the host will apply an offset to the starting point or the final",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 220,
      "source": "text",
      "content": "setting of the DQS_t - DQS_c signals. The offsets are referred to as WL_ADJ_start and WL_ADJ_end.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 220,
      "source": "text",
      "content": "This will minimize the tDQSoffset variation across different DRAM devices. The WL_ADJ_start and",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 220,
      "source": "text",
      "content": "WL_ADJ_end values depend on the tWPRE setting.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 220,
      "source": "text",
      "content": "When External and Internal Write Leveling Training flows are complete and the final WL_ADJ_end offset",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 220,
      "source": "text",
      "content": "has been applied to the DQS_t - DQS_c timings, the DQS_t - DQS_c is phase aligned and cycle aligned for",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 220,
      "source": "text",
      "content": "write operations. During the training sequence the DRAM in Write Leveling training mode will apply",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 220,
      "source": "text",
      "content": "ODT to the strobes in the same way as for functional operation. All non-target ranks (which will not be in",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 220,
      "source": "text",
      "content": "Write Leveling Training Mode) will apply ODT as defined for functional operation. Prior to executing the",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 220,
      "source": "text",
      "content": "DDR5 Write Leveling Training Flow, the DRAM tWPRE value must be configured to the functional",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 220,
      "source": "text",
      "content": "Note that DQS ODT is based on a DQS PARK Mode and is not enabled and disabled with DQ ODT",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 220,
      "source": "text",
      "content": "4.21.2 Write Leveling Mode Registers",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 220,
      "source": "text",
      "content": "The MR fields for Write Leveling Training, Internal Write Timing, and Write Leveling Internal Cycle",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 220,
      "source": "text",
      "content": "Alignment are listed Tables 320 and 321. To enter Write Leveling Training Mode, program MR2 OP[1]=1,",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 220,
      "source": "text",
      "content": "to exit the mode program MR2 OP[1]=0. Write Leveling Internal cycle alignment offers two nibbles to",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 220,
      "source": "text",
      "content": "control the upper and lower bytes. The lower byte WL internal Cycle alignment is intended for x4, x8 and",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 220,
      "source": "text",
      "content": "x16 configurations while the upper byte is only for x16 configurations. The Internal Write Timing, once",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 220,
      "source": "text",
      "content": "enabled, shall remain enabled through the Internal Write Leveling Training flow and for functional",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 220,
      "source": "text",
      "content": "operation. The host is responsible for incrementing the Write Leveling Internal Cycle Alignment setting",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 220,
      "source": "text",
      "content": "until the Internal Write Leveling Pulse is pulled early enough to align with the DQS_t - DQS_c signals that",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 220,
      "source": "text",
      "content": "were previously aligned with the pin-level Write Latency timing. The Write Leveling Internal Cycle",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 220,
      "source": "text",
      "content": "Alignment setting only applies when the Internal Write Timing is Enabled.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 220,
      "source": "text",
      "content": "Table 320 â MR2 Register â for Reference Only",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 220,
      "source": "text",
      "content": "See Section3.5.4 for details",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 220,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 220,
      "source": "text",
      "content": "Internal Write Device 15 Assertion Saving",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 220,
      "source": "text",
      "content": "RFU 2N Mode Leveling Preamble",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 220,
      "source": "text",
      "content": "Timing MPSM Duration Mode",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 220,
      "source": "text",
      "content": "Table 321 â MR3 Register â for Reference Only",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 220,
      "source": "text",
      "content": "See Section3.5.5 for details",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 220,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 220,
      "source": "text",
      "content": "Write Leveling Write Leveling",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 220,
      "source": "text",
      "content": "Internal Cycle Internal Cycle",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 220,
      "source": "text",
      "content": "Alignment - Upper Byte Alignment - Lower Byte",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 221,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 221,
      "source": "text",
      "content": "4.21.3 External Write Leveling Training Operation",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 221,
      "source": "text",
      "content": "When Write Leveling Mode is enabled and the Internal Write Timings is disabled, the DRAM will have an",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 221,
      "source": "text",
      "content": "Internal Write Leveling pulse that indicates how the DQS_t - DQS_c signals shall be aligned to match the",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 221,
      "source": "text",
      "content": "pin-level Write Latency timings. The rising edge of the Internal Write Leveling Pulse will align to the",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 221,
      "source": "text",
      "content": "rising edge of the CK signal that coincides with Write Latency.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 221,
      "source": "text",
      "content": "DQS_t - DQS_c driven by the controller during leveling mode must be terminated by the DRAM based on",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 221,
      "source": "text",
      "content": "ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 221,
      "source": "text",
      "content": "All data bits shall carry the leveling feedback to the controller across the DRAM configurations X4, X8,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 221,
      "source": "text",
      "content": "and X16. On a X16 device, both byte lanes shall be leveled independently. Therefore, a separate feedback",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 221,
      "source": "text",
      "content": "mechanism shall be available for each byte lane. The upper data bits should provide the feedback of the",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 221,
      "source": "text",
      "content": "upper diff_DQS(diff_UDQS) to internal Write Leveling pulse relationship whereas the lower data bits",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 221,
      "source": "text",
      "content": "would indicate the lower diff_DQS(diff_LDQS) to internal Write Leveling pulse relationship.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 221,
      "source": "text",
      "content": "Figure86 shows the timing sequence to enter Write Leveling Training Mode, operation during Write",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 221,
      "source": "text",
      "content": "Leveling Training Mode (with Internal Write Timings disabled), and the timing sequence to exit Write",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 221,
      "source": "text",
      "content": "Leveling Training mode. An MRW command is sent to enable Write Leveling Training Mode. Prior to",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 221,
      "source": "text",
      "content": "sending the MRW command to enable Write Leveling Training Mode, the host memory controller must",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 221,
      "source": "text",
      "content": "drive the DQS_t - DQS_c signals differentially low. After tWLPEN time, the controller can send a WRITE",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 221,
      "source": "text",
      "content": "command, followed by strobe pulses. The DQS_t - DQS_c signals will always drive differentially low,",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 221,
      "source": "text",
      "content": "except during the preamble toggle or the first toggle of the write burst strobe sequence for the WRITE.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 221,
      "source": "text",
      "content": "There is no restriction as to how early the strobe pulses are sent, so long as they are after the WRITE",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 221,
      "source": "text",
      "content": "command. The DRAM asynchronously feeds back the internal Write Leveling pulse, sampled with the last",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 221,
      "source": "text",
      "content": "rising edge of DQS_t - DQS_c (first rising edge after the preamble), through the DQ bus within tWLO",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 221,
      "source": "text",
      "content": "after the sample. Optionally, the DRAM could sample the Internal Write Leveling Pulse on every rising",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 221,
      "source": "text",
      "content": "edge, but the host will only use the final rising edge sample feedback on the DQ bus.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 221,
      "source": "text",
      "content": "While in Write Leveling Training mode, the host controller may send ACT and PRE commands. The",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 221,
      "source": "text",
      "content": "DRAM will ignore these commands. The address associated with the ACT and the WRITE commands",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 221,
      "source": "text",
      "content": "may be any value. The following timing diagrams demonstrate the timing requirements associated with",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 221,
      "source": "text",
      "content": "Write Leveling Training Mode Entry, the Internal Write Leveling Pulse alignment during External Write",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 221,
      "source": "text",
      "content": "Leveling Training, and the DQ sample feedback timing.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 221,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 te te+1 te+2 te+3 tf tf+1 tf+2 tf+3 tg tg+1",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 221,
      "source": "text",
      "content": "CA[13:0] MRAMA, OP BA,BGW CAR ,_ BP L, , MRA MA, OP",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 221,
      "source": "text",
      "content": "CMD MRW DESDESDESDES WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES MRW DESDESDES",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 221,
      "source": "text",
      "content": "CS_n WL Training Mode = 1t WLPEN WL Training Mode = 0",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 221,
      "source": "text",
      "content": "t WL_Pulse_Width t MRD",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 221,
      "source": "text",
      "content": "Figure 86 â Timing Diagram for Write Leveling Training Mode (External Training, 0 Sample)",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 222,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 222,
      "source": "text",
      "content": "4.21.3 External Write Leveling Training Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 222,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 te te+1 te+2 te+3 tf tf+1 tf+2 tf+3 tg tg+1",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 222,
      "source": "text",
      "content": "CA[13:0] MRA MA, OP BA,BGW CAR ,_ BP L, , MRA MA, OP",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 222,
      "source": "text",
      "content": "CMD MRW DESDESDESDES WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES MRW DESDESDES",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 222,
      "source": "text",
      "content": "CS_n WL Training Mode = 1t WLPEN WL Training Mode = 0",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 222,
      "source": "text",
      "content": "t WL_Pulse_Width t MRD",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 222,
      "source": "text",
      "content": "Figure 87 â Timing Diagram for Write Leveling Training Mode (External Training, 1 Sample)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 222,
      "source": "text",
      "content": "The Memory controller initiates Write Leveling mode of all DRAMs in a rank by setting MR2:OP[1]=1.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 222,
      "source": "text",
      "content": "When entering write leveling mode, the DQ pins are in undefined driving mode. Since the controller levels",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 222,
      "source": "text",
      "content": "one rank at a time, all non-target ranks will set Write Leveling Mode to disabled. The Controller may assert",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 222,
      "source": "text",
      "content": "non-target ODT through the normal WRITE command protocol. The RTT_PARK termination will also",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 222,
      "source": "text",
      "content": "only apply to the DQS_t and DQS_c signals.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 222,
      "source": "text",
      "content": "The Controller shall drive DQS_t low and DQS_c high prior to sending the MRW command to enable",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 222,
      "source": "text",
      "content": "Write Leveling Training Mode. The WRITE command must occur after a delay of tWLPEN relative to",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 222,
      "source": "text",
      "content": "when the MRW enabled Write Leveling Training Mode.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 222,
      "source": "text",
      "content": "DRAM samples the internal Write Leveling pulse with rising edge of DQS_t - DQS_c and provides",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 222,
      "source": "text",
      "content": "feedback on all the DQ bits asynchronously after tWLO timing. There is a DQ output uncertainty of",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 222,
      "source": "text",
      "content": "tWLOE defined to allow mismatch on DQ bits. The tWLOE period is defined from the transition of the",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 222,
      "source": "text",
      "content": "earliest DQ bit to the corresponding transition of the latest DQ bit. There are no read strobes (DQS_t/",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 222,
      "source": "text",
      "content": "DQS_c) needed for these DQs. Controller samples incoming DQ and decides to increment or decrement",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 222,
      "source": "text",
      "content": "DQS_t - DQS_c delay setting and launches the next WRITE command with associated DQS_t/DQS_c",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 222,
      "source": "text",
      "content": "pulse (or pulse sequence) after some time, which is controller dependent. Once a 0 to 1 transition is",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 222,
      "source": "text",
      "content": "detected, the controller locks DQS_t - DQS_c delay setting and external write leveling is achieved for the",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 222,
      "source": "text",
      "content": "4.21.4 Write Leveling Internal Cycle Alignment Operation",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 222,
      "source": "text",
      "content": "After the external Write Leveling Training step is completed, and the host DQS_t - DQS_c signals have",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 222,
      "source": "text",
      "content": "been aligned to the pin-level Write Latency timing, the host will apply a negative offset (WL_ADJ_start)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 222,
      "source": "text",
      "content": "to the DQS_t - DQS_c timing. The WL_ADJ_start offset is dependent on the tWPRE setting. This will be",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 222,
      "source": "text",
      "content": "a reference point for the internal Write Leveling Pulse to align to through the use of the Internal Cycle",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 222,
      "source": "text",
      "content": "Alignment setting. After the Internal Cycle Alignment setting has been adjusted to determine the sample of",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 222,
      "source": "text",
      "content": "the high part of the Internal Write Leveling Pulse, the host will do a fine sweep of the DQS_t - DQS_c",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 222,
      "source": "text",
      "content": "timings to determine the location of the rising edge of the Internal Write Leveling Pulse. Once this edge",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 222,
      "source": "text",
      "content": "has been aligned, the host will then apply the final WL_ADJ_end setting, which is also dependent on",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 222,
      "source": "text",
      "content": "tWPRE. This will result in a tDQSoffset offset that is between -0.5tCK and +0.5tCK.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 223,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 223,
      "source": "text",
      "content": "4.21.4 Write Leveling Internal Cycle Alignment Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 223,
      "source": "text",
      "content": "Table322 summarizes the WL_ADJ_start and WL_ADJ_end values per tWPRE setting.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 223,
      "source": "text",
      "content": "Table 322 â WL_ADJ_start and WL_ADJ_end Values per tWPRE Setting",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 223,
      "source": "text",
      "content": "WL_ADJ term Description tWPRE = 2 tCK tWPRE = 3 tCK tWPRE = 4 tCK1",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 223,
      "source": "text",
      "content": "Offset that the host applies to the DQS_t/",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 223,
      "source": "text",
      "content": "DQS_c timing just after external Write",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 223,
      "source": "text",
      "content": "WL_ADJ_start -0.75 tCK -1.25 tCK -2.25 tCK",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 223,
      "source": "text",
      "content": "Leveling alignment to Write Latency and prior",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 223,
      "source": "text",
      "content": "the internal cycle alignment training.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 223,
      "source": "text",
      "content": "Offset that the host applies to the DQS_t/",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 223,
      "source": "text",
      "content": "DQS_c timing after final phase alignment to",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 223,
      "source": "text",
      "content": "the rising edge of the Write Leveling Internal",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 223,
      "source": "text",
      "content": "WL_ADJ_end 1.25 tCK 1.75 tCK 2.75 tCK",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 223,
      "source": "text",
      "content": "Pulse. This will center the Write Leveling",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 223,
      "source": "text",
      "content": "Internal Pulse rising edge within the preamble",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 223,
      "source": "text",
      "content": "NOTE 1 For tWPRE = 4 tCK, CL is required to be â¥ 30 during Write Leveling Training Mode operation. This is irrespective of the CL setting",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 223,
      "source": "text",
      "content": "for tWPRE = 4 tCK during normal operation.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 223,
      "source": "text",
      "content": "Figure88 demonstrates Write Leveling Training operation when Internal Write Timings are enabled and",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 223,
      "source": "text",
      "content": "the Internal Cycle Alignment is set such that the Internal Write Leveling Pulse has not yet reached the host",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 223,
      "source": "text",
      "content": "DQS_t - DQS_c toggles.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 223,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 te te+1 te+2 te+3 tf tf+1 tf+2 tf+3 tg tg+1",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 223,
      "source": "text",
      "content": "CA[13:0] MRA MA, OP BA,BGW CAR ,_ BP L, , MRA MA, OP",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 223,
      "source": "text",
      "content": "CMD MRW DESDESDESDES WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES MRW DESDESDES",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 223,
      "source": "text",
      "content": "CS_n WL Training Mode = 1t WLPEN t WL_Pulse_Width WL Training Mode = 0",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 223,
      "source": "text",
      "content": "Internal WL_ADJ_start MRD",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 223,
      "source": "text",
      "content": "Figure 88 â Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 0",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 223,
      "source": "text",
      "content": "Figure89 demonstrates Write Leveling Training operation when Internal Write Timings are enabled and",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 223,
      "source": "text",
      "content": "the Internal Cycle Alignment is set such that the Internal Write Leveling Pulse has completed the coarse",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 223,
      "source": "text",
      "content": "alignment to the host DQS_t - DQS_c timing.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 224,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 224,
      "source": "text",
      "content": "4.21.4 Write Leveling Internal Cycle Alignment Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 224,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 te te+1 te+2 te+3 tf tf+1 tf+2 tf+3 tg tg+1",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 224,
      "source": "text",
      "content": "CA[13:0] MRA MA, OP BA,BGW CAR ,_ BP L, , MRA MA, OP",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 224,
      "source": "text",
      "content": "CMD MRW DESDESDESDES WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES MRW DESDESDES",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 224,
      "source": "text",
      "content": "CS_n WL Training Mode = 1t WLPEN t WL_Pulse_Width WL Training Mode = 0",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 224,
      "source": "text",
      "content": "Figure 89 â Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 1",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 224,
      "source": "text",
      "content": "4.21.5 Write Leveling Internal Phase Alignment and Final Host DQS Timing Operation",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 224,
      "source": "text",
      "content": "Once the Internal Cycle Alignment has been set such that the Internal Write Leveling Pulse overlaps the",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 224,
      "source": "text",
      "content": "DQS_t - DQS_c rising edge that is associated with the first strobe edge for the WRITE burst (after the",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 224,
      "source": "text",
      "content": "preamble), the host shall perform a final fine sweep of the DQS_t - DQS_c timings to determine phase",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 224,
      "source": "text",
      "content": "alignment to the rising edge of the internal Write Leveling Pulse. Once this is determined, the host will",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 224,
      "source": "text",
      "content": "then add a positive offset of WL_ADJ_end to the DQS_t - DQS_c timings. This will place the rising edge",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 224,
      "source": "text",
      "content": "of the Internal Write Leveling Pulse within the preamble. The placement within the preamble is centered",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 224,
      "source": "text",
      "content": "within the first tWPRE - 0.5tCK of the preamble. After the WL_ADJ_end offset has been applied, the host",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 224,
      "source": "text",
      "content": "will disable Write Leveling Training Mode. The Internal Write Timing will remain enabled and the Internal",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 224,
      "source": "text",
      "content": "Cycle Alignment setting will retain the coarse setting that was trained. After every reset, the host must",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 224,
      "source": "text",
      "content": "either restore these settings or execute the full Write Leveling Training flow.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 224,
      "source": "text",
      "content": "Figure90 shows the timing relationships for the final placement of the host DQS_t - DQS_c timings",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 224,
      "source": "text",
      "content": "relative to the Internal Write Leveling Pulse. However, it is not necessary to execute this Write Leveling",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 224,
      "source": "text",
      "content": "Training Mode Measurement to finalize the settingâFigure90 is only for illustration.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 224,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 te te+1 te+2 te+3 tf tf+1 tf+2 tf+3 tg tg+1",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 224,
      "source": "text",
      "content": "CA[13:0] BA,BGMA, OP BA,BGW CAR ,_ BP L, , BA,BGMA, OP",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 224,
      "source": "text",
      "content": "CMD MRW DESDESDESDES WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES MRW DESDESDES",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 224,
      "source": "text",
      "content": "CS_n WL Training Mode = 1t WLPEN t WL_Pulse_Width WL Training Mode = 0",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 224,
      "source": "text",
      "content": "Figure 90 â Timing Diagram for Final Timings after Write Leveling Training is Complete",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 225,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 225,
      "source": "text",
      "content": "4.21.5 Write Leveling Internal Phase Alignment and Final Host DQS Timing Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 225,
      "source": "text",
      "content": "Table323 summarizes the timing parameter ranges associated with Write Leveling Training Mode:",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 225,
      "source": "text",
      "content": "Table 323 â Timing Parameter Ranges Associated with Write Leveling Training Mode",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 225,
      "source": "text",
      "content": "Parameter Symbol Min Max Units NOTE",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 225,
      "source": "text",
      "content": "Write Leveling Pulse Enable - Time",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 225,
      "source": "text",
      "content": "from Write Leveling Training Enable",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 225,
      "source": "text",
      "content": "MRW to when Internal Write Level-",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 225,
      "source": "text",
      "content": "ing Pulse logic level is valid",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 225,
      "source": "text",
      "content": "Write leveling output tWLO 0 9.5 ns",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 225,
      "source": "text",
      "content": "Write leveling output error tWLOE 0 2 ns",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 225,
      "source": "text",
      "content": "Final Trained value of host DQS_t -",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 225,
      "source": "text",
      "content": "DQS_c timing relative to Write tDQSoffset -0.5 0.5 tCK 1",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 225,
      "source": "text",
      "content": "Latency CK_t - CK_c edge",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 225,
      "source": "text",
      "content": "Width of the Write Leveling Internal",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 225,
      "source": "text",
      "content": "tWL_Pulse_Width 2 - tCK 2",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 225,
      "source": "text",
      "content": "NOTE 1 This result is dependent on using the specified WL_ADJ_start and WL_ADJ_end values as specified per tWPRE setting.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 225,
      "source": "text",
      "content": "NOTE 2 There is no Max limit for the tWL_Pulse_Width, but the Write Leveling Internal Pulse must begin at zero for each WRITE",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 225,
      "source": "text",
      "content": "4.21.6 DRAM Termination During Write Leveling",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 225,
      "source": "text",
      "content": "When the DRAM is in Write Leveling Mode, the DQS_c/DQS_t termination (DQS_RTT_PARK) and the",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 225,
      "source": "text",
      "content": "Command and Control termination (RTT_CA, RTT_CK, RTT_CS) will be the same as for functional",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 225,
      "source": "text",
      "content": "operation. The DQ signals will not be terminated in the DRAM, but instead will be driving values to the",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 225,
      "source": "text",
      "content": "controller. The host controller will apply termination for the DQ signals.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 225,
      "source": "text",
      "content": "Table 324 â DRAM Termination During Write Leveling",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 225,
      "source": "text",
      "content": "ODT Enabled DQS_t/DQS_c Termination DQ Termination",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 225,
      "source": "text",
      "content": "RTT_WR DQS_RTT_PARK Off",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 225,
      "source": "text",
      "content": "RTT_PARK, RTT_WR disabled DQS_RTT_PARK Off",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 225,
      "source": "text",
      "content": "NOTE Termination for TDQS/DM is not included since TDQS and DM are disabled during Write Leveling Training Mode.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 226,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 226,
      "source": "text",
      "content": "4.22 Connectivity Test (CT) Mode",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 226,
      "source": "text",
      "content": "The DDR5 memory device supports a connectivity test (CT) mode, which is designed to greatly speed up",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 226,
      "source": "text",
      "content": "testing of electrical continuity of pin interconnection on the PC boards between the DDR5 memory devices",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 226,
      "source": "text",
      "content": "and the memory controller on the SoC. Designed to work seamlessly with any boundary scan devices, the",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 226,
      "source": "text",
      "content": "CT mode is required for all DRAM devices independent of density and interface width. This applies to x4,",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 226,
      "source": "text",
      "content": "x8, and x16 interface widths. Contrary to other conventional shift register based test modes, where test",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 226,
      "source": "text",
      "content": "patterns are shifted in and out of the memory devices serially in each clock, DDR5âs CT mode allows test",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 226,
      "source": "text",
      "content": "patterns to be entered in parallel into the test input pins and the test results extracted in parallel from the",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 226,
      "source": "text",
      "content": "test output pins of the DDR5 memory device at the same time, significantly enhancing the speed of the",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 226,
      "source": "text",
      "content": "Prior to entering CT Mode, RESET_n is registered to High. The CT Mode is enabled by asserting the Test",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 226,
      "source": "text",
      "content": "Once put in the CT mode by asserting the TEN pin, the DDR5 memory device effectively appears as an",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 226,
      "source": "text",
      "content": "asynchronous device to the external controlling agent; after the input test pattern is applied, the",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 226,
      "source": "text",
      "content": "connectivity test results are available for extraction in parallel at the test output pins after a fixed",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 226,
      "source": "text",
      "content": "propagation delay. A reset of the DDR5 memory device is required after exiting the CT mode.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 226,
      "source": "text",
      "content": "Only digital pins can be tested via the CT mode. For the purpose of connectivity check, all pins that are",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 226,
      "source": "text",
      "content": "used for the digital logic in the DDR5 memory device are classified as one of the following types:",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 226,
      "source": "text",
      "content": "1 Test Enable (TEN) pin: when asserted high, this pin causes the DDR5 memory device to enter the CT mode. In",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 226,
      "source": "text",
      "content": "this mode, the normal memory function inside the DDR5 memory device is bypassed and the IO pins appear as a",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 226,
      "source": "text",
      "content": "set of test input and output pins to the external controlling agent. The TEN pin is dedicated to the connectivity",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 226,
      "source": "text",
      "content": "check function and will not be used during normal memory operation.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 226,
      "source": "text",
      "content": "2 Chip Select (CS_n) pin: when asserted low, this pin enables the test output pins in the DDR5 memory device.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 226,
      "source": "text",
      "content": "When de-asserted, the output pins in the DDR5 memory device will be Hi-z. The CS_n pin in the DDR5 memory",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 226,
      "source": "text",
      "content": "device serves as the CS_n pin when in CT mode.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 226,
      "source": "text",
      "content": "3 Test Input: a group of pins that are used during normal DDR5 DRAM operation are designated as test input pins.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 226,
      "source": "text",
      "content": "These pins are used to enter the test pattern in CT mode. Most Test Input pins are input pins during normal",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 226,
      "source": "text",
      "content": "operation. The ALERT_n pin is the only output pin that will be used as a Test Input during CT mode. The CK_t",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 226,
      "source": "text",
      "content": "and CK_c pins are single-ended Test Input pins during CT Mode.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 226,
      "source": "text",
      "content": "4 Test Output: a group of pins that are used during normal DDR5 DRAM operation are designated test output pins.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 226,
      "source": "text",
      "content": "These pins are used for extraction of the connectivity test results in CT mode.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 226,
      "source": "text",
      "content": "5 Reset: Fixed high level for RESET_n is required during CT mode, same as normal function.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 226,
      "source": "text",
      "content": "Table325 shows the pin classification of the DDR5 memory device.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 227,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 227,
      "source": "text",
      "content": "4.22.2 Pin Mapping (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 227,
      "source": "text",
      "content": "Table 325 â Pin Classification of DDR5 Memory Device in Connectivity Test (CT) Mode",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 227,
      "source": "text",
      "content": "Pin Type in CT Mode Pin Names during Normal Memory Operation",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 227,
      "source": "text",
      "content": "Test Inputs B CK_t, CK_c",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 227,
      "source": "text",
      "content": "DQL[7:0], DQU[7:0], DQSU_t, DQSU_c, DQSL_t, DQSL_c, DML_n, DMU_n, DM_n/TDQS_t,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 227,
      "source": "text",
      "content": "NOTE 1 Test Outputs may contain the Upper and Lower label identification used with x16 devices. In the case of x4/x8 devices, the lower",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 227,
      "source": "text",
      "content": "(L) identification may be removed.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 227,
      "source": "text",
      "content": "NOTE 2 CAI and MIR input level do not affect the âTest Outputsâ values.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 227,
      "source": "text",
      "content": "Table 326 â Signal Description",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 227,
      "source": "text",
      "content": "Symbol Type Function",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 227,
      "source": "text",
      "content": "Connectivity Test Mode is active when TEN is HIGH and inactive when TEN is LOW. TEN",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 227,
      "source": "text",
      "content": "TEN Input must be LOW during normal operation TEN is a CMOS rail-to-rail signal with DC high and",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 227,
      "source": "text",
      "content": "low at 80% and 20% of VDDQ.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 227,
      "source": "text",
      "content": "4.22.3 Logic Equations",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 227,
      "source": "text",
      "content": "4.22.3.1 Min Term Equations",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 227,
      "source": "text",
      "content": "MTx is an internal signal to be used to generate the signal to drive the output signals. See Table327.These",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 227,
      "source": "text",
      "content": "internal signals are the same across all interface widths and densities.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 227,
      "source": "text",
      "content": "Table 327 â Min Term Equations",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 227,
      "source": "text",
      "content": "Min Term Intermediate Logic Nodes",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 227,
      "source": "text",
      "content": "MT0 XOR(CA[0,1,2,3,8,9,10,11])",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 227,
      "source": "text",
      "content": "MT1 XOR(CA[0,4,5,6,8,12,13], ALERT_n)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 227,
      "source": "text",
      "content": "MT2 XOR(CA[1,4,9,12], CK_t, CK_c)",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 227,
      "source": "text",
      "content": "MT3 XOR(CA[2,5,7,10,13], CK_t)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 227,
      "source": "text",
      "content": "MT4 XOR(CA[3,6,7,11], CK_c, ALERT_n)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 228,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 228,
      "source": "text",
      "content": "4.22.3.2 Output Equations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 228,
      "source": "text",
      "content": "Table 328 â Output Equations per Interface Width",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 228,
      "source": "text",
      "content": "DQSL_c MT4_B MT4_B MT4_B",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 228,
      "source": "text",
      "content": "NOTE Test Outputs may contain the Upper and Lower label identification used with x16 devices. In the case of x4/x8 devices, the lower (L)",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 228,
      "source": "text",
      "content": "identification may be removed.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 229,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 229,
      "source": "text",
      "content": "4.23 ZQ Calibration Commands",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 229,
      "source": "text",
      "content": "4.23.1 ZQ Calibration Description",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 229,
      "source": "text",
      "content": "The MPC command is used to initiate ZQ Calibration, which calibrates the output driver impedance across",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 229,
      "source": "text",
      "content": "process, temperature, and voltage. ZQ Calibration occurs in the background of device operation.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 229,
      "source": "text",
      "content": "There are two ZQ Calibration modes initiated with the MPC command: ZQCal Start, and ZQCal Latch.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 229,
      "source": "text",
      "content": "ZQCal Start initiates the SDRAMâs calibration procedure, and ZQCal Latch captures the result and loads it",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 229,
      "source": "text",
      "content": "into the SDRAM's drivers.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 229,
      "source": "text",
      "content": "A ZQCal Start command may be issued anytime the DDR5-SDRAM is in a state in which it can receive",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 229,
      "source": "text",
      "content": "valid commands. There are two timing parameters associated with ZQ Calibration. tZQCAL is the time",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 229,
      "source": "text",
      "content": "from when the ZQCal Start MPC command is sent to when the host can send the ZQCal Latch MPC",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 229,
      "source": "text",
      "content": "command. tZQLAT is the time from when the ZQCal Latch MPC command is sent by the host to when the",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 229,
      "source": "text",
      "content": "CA bus (and subsequently the DQ bus) can be used for normal operation. A ZQCal Latch Command may",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 229,
      "source": "text",
      "content": "be issued anytime outside of power-down after tZQCAL has expired and all DQ bus operations have",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 229,
      "source": "text",
      "content": "completed. The CA Bus must maintain a Deselect state during tZQLAT to allow CA ODT calibration",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 229,
      "source": "text",
      "content": "settings to be updated.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 229,
      "source": "text",
      "content": "After a ZQCal Start and until tZQCAL finishes, neither another ZQCal Start nor a ZQCal Latch is allowed.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 229,
      "source": "text",
      "content": "Table 329 â ZQ Calibration Timing Parameters",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 229,
      "source": "text",
      "content": "Parameter Symbol Min/Max Value Unit",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 229,
      "source": "text",
      "content": "ZQ Calibration Time tZQCAL MIN 1 us",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 229,
      "source": "text",
      "content": "ZQ Calibration Latch Time tZQLAT MIN max(30ns,8nCK) ns",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 229,
      "source": "text",
      "content": "4.23.2 ZQ External Resistor, Tolerance, and Capacitive Loading",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 229,
      "source": "text",
      "content": "To use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 229,
      "source": "text",
      "content": "between the ZQ pin and VSSQ.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 229,
      "source": "text",
      "content": "If the system configuration has more than one rank, and if the ZQ pins of both ranks are attached to a single",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 229,
      "source": "text",
      "content": "resistor, then the SDRAM controller must ensure that the ZQCals donât overlap.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 229,
      "source": "text",
      "content": "The total capacitive loading on the ZQ pin must be limited to 25pF.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 230,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 230,
      "source": "text",
      "content": "The VrefCA setting must be set prior to training the CS_n and CA bus timings relative to CK. In order to",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 230,
      "source": "text",
      "content": "accomplish this, DDR5-SDRAMs will support a single UI command specifically for setting the VrefCA",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 230,
      "source": "text",
      "content": "setting. This avoids any timing and/or default VrefCA setting issues with sending a 2UI MRW command,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 230,
      "source": "text",
      "content": "by enabling the host to extend the setup and hold time for the CA signals. In addition, the VrefCA",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 230,
      "source": "text",
      "content": "command will support multiple cycles of CS_n assertion. The multiple cycles of CS_n assertion ensures",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 230,
      "source": "text",
      "content": "the DRAM will capture the VrefCA command during at least one rising CK_t/CK_c edge.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 230,
      "source": "text",
      "content": "Table 330 â VrefCA/CS Command Definition",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 230,
      "source": "text",
      "content": "Function Abbrevi- CS NOTES",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 230,
      "source": "text",
      "content": "CA0 CA1 CA2 CA3 CA4 CA5 CA6 CA7 CA8 CA9 CA10 CA11 CA12 CA13",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 230,
      "source": "text",
      "content": "VrefCA Command VrefCA L H H L L L OP0 OP1 OP2 OP3 OP4 OP5 OP6 L DDPI 21,22,23",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 230,
      "source": "text",
      "content": "VrefCS Command VrefCS L H H L L L OP0 OP1 OP2 OP3 OP4 OP5 OP6 H DDPI 21,22,23",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 230,
      "source": "text",
      "content": "NOTE 1 V/DDPID is a multi-mode pin where the DDPID is used for DDP packages only.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 230,
      "source": "text",
      "content": "NOTE 2 Any command using DDPID shall issue a NOP to non-selected device.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 230,
      "source": "text",
      "content": "NOTE 3 NT-ODT behavior is not influenced by DDPIP value",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 230,
      "source": "text",
      "content": "4.24.2 VrefCA Command Timing",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 230,
      "source": "text",
      "content": "Figure91 illustrates a timing sequence example for the VrefCA command that occurs prior to CS and CA",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 230,
      "source": "text",
      "content": "training. The command is sampled on every rising edge of CK_t/CK_c. The host must ensure that the CA",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 230,
      "source": "text",
      "content": "signals are valid during the entire CS_n assertion time. The timing of the CS_n assertion may not satisfy",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 230,
      "source": "text",
      "content": "the setup/hold requirements around all CK_t/CK_c transitions, but it will satisfy the setup/hold",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 230,
      "source": "text",
      "content": "requirements relative to at least one CK_t/CK_c rising edge.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 230,
      "source": "text",
      "content": "There is no separate mode that enables the multi-cycle CS_n assertion. This timing relationship can always",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 230,
      "source": "text",
      "content": "be used by the host to send the VrefCA commands even after training has been completed for the interface.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 230,
      "source": "text",
      "content": "For the DRAM to latch the VrefCA command in cases where the alignment between CS_n, CA, and CK",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 230,
      "source": "text",
      "content": "may be unknown, the CA inputs must reach the proper command state at least one cycle prior to CS_n",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 230,
      "source": "text",
      "content": "transitioning from high to low, CS_n must remain low for tVrefCA_CS, and CA must remain in the proper",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 230,
      "source": "text",
      "content": "command state for at least one cycle after CS_n transitions from low to high.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 230,
      "source": "text",
      "content": "CK_t, 0 1 2 a a+1 a+2 a+3 a+4 b b+1 b+2 b+3 b+4",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 230,
      "source": "text",
      "content": "CA[13:0] VREFCA Command (Opcode = OP[7:0]) Valid",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 230,
      "source": "text",
      "content": "CA[13:0] VREFCA Command (Opcode = OP[7:0]) Valid",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 230,
      "source": "text",
      "content": "CMD DES VREFCA DESDESValidDESDESDESDES",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 230,
      "source": "text",
      "content": "Figure 91 â Timing Diagram for VrefCA Command",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 231,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 231,
      "source": "text",
      "content": "4.24.2 VrefCA Command Timing (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 231,
      "source": "text",
      "content": "Table 331 â AC Parameters for VrefCA Command",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 231,
      "source": "text",
      "content": "Symbol Description Min Max Unit Note",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 231,
      "source": "text",
      "content": "VrefCA command to any other valid command",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 231,
      "source": "text",
      "content": "tVrefCA_Delay tMRD - nCK",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 231,
      "source": "text",
      "content": "Time CS_n is held low to register VrefCA com-",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 231,
      "source": "text",
      "content": "tVrefCA_CS 3.5 8 nCK 1,2",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 231,
      "source": "text",
      "content": "NOTE 1 Multiple cycles are used to avoid possible metastability of CS_n.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 231,
      "source": "text",
      "content": "NOTE 2 At the end of CSTM, it is assumed that the host should be able to place the CS_n appropriately and the VrefCA command could be",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 231,
      "source": "text",
      "content": "issued as a single cycle command",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 231,
      "source": "text",
      "content": "The VrefCS setting should be set, if needed, prior to training the CS_n and CA bus timings relative to CK.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 231,
      "source": "text",
      "content": "In order to accomplish this, DDR5-SDRAMs will support a single UI command specifically for setting the",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 231,
      "source": "text",
      "content": "VrefCS setting (similar to VrefCA). This avoids any timing and/or default VrefCS setting issues with",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 231,
      "source": "text",
      "content": "sending a 2UI MRW command, by enabling the host to extend the setup and hold time for the CA signals.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 231,
      "source": "text",
      "content": "In addition, the VrefCS command will support multiple cycles of CS_n assertion. The multiple cycles of",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 231,
      "source": "text",
      "content": "CS_n assertion ensures the DRAM will capture the VrefCS command during at least one rising CK_t/",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 231,
      "source": "text",
      "content": "Note that the operation, functionality and timings for VrefCS are effectively the same as VrefCA with the",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 231,
      "source": "text",
      "content": "exception of a different explicit command noted in Table332 and the fact that it modifies the VREF of the",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 231,
      "source": "text",
      "content": "chip select pin vs the CA pins.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 231,
      "source": "text",
      "content": "Table 332 â VrefCA/CS Command Definition",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 231,
      "source": "text",
      "content": "Function Abbrevi- CS NOTES",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 231,
      "source": "text",
      "content": "CA0 CA1 CA2 CA3 CA4 CA5 CA6 CA7 CA8 CA9 CA10 CA11 CA12 CA13",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 231,
      "source": "text",
      "content": "VrefCA Command VrefCA L H H L L L OP0 OP1 OP2 OP3 OP4 OP5 OP6 L DDPI 1,2,3",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 231,
      "source": "text",
      "content": "VrefCS Command VrefCS L H H L L L OP0 OP1 OP2 OP3 OP4 OP5 OP6 H DDPI 1,2,3",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 231,
      "source": "text",
      "content": "NOTE 1 V/DDPID is a multi-mode pin where the DDPID is used for DDP packages only.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 231,
      "source": "text",
      "content": "NOTE 2 Any command using DDPID shall issue a NOP to non-selected device.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 231,
      "source": "text",
      "content": "NOTE 3 NT-ODT behavior is not influenced by DDPIP value",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 231,
      "source": "text",
      "content": "4.25.2 VrefCS Command Timing",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 231,
      "source": "text",
      "content": "Figure92 illustrates a timing sequence example for the VrefCS command that occurs prior to CS and CA",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 231,
      "source": "text",
      "content": "training. The command is sampled on every rising edge of CK_t/CK_c. The host must ensure that the CA",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 231,
      "source": "text",
      "content": "signals are valid during the entire CS_n assertion time. The timing of the CS_n assertion may not satisfy",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 231,
      "source": "text",
      "content": "the setup/hold requirements around all CK_t/CK_c transitions, but it will satisfy the setup/hold",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 231,
      "source": "text",
      "content": "requirements relative to at least one CK_t/CK_c rising edge.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 231,
      "source": "text",
      "content": "There is no separate mode that enables the multi-cycle CS_n assertion. This timing relationship can always",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 231,
      "source": "text",
      "content": "be used by the host to send the VrefCS commands even after training has been completed for the interface.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 231,
      "source": "text",
      "content": "For the DRAM to latch the VrefCS command in cases where the alignment between CS_n, CA, and CK",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 231,
      "source": "text",
      "content": "may be unknown, the CA inputs must reach the proper command state at least one cycle prior to CS_n",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 231,
      "source": "text",
      "content": "transitioning from high to low, CS_n must remain low for tVrefCS_CS, and CA must remain in the proper",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 231,
      "source": "text",
      "content": "command state for at least one cycle after CS_n transitions from low to high.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 232,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 232,
      "source": "text",
      "content": "4.25.2 VrefCS Command Timing (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 232,
      "source": "text",
      "content": "CK_t, 0 1 2 a a+1 a+2 a+3 a+4 b b+1 b+2 b+3 b+4",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 232,
      "source": "text",
      "content": "CA[13:0] VREFCS Command (Opcode = OP[7:0]) Valid",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 232,
      "source": "text",
      "content": "CA[13:0] VREFCS Command (Opcode = OP[7:0]) Valid",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 232,
      "source": "text",
      "content": "CMD DES VREFCS DESDESValidDESDESDESDES",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 232,
      "source": "text",
      "content": "Figure 92 â Timing Diagram for VrefCS Command",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 232,
      "source": "text",
      "content": "Table 333 â AC Parameters for VrefCS Command",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 232,
      "source": "text",
      "content": "Symbol Description Min Max Unit Note",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 232,
      "source": "text",
      "content": "VrefCS command to any other valid command",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 232,
      "source": "text",
      "content": "tVrefCS_Delay tMRD - nCK",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 232,
      "source": "text",
      "content": "Time CS_n is held low to register VrefCS com-",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 232,
      "source": "text",
      "content": "tVrefCS_CS 3.5 8 nCK 1,2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 232,
      "source": "text",
      "content": "NOTE 1 Multiple cycles are used to avoid possible metastability of CS_n.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 232,
      "source": "text",
      "content": "NOTE 2 At the end of CSTM, it is assumed that the host should be able to place the CS_n appropriately and the VrefCS command could be",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 232,
      "source": "text",
      "content": "issued as a single cycle command.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 233,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 233,
      "source": "text",
      "content": "4.26 VrefCA Training Specification",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 233,
      "source": "text",
      "content": "The DRAM internal VrefCA specification parameters are voltage operating range, stepsize, VrefCA set",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 233,
      "source": "text",
      "content": "tolerance, VrefCA step time and Vref valid level.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 233,
      "source": "text",
      "content": "The voltage operating range specifies the minimum required VrefCA setting range for DDR5 DRAM",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 233,
      "source": "text",
      "content": "devices. The minimum range is defined by VrefCAmax and VrefCAmin as depicted in Figure93.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 233,
      "source": "text",
      "content": "Figure 93 â VrefCA Operating Range (Vrefmin, Vrefmax)",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 233,
      "source": "text",
      "content": "The VrefCA stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 233,
      "source": "text",
      "content": "VrefCA step size must be within the range specified.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 233,
      "source": "text",
      "content": "The VrefCA set tolerance is the variation in the VrefCA voltage from the ideal setting. This accounts for",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 233,
      "source": "text",
      "content": "accumulated error over multiple steps. There are two ranges for VrefCA set tolerance uncertainty. The",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 233,
      "source": "text",
      "content": "range of VrefCA set tolerance uncertainty is a function of number of steps n.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 233,
      "source": "text",
      "content": "The VrefCA set tolerance is measured with respect to the ideal line which is based on the two endpoints,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 233,
      "source": "text",
      "content": "where the endpoints are at the min and max VrefCA values for a specified range. Figure94 depicts an",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 233,
      "source": "text",
      "content": "example of the stepsize and VrefCA set tolerance.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 234,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 234,
      "source": "text",
      "content": "4.26 VrefCA Training Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 234,
      "source": "text",
      "content": "Figure 94 â Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 234,
      "source": "text",
      "content": "The VrefCA increment/decrement step times are defined by VrefCA_time. The VrefCA_time is defined",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 234,
      "source": "text",
      "content": "from t0 to t1 as shown in the Figure95 where t1 is referenced to when the VrefCA voltage is at the final",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 234,
      "source": "text",
      "content": "DC level within the VrefCA valid tolerance (Vref_val_tol).",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 234,
      "source": "text",
      "content": "The VrefCA valid level is defined by VrefCA_val tolerance to qualify the step time t1 as shown in",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 234,
      "source": "text",
      "content": "Figure95. This parameter is used to ensure an adequate RC time constant behavior of the voltage level",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 234,
      "source": "text",
      "content": "change after any VrefCA increment/decrement adjustment. This parameter is only applicable for DRAM",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 234,
      "source": "text",
      "content": "component level validation/characterization.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 234,
      "source": "text",
      "content": "t0 - is referenced to MPC Apply VREFCA and RTT_CA/CS/CK",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 234,
      "source": "text",
      "content": "t1 - is referenced to the VrefCA_val_tol",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 235,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 235,
      "source": "text",
      "content": "4.26 VrefCA Training Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 235,
      "source": "text",
      "content": "CA Old Vref Updating Vref Setting New Vref",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 235,
      "source": "text",
      "content": "Vref Setting Setting",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 235,
      "source": "text",
      "content": "Figure 95 â Vref_time Timing Diagram",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 235,
      "source": "text",
      "content": "The minimum time required between two Vref commands is VrefCA_time, shown as Vref_time in Figure95.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 235,
      "source": "text",
      "content": "Table 334 â VREF CA Mode Register",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 235,
      "source": "text",
      "content": "MR Address MRW OP OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 235,
      "source": "text",
      "content": "MR11 UI VrefCA Calibration Value",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 235,
      "source": "text",
      "content": "A VrefCA command is used to store the VREF values into the VREF CA MR11. This mode register is only",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 235,
      "source": "text",
      "content": "programmed via the command but is readable via a normal MRR.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 236,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 236,
      "source": "text",
      "content": "4.26 VrefCA Training Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 236,
      "source": "text",
      "content": "Figure 96 â Vref Step Single Stepsize Increment Case",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 236,
      "source": "text",
      "content": "Figure 97 â Vref Step Single Stepsize Decrement Case",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 237,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 237,
      "source": "text",
      "content": "4.26 VrefCA Training Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 237,
      "source": "text",
      "content": "Figure 98 â Vref Full Step from Vrefmin to Vrefmax Case",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 237,
      "source": "text",
      "content": "Figure 99 â Vref Full Step from Vrefmax to Vrefmin Case.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 238,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 238,
      "source": "text",
      "content": "4.26 VrefCA Training Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 238,
      "source": "text",
      "content": "Table335 contains the CA internal vref specifications that will be characterized at the component level for",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 238,
      "source": "text",
      "content": "compliance. The component level characterization method is TBD.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 238,
      "source": "text",
      "content": "Table 335 â CA Internal VREF Specifications",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 238,
      "source": "text",
      "content": "Parameter Symbol Min Typ Max Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 238,
      "source": "text",
      "content": "VrefCA Max operating point V 97.5% - - VDDQ 1",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 238,
      "source": "text",
      "content": "VrefCA Min operating point V - - 45% VDDQ 1",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 238,
      "source": "text",
      "content": "VrefCA Stepsize V 0.41% 0.50% 0.59% VDDQ 2",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 238,
      "source": "text",
      "content": "V -1.625% 0.00% 1.625% VDDQ 3,4,6",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 238,
      "source": "text",
      "content": "VrefCA Set Tolerance",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 238,
      "source": "text",
      "content": "V -0.15% 0.00% 0.15% VDDQ 3,5,7",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 238,
      "source": "text",
      "content": "VrefCA Step Time VrefCA_time - - 300 ns 8",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 238,
      "source": "text",
      "content": "VrefCA Valid Tolerance V -0.15% 0.00% 0.15% VDDQ 9",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 238,
      "source": "text",
      "content": "NOTE 1 VrefCA DC voltage referenced to VDDQ_DC.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 238,
      "source": "text",
      "content": "NOTE 2 VrefCA stepsize increment/decrement range. VrefCA at DC level.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 238,
      "source": "text",
      "content": "NOTE 3 VrefCA_new = VrefCA_old + n*VrefCA_step; n= number of steps; if increment use \"+\"; If decrement use \"-\"",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 238,
      "source": "text",
      "content": "NOTE 4 The minimum value of VrefCA setting tolerance = VrefCA_new - 1.625%*VDDQ. The maximum value of VrefCA setting",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 238,
      "source": "text",
      "content": "tolerance = VrefCA_new + 1.625%*VDDQ. For n>4",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 238,
      "source": "text",
      "content": "NOTE 5 The minimum value of VrefCA setting tolerance = VrefCA_new - 0.15%*VDDQ. The maximum value of VrefCA setting tolerance",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 238,
      "source": "text",
      "content": "= VrefCA_new + 0.15%*VDDQ. For n< 4",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 238,
      "source": "text",
      "content": "NOTE 6 Measured byrecording the min and max values of the VrefCA output over the range, drawing a straight line between those points",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 238,
      "source": "text",
      "content": "and comparing all other VrefCA output settingsto that line",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 238,
      "source": "text",
      "content": "NOTE 7 Measured byrecording the min and max values of the VrefCA output across 4 consecutive steps(n=4), drawing a straight line",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 238,
      "source": "text",
      "content": "between those points and comparing all other VrefCA output settingsto that line",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 238,
      "source": "text",
      "content": "NOTE 8 Time from MPC (Apply VREFCA, VREFCS, RTT_CK/CS/CA) command to increment or decrement",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 238,
      "source": "text",
      "content": "NOTE 9 Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefCA",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 238,
      "source": "text",
      "content": "valid is to qualify the step times which will be characterized at the component level",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 239,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 239,
      "source": "text",
      "content": "4.27 VrefCS Training Specification",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 239,
      "source": "text",
      "content": "The DRAM internal VrefCS specification parameters are voltage operating range, stepsize, VrefCS set",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 239,
      "source": "text",
      "content": "tolerance, VrefCS step time and Vref valid level.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 239,
      "source": "text",
      "content": "The voltage operating range specifies the minimum required VrefCS setting range for DDR5 DRAM",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 239,
      "source": "text",
      "content": "devices. The minimum range is defined by VrefCSmax and VrefCSmin as depicted in Figure100.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 239,
      "source": "text",
      "content": "Figure 100 â VrefCS Operating Range (Vrefmin, Vrefmax)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 239,
      "source": "text",
      "content": "The VrefCS stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 239,
      "source": "text",
      "content": "VrefCS step size must be within the range specified.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 239,
      "source": "text",
      "content": "The VrefCS set tolerance is the variation in the VrefCS voltage from the ideal setting. This accounts for",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 239,
      "source": "text",
      "content": "accumulated error over multiple steps. There are two ranges for VrefCS set tolerance uncertainty. The",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 239,
      "source": "text",
      "content": "range of VrefCS set tolerance uncertainty is a function of number of steps n.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 239,
      "source": "text",
      "content": "The VrefCS set tolerance is measured with respect to the ideal line which is based on the two endpoints,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 239,
      "source": "text",
      "content": "where the endpoints are at the min and max VrefCS values for a specified range. An illustration depicting",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 239,
      "source": "text",
      "content": "an example of the stepsize and VrefCS set tolerance is provided in Figure101.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 240,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 240,
      "source": "text",
      "content": "4.27 VrefCS Training Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 240,
      "source": "text",
      "content": "Figure 101 â Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 240,
      "source": "text",
      "content": "The VrefCS increment/decrement step times are defined by VrefCS_time. The VrefCS_time is defined",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 240,
      "source": "text",
      "content": "from t0 to t1 as shown in the Figure95 where t1 is referenced to when the VrefCS voltage is at the final DC",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 240,
      "source": "text",
      "content": "level within the VrefCS valid tolerance (VrefCS_val_tol).",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 240,
      "source": "text",
      "content": "The VrefCS valid level is defined by VrefCS_val tolerance to qualify the step time t1 as shown in",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 240,
      "source": "text",
      "content": "Figure102. This parameter is used to ensure an adequate RC time constant behavior of the voltage level",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 240,
      "source": "text",
      "content": "change after any VrefCS increment/decrement adjustment. This parameter is only applicable for DRAM",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 240,
      "source": "text",
      "content": "component level validation/characterization.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 240,
      "source": "text",
      "content": "t0 - is referenced to VrefCS command clock",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 240,
      "source": "text",
      "content": "t1 - is referenced to the VrefCS_val_tol",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 241,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 241,
      "source": "text",
      "content": "4.27 VrefCS Training Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 241,
      "source": "text",
      "content": "CS Old Vref Updating Vref Setting New Vref",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 241,
      "source": "text",
      "content": "Vref Setting Setting",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 241,
      "source": "text",
      "content": "Figure 102 â Vref_time Timing Diagram",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 241,
      "source": "text",
      "content": "The minimum time required between two Vref commands is VrefCS_time, shown as Vref_time in the timing",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 241,
      "source": "text",
      "content": "Table 336 â VREF CS Mode Register",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 241,
      "source": "text",
      "content": "MR Address MRW OP OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 241,
      "source": "text",
      "content": "MR12 UI VrefCS Calibration Value",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 241,
      "source": "text",
      "content": "A VrefCS command is used to store the VREF values into the VREF CS MR12. This mode register is only",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 241,
      "source": "text",
      "content": "programmed via the command but is readable via a normal MRR.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 242,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 242,
      "source": "text",
      "content": "4.27 VrefCS Training Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 242,
      "source": "text",
      "content": "Figure 103 â Vref Step Single Stepsize Increment Case.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 242,
      "source": "text",
      "content": "Figure 104 â Vref Step Single Stepsize Decrement Case",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 243,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 243,
      "source": "text",
      "content": "4.27 VrefCS Training Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 243,
      "source": "text",
      "content": "Figure 105 â Vref Full Step from Vrefmin to Vrefmax Case",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 243,
      "source": "text",
      "content": "Figure 106 â Vref Full Step from Vrefmax to Vrefmin Case.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 244,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 244,
      "source": "text",
      "content": "4.27 VrefCS Training Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 244,
      "source": "text",
      "content": "Table337 contains the CS internal vref specifications that will be characterized at the component level for",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 244,
      "source": "text",
      "content": "compliance. The component level characterization method is tbd.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 244,
      "source": "text",
      "content": "Table 337 â CS Internal VREF Specifications",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 244,
      "source": "text",
      "content": "Parameter Symbol Min Typ Max Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 244,
      "source": "text",
      "content": "VrefCS Max operating point V 97.5% - - VDDQ 1",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 244,
      "source": "text",
      "content": "VrefCS Min operating point V - - 45% VDDQ 1",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 244,
      "source": "text",
      "content": "VrefCS Stepsize V 0.41% 0.50% 0.59% VDDQ 2",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 244,
      "source": "text",
      "content": "V -1.625% 0.00% 1.625% VDDQ 3,4,6",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 244,
      "source": "text",
      "content": "VrefCS Set Tolerance",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 244,
      "source": "text",
      "content": "V -0.15% 0.00% 0.15% VDDQ 3,5,7",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 244,
      "source": "text",
      "content": "VrefCS Step Time V - - 300 ns 8",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 244,
      "source": "text",
      "content": "VrefCS Valid Tolerance V -0.15% 0.00% 0.15% VDDQ 9",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 244,
      "source": "text",
      "content": "NOTE 1 VrefCS DC voltage referenced to VDDQ_DC.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 244,
      "source": "text",
      "content": "NOTE 2 VrefCS stepsize increment/decrement range. VrefCS at DC level.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 244,
      "source": "text",
      "content": "NOTE 3 VrefCS_new = VrefCS_old + n*VrefCS_step; n= number of steps; if increment use \"+\"; If decrement use \"-\"",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 244,
      "source": "text",
      "content": "NOTE 4 The minimum value of VrefCA setting tolerance = VrefCS_new - 1.625%*VDDQ. The maximum value of VrefCS setting tolerance",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 244,
      "source": "text",
      "content": "= VrefCS_new + 1.625%*VDDQ. For n>4",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 244,
      "source": "text",
      "content": "NOTE 5 The minimum value of VrefCS setting tolerance = VrefCS_new - 0.15%*VDDQ. The maximum value of VrefCS setting tolerance =",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 244,
      "source": "text",
      "content": "VrefCSnew + 0.15%*VDDQ. For n< 4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 244,
      "source": "text",
      "content": "NOTE 6 Measured byrecording the min and max values of the VrefCS output over the range, drawing a straight line between those points",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 244,
      "source": "text",
      "content": "and comparing all other VrefCS output settingsto that line",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 244,
      "source": "text",
      "content": "NOTE 7 Measured byrecording the min and max values of the VrefCS output across 4 consecutive steps(n=4), drawing a straight line",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 244,
      "source": "text",
      "content": "between those points and comparing all other VrefCS output settingsto that line",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 244,
      "source": "text",
      "content": "NOTE 8 Time from MPC (Apply VREFCA, VREFCS, RTT_CK/CS/CA) command to increment or decrement",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 244,
      "source": "text",
      "content": "NOTE 9 Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefCS",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 244,
      "source": "text",
      "content": "valid is to qualify the step times which will be characterized at the component level",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 245,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 245,
      "source": "text",
      "content": "4.28 VrefDQ Calibration Specification",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 245,
      "source": "text",
      "content": "The DRAM internal VrefDQ specification parameters are voltage operating range, stepsize, VrefDQ set",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 245,
      "source": "text",
      "content": "tolerance, Vref step time and VrefDQ valid level.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 245,
      "source": "text",
      "content": "The voltage operating range specifies the minimum required VrefDQ setting range for DDR5 DRAM",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 245,
      "source": "text",
      "content": "devices. The minimum range is defined by VrefDQmax and VrefDQmin as depicted in Figure107 .",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 245,
      "source": "text",
      "content": "Figure 107 â VrefDQ Operating Range (VrefDQmin, VrefDQmax)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 245,
      "source": "text",
      "content": "The VrefDQ stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 245,
      "source": "text",
      "content": "VrefDQ step size must be within the range specified.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 245,
      "source": "text",
      "content": "The VrefDQ set tolerance is the variation in the VrefDQ voltage from the ideal setting. This accounts for",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 245,
      "source": "text",
      "content": "accumulated error over multiple steps. There are two ranges for VrefDQ set tolerance uncertainty. The",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 245,
      "source": "text",
      "content": "range of VrefDQ set tolerance uncertainty is a function of number of steps n.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 245,
      "source": "text",
      "content": "The VrefDQ set tolerance is measured with respect to the ideal line which is based on the two endpoints,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 245,
      "source": "text",
      "content": "where the endpoints are at the min and max VrefDQ values for a specified range. Figure108 depicts an",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 245,
      "source": "text",
      "content": "example of the stepsize and VrefDQ set tolerance.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 246,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 246,
      "source": "text",
      "content": "4.28 VrefDQ Calibration Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 246,
      "source": "text",
      "content": "Figure 108 â Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 246,
      "source": "text",
      "content": "The VrefDQ increment/decrement step times are defined by VrefDQ_time. The VrefDQ_time is defined",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 246,
      "source": "text",
      "content": "from t0 to t1 as shown in the Figure109 where t1 is referenced to when the VrefDQ voltage is at the final",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 246,
      "source": "text",
      "content": "DC level within the VrefDQ valid tolerance (VrefDQ_val_tol).",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 246,
      "source": "text",
      "content": "The VrefDQ valid level is defined by VrefDQ_val tolerance to qualify the step time t1 as shown in",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 246,
      "source": "text",
      "content": "Figure109. This parameter is used to ensure an adequate RC time constant behavior of the voltage level",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 246,
      "source": "text",
      "content": "change after any VrefDQ increment/decrement adjustment. This parameter is only applicable for DRAM",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 246,
      "source": "text",
      "content": "component level validation/characterization.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 246,
      "source": "text",
      "content": "t0 - is referenced to the MRW command which updates VrefDQ value",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 246,
      "source": "text",
      "content": "t1 - is referenced to the VrefDQ_val_tol",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 247,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 247,
      "source": "text",
      "content": "4.28 VrefDQ Calibration Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 247,
      "source": "text",
      "content": "DQ Old VrefDQ Updating VrefDQ Setting New VrefDQ",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 247,
      "source": "text",
      "content": "Vref Setting Setting",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 247,
      "source": "text",
      "content": "Figure 109 â VrefDQ_time Timing Diagram",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 247,
      "source": "text",
      "content": "The minimum time required between two MRW commands which update VrefDQ settings is",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 247,
      "source": "text",
      "content": "Table 338 â VrefDQ Mode Register",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 247,
      "source": "text",
      "content": "MR Address MRW OP OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 247,
      "source": "text",
      "content": "MR10 UI VrefDQ Calibration Value",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 247,
      "source": "text",
      "content": "An MRW command is used to store the global VrefDQ values into the VrefDQ bits of MR10.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 247,
      "source": "text",
      "content": "Additional per-pin VrefDQ trims are available for programming in MR118, MR126, MR134, ..., MR254,",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 247,
      "source": "text",
      "content": "OP[7:4], up to a maximum of +/â 3 VrefDQ steps. The combined global and per-pin VrefDQ settings shall",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 247,
      "source": "text",
      "content": "never exceed the available VrefDQ range from 35.0% to 97.5%.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 248,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 248,
      "source": "text",
      "content": "4.28 VrefDQ Calibration Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 248,
      "source": "text",
      "content": "Figure 110 â VrefDQ Step Single Stepsize Increment Case.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 248,
      "source": "text",
      "content": "Figure 111 â VrefDQ Step Single Stepsize Decrement Case",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 249,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 249,
      "source": "text",
      "content": "4.28 VrefDQ Calibration Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 249,
      "source": "text",
      "content": "Figure 112 â VrefDQ Full Step from VrefDQmin to VrefDQmax Case",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 249,
      "source": "text",
      "content": "Figure 113 â VrefDQ Full Step from VrefDQmax to VrefDQmin Case.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 250,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 250,
      "source": "text",
      "content": "4.28 VrefDQ Calibration Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 250,
      "source": "text",
      "content": "Table339 contains the internal VrefDQ specifications that will be characterized at the component level for",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 250,
      "source": "text",
      "content": "compliance. The component level characterization method is tbd.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 250,
      "source": "text",
      "content": "Table 339 â VrefDQ Internal Specifications",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 250,
      "source": "text",
      "content": "Parameter Symbol Min Typ Max Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 250,
      "source": "text",
      "content": "VrefDQ Max operating point V 97.5% - - VDDQ 1",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 250,
      "source": "text",
      "content": "VrefDQ Min operating point V - - 45% VDDQ 1",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 250,
      "source": "text",
      "content": "VrefDQ Stepsize V 0.41% 0.50% 0.59% VDDQ 2",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 250,
      "source": "text",
      "content": "V -1.625% 0.00% 1.625% VDDQ 3,4,6",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 250,
      "source": "text",
      "content": "VrefDQ Set Tolerance",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 250,
      "source": "text",
      "content": "V -0.15% 0.00% 0.15% VDDQ 3,5,7",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 250,
      "source": "text",
      "content": "VrefDQ Step Time V 8,10",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 250,
      "source": "text",
      "content": "VrefDQ Valid Tolerance V -0.15% 0.00% 0.15% VDDQ 9",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 250,
      "source": "text",
      "content": "NOTE 1 VrefDQ DC voltage referenced to VDDQ_DC.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 250,
      "source": "text",
      "content": "NOTE 2 VrefDQ stepsize increment/decrement range. VrefDQ at DC level.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 250,
      "source": "text",
      "content": "NOTE 3 VrefDQ_new = VrefDQ_old + n*VrefDQstep; n= number of steps; if increment use \"+\"; If decrement use \"-\"",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 250,
      "source": "text",
      "content": "NOTE 4 The minimum value of VrefDQ setting tolerance = VrefDQ_new - 1.625%*VDDQ. The maximum value of VrefDQ setting",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 250,
      "source": "text",
      "content": "tolerance = VrefDQ_new + 1.625%*VDDQ. For n>4.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 250,
      "source": "text",
      "content": "NOTE 5 The minimum value of VrefDQ setting tolerance = VrefDQ_new - 0.15%*VDDQ. The maximum value of VrefDQ setting tolerance",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 250,
      "source": "text",
      "content": "= VrefDQ_new + 0.15%*VDDQ. For n< 4.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 250,
      "source": "text",
      "content": "NOTE 6 Measured byrecording the min and max values of the VrefDQ output over the range, drawing a straight line between those points",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 250,
      "source": "text",
      "content": "and comparing all other VrefDQ output settingsto that line.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 250,
      "source": "text",
      "content": "NOTE 7 Measured byrecording the min and max values of the VrefDQ output across 4 consecutive steps(n=4), drawing a straight line",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 250,
      "source": "text",
      "content": "between those points and comparing all other VrefDQ output settingsto that line.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 250,
      "source": "text",
      "content": "NOTE 8 Time from MRW command updating VrefDQ to increment or decrement.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 250,
      "source": "text",
      "content": "NOTE 9 Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefDQ",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 250,
      "source": "text",
      "content": "valid is to qualify the step times which will be characterized at the component level.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 250,
      "source": "text",
      "content": "NOTE 10 The maximum value of VrefDQ step time = 150ns for n<16 and 500ns for nâ¥16, where n = number of steps.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 251,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 251,
      "source": "text",
      "content": "4.29 Post Package Repair (PPR)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 251,
      "source": "text",
      "content": "DDR5 supports Fail Row address repair, PPR which allows a simple and easy repair method in a system.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 251,
      "source": "text",
      "content": "Two methods are provided: Hard Post Package Repair (hPPR) for a permanent Row repair and Soft Post",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 251,
      "source": "text",
      "content": "Package Repair (sPPR) for a temporary Row repair.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 251,
      "source": "text",
      "content": "Entry into hPPR or sPPR is protected through a sequential MRW guard key to prevent unintentional hPPR",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 251,
      "source": "text",
      "content": "programming. The sequential MRW guard key is the same for both hPPR and sPPR.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 251,
      "source": "text",
      "content": "The hPPR/sPPR guard key requires a sequence of four MRW commands to be issued immediately after",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 251,
      "source": "text",
      "content": "entering hPPR/sPPR, as shown in Figure114. The guard key sequence must be entered in the specified",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 251,
      "source": "text",
      "content": "order as stated and shown in the spec and in Table340. Any interruptions of the guard key sequence from",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 251,
      "source": "text",
      "content": "other MRW/R commands or non-MR commands such as ACT, WR, RD, are not allowed. Although",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 251,
      "source": "text",
      "content": "interruption of the guard key entry is not allowed, if the guard key is not entered in the required order or is",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 251,
      "source": "text",
      "content": "interrupted by other commands, the hPPR mode or sPPR mode will not execute and the offending",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 251,
      "source": "text",
      "content": "command will be terminated. The hPPR/sPPR entry may or may not execute correctly, however the",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 251,
      "source": "text",
      "content": "offending command will not cause the DRAM to lock up. Offending commands which will interrupt",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 251,
      "source": "text",
      "content": "- Any interruptions of the guard key sequence from other MRW/R commands or non-MR commands",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 251,
      "source": "text",
      "content": "- MRW with CW = high",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 251,
      "source": "text",
      "content": "- 2 cycle commands with CS_n low on the 2nd cycle",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 251,
      "source": "text",
      "content": "Additionally, when the hPPR entry sequence is interrupted, subsequent ACT and WR commands will be",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 251,
      "source": "text",
      "content": "conducted as normal DRAM commands. If a hPPR operation was prematurely interrupted and/or",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 251,
      "source": "text",
      "content": "terminated, the MR23 OP[1] and OP[0] must be reset to \"0\" prior to performing another hPPR or sPPR",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 251,
      "source": "text",
      "content": "operation. The DRAM does not provide an error indication if an incorrect hPPR/sPPR guard key sequence",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 251,
      "source": "text",
      "content": "Four MR24 Key Sequence Entry",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 251,
      "source": "text",
      "content": "PPR Enable PPR Available",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 251,
      "source": "text",
      "content": "CMD M OR P[2 03 ] MR24 MR24 MR24 MR24 ACT",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 251,
      "source": "text",
      "content": "Any Interuptions of the gurad key sequence",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 251,
      "source": "text",
      "content": "from other MRW/R or non-MR commands",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 251,
      "source": "text",
      "content": "such as ACT,WR, RD is not allowed.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 251,
      "source": "text",
      "content": "Figure 114 â Guard Key Timing Diagram",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 251,
      "source": "text",
      "content": "Table 340 â Guard Key Encoding for MR24",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 251,
      "source": "text",
      "content": "Guard Keys OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0] Notes",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 251,
      "source": "text",
      "content": "MR24 Seq1 1 1 0 0 1 1 1 1",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 251,
      "source": "text",
      "content": "MR24 Seq2 0 1 1 1 0 0 1 1",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 251,
      "source": "text",
      "content": "MR24 Seq3 1 0 1 1 1 0 1 1",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 251,
      "source": "text",
      "content": "MR24 Seq4 0 0 1 1 1 0 1 1",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 252,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 252,
      "source": "text",
      "content": "4.29.1 Hard PPR (hPPR)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 252,
      "source": "text",
      "content": "With hPPR, DDR5 can correct at least one row address per Bank Group. The hPPR resource designation",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 252,
      "source": "text",
      "content": "(MR54,55,56,57) will indicate the hPPR resource availability, and can be read/checked prior to",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 252,
      "source": "text",
      "content": "implementing a repair. It is important to note that hPPR repairs are permanent; the Electrical-fuse cannot",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 252,
      "source": "text",
      "content": "be switched back to un-fused states once it is programmed. The controller should prevent unintended hPPR",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 252,
      "source": "text",
      "content": "mode entry and repair. (i.e., During the Command/Address training period). Entry into hPPR is through a",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 252,
      "source": "text",
      "content": "register enable, ACT command that is used to transmit the bank and row address of the row to be replaced",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 252,
      "source": "text",
      "content": "in DRAM. After tRCD time, a BL16 WRA command is used to select the individual DRAM through the",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 252,
      "source": "text",
      "content": "DQ bits and to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 252,
      "source": "text",
      "content": "be exited and normal operation can resume.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 252,
      "source": "text",
      "content": "4.29.1.1 hPPR Fail Row Address Repair",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 252,
      "source": "text",
      "content": "1 Since the mode register address operand allows the user to execute hPPR resource, MRR of hPPR resource",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 252,
      "source": "text",
      "content": "designation (MR 54, 55, 56, 57) needs to be read. After userâs checking the hPPR resource availability of each",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 252,
      "source": "text",
      "content": "bank from MRR, hPPR mode can be entered. If the MRR of hPPR resource designation (MR 54, 55, 56, 57)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 252,
      "source": "text",
      "content": "appears to not be available, the host controller should not issue hPPR mode.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 252,
      "source": "text",
      "content": "2 Before entering 'hPPR' mode, all banks shall be in a precharged and idle state, and CRC Mode must be disabled.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 252,
      "source": "text",
      "content": "3 Enable hPPR using MR23:OP[0]=1 and wait tMRD.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 252,
      "source": "text",
      "content": "4 Issue guard key as four consecutive MR24 OP[7:0] MRW commands each with a unique address field OP[7:0].",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 252,
      "source": "text",
      "content": "Each MRW command should be spaced by tMRD.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 252,
      "source": "text",
      "content": "5 Issue ACT command with the Bank and Row fail address. Write data is used to select the individual DRAM in the",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 252,
      "source": "text",
      "content": "6 After tRCD, Issue WRA with a valid address. The DRAM will ignore the address given with the WRA command.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 252,
      "source": "text",
      "content": "7 After WL(WL=RL-2), all DQs of target DRAM should be LOW for 8tCK. If HIGH is driven to all DQs of a",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 252,
      "source": "text",
      "content": "DRAM for 8tCK, then DRAM does not conduct hPPR and retains data if REF/REFsb command is properly",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 252,
      "source": "text",
      "content": "issued. If more than one DRAM shares the same command bus, DRAMs that are not being repaired should have",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 252,
      "source": "text",
      "content": "all of their DQ's driven HIGH for 8tCK. If all DQs are neither all LOW nor all HIGH for 8tCK, then hPPR mode",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 252,
      "source": "text",
      "content": "execution is unknown.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 252,
      "source": "text",
      "content": "8 Wait tPGM_hPPRa or tPGM_hPPRb to allow DRAM repair at the target row address to occur internally, and then",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 252,
      "source": "text",
      "content": "9 Wait tPGM_Exit(min) after PRE command to allow DRAM to recognize repaired row address.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 252,
      "source": "text",
      "content": "10 Exit hPPR by setting MR23:OP[0]=0.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 252,
      "source": "text",
      "content": "11 DDR5 will accept any valid command after tPGMPST(min).",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 252,
      "source": "text",
      "content": "12 In the case of multiple addresses to be repaired, repeat Steps 3 to 10.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 252,
      "source": "text",
      "content": "During hPPR mode, REF, REFsb commands are allowed, but array contents are not guaranteed. Upon",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 252,
      "source": "text",
      "content": "receiving a REF or REFsb command in hPPR mode, the DRAM may ignore the Refresh operation but will",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 252,
      "source": "text",
      "content": "not disrupt the repair operation. Other commands except REF/REFsb during tPGM can cause incomplete",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 252,
      "source": "text",
      "content": "repair so no other command except REF is allowed during tPGM.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 252,
      "source": "text",
      "content": "Once hPPR mode is exited with MR23:OP[0]=0 and tPGMPST, to confirm if target row is repaired",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 252,
      "source": "text",
      "content": "correctly, host can verify by writing data into the target row and reading it back.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 253,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 253,
      "source": "text",
      "content": "4.29.1.1 hPPR Fail Row Address Repair (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 253,
      "source": "text",
      "content": "T0 T1 Ta0 Tb0 Tc0 Tc1 Td0 Td1 Te0 Te1 Te2 Tf0 Tf1 Tg0 Tg1 Th0",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 253,
      "source": "text",
      "content": "CMD MRS23 MRS24 ACT WRA DES DES DES DES DES REF/DES REF/DES PRE REF/DES MRS23 DES VALID REF/DES",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 253,
      "source": "text",
      "content": "BG VALID VALID BGf BGf NA NA NA NA NA NA NA VALID NA VALID NA VALID REF/DES",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 253,
      "source": "text",
      "content": "BA VALID VALID BAf BAf NA NA NA NA NA NA NA VALID NA VALID NA VALID REF/DES",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 253,
      "source": "text",
      "content": "ADDR (V OA PL [I 0D ]) VALID VALID VALID NA NA NA NA NA NA NA VALID NA (V OA PL [I 0D ]) NA VALID REF/DES",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 253,
      "source": "text",
      "content": "WL=RL-2 8tCK tWR + tRP+ 1tCK",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 253,
      "source": "text",
      "content": "All Banks 5 X tMRD tRCD tPGM_hPPR tPGM_hPPRa(min) or tPGM_hPPRb(min) tPGM_Exit(min) = 15ns tRP tPGMPST(min)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 253,
      "source": "text",
      "content": "Precharged tPGM_hPPRa(min) or tPGM_hPPRb(min)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 253,
      "source": "text",
      "content": "N Mo orm deal PPR Entry PPR Repair PPR Recognition PPR Exit N Mo orm deal",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 253,
      "source": "text",
      "content": "TIME BREAK DONâT CARE",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 253,
      "source": "text",
      "content": "NOTE 1 Allow REFab/REFsb(1X) from WL+8tCK+tWR+tRP+1tCK after WR, but does not guarantee array contents are refreshed during hPPR",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 253,
      "source": "text",
      "content": "NOTE 2 Timing diagram shows possible commands but not all shown can be issued at same time; for example if REF is issued at Te1, DES must",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 253,
      "source": "text",
      "content": "be issued at Te2 as REF would be illegal at Te2. Likewise, DES must be issued tRFC prior to PRE at Tf0. All regular timings must still",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 253,
      "source": "text",
      "content": "Figure 115 â hPPR Fail Row Repair",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 253,
      "source": "text",
      "content": "Table 341 â MR Register Bits for PPR",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 253,
      "source": "text",
      "content": "Mode Register OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0] Notes",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 253,
      "source": "text",
      "content": "4.29.1.2 Required Timing Parameters",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 253,
      "source": "text",
      "content": "Repair requires additional time period to repair Fail Row Address into Spare Row Address and the timing",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 253,
      "source": "text",
      "content": "parameters in Table342 are required for hPPR.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 253,
      "source": "text",
      "content": "Table 342 â hPPR Timings",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 253,
      "source": "text",
      "content": "Parameter Symbol min max",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 253,
      "source": "text",
      "content": "hPPR Programming Time: x4/x8 tPGMa 1,000 - ms",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 253,
      "source": "text",
      "content": "hPPR Programming Time: x16 tPGMb 2,000 - ms",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 253,
      "source": "text",
      "content": "hPPR Recognition Time tPGM_Exit tRP - ns",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 253,
      "source": "text",
      "content": "hPPR Program Exit and New",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 253,
      "source": "text",
      "content": "Address Setting time",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 254,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 254,
      "source": "text",
      "content": "4.29.2 Soft Post Package Repair (sPPR)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 254,
      "source": "text",
      "content": "Soft Post Package Repair (sPPR) is a way to quickly, but temporarily, repair one row address per Bank",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 254,
      "source": "text",
      "content": "Group on a DDR5 DRAM device, contrasted to hPPR which takes longer but is permanent repair of a row",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 254,
      "source": "text",
      "content": "address. There are some limitations and differences between Soft Repair and a Hard Repair. Entry into",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 254,
      "source": "text",
      "content": "sPPR is through a register enable, ACT command is used to transmit the bank and row address of the row",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 254,
      "source": "text",
      "content": "to be replaced in DRAM. After tRCD time, a BL16 WR command is used to select the individual DRAM",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 254,
      "source": "text",
      "content": "through the DQ bits and to transfer the repair address into an internal register in the DRAM. After a write",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 254,
      "source": "text",
      "content": "recovery time and PRE, the sPPR mode can be exited and normal operation can resume. Care must be",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 254,
      "source": "text",
      "content": "taken that refresh is not violated for the other rows in the array during soft repair time. Also note that the",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 254,
      "source": "text",
      "content": "DRAM will retain the soft repair information inside the DRAM as long as VDD remains within the",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 254,
      "source": "text",
      "content": "operating region. If DRAM power is removed or the DRAM is RESET, the soft repair will revert to the",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 254,
      "source": "text",
      "content": "unrepaired state. hPPR and sPPR may not be enabled at the same time. sPPR must have been disabled and",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 254,
      "source": "text",
      "content": "cleared prior to entering hPPR mode.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 254,
      "source": "text",
      "content": "With sPPR, DDR5 can repair one Row address per BG. If the hPPR resources for a BG are used up, the",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 254,
      "source": "text",
      "content": "bank group will have no more available resources for soft PPR. If a repair sequence is issued to a BG with",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 254,
      "source": "text",
      "content": "no repair resources available, the DRAM will ignore the programming sequence.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 254,
      "source": "text",
      "content": "Table 343 â sPPR vs hPPR",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 254,
      "source": "text",
      "content": "Soft Repair Hard Repair Note",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 254,
      "source": "text",
      "content": "Persistence of Repair Volatile â Repaired as long Non-Volatile â repair is",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 254,
      "source": "text",
      "content": "Soft Repair is erased when Vdd removed",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 254,
      "source": "text",
      "content": "as VDD is within Operating permanent after the",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 254,
      "source": "text",
      "content": "Length of time to complete repair A subsequent sPPR can be performed",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 254,
      "source": "text",
      "content": "cycle WL+ 8tCK+tWR tPGM_hPPRa or tPG- without affecting the hPPR previously",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 254,
      "source": "text",
      "content": "M_hPPRb performed provided a row is available in",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 254,
      "source": "text",
      "content": "# of Repair elements one per BG at least one per BG",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 254,
      "source": "text",
      "content": "Simultaneous use of soft and Clearing sPPR occurs by either:",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 254,
      "source": "text",
      "content": "Any outstanding soft",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 254,
      "source": "text",
      "content": "hard repair within a BG Previous hard repairs are repairs must be cleared (a) powerdown and power-up",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 254,
      "source": "text",
      "content": "allowed before soft repair sequence or (b) Reset and re-ini-",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 254,
      "source": "text",
      "content": "before a hard repair",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 254,
      "source": "text",
      "content": "Repair Command 1 method - WR 1 method - WRA",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 254,
      "source": "text",
      "content": "Bank not having row repair",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 254,
      "source": "text",
      "content": "Bank having row repair retain",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 254,
      "source": "text",
      "content": "4.29.2.1 sPPR Repair of a Fail Row Address",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 254,
      "source": "text",
      "content": "The following is the procedure of sPPR with WR command. Note that during the soft repair sequence, no",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 254,
      "source": "text",
      "content": "1 User should back up the data of the target row address for sPPR in the bank before sPPR execution. The backup",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 254,
      "source": "text",
      "content": "data should be one row per bank. After sPPR has been completed, user restores the data in the repaired array.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 254,
      "source": "text",
      "content": "2 sPPR resources are shared with hPPR. The hPPR resource designation registers (MR 54, 55, 56, 57) should be",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 254,
      "source": "text",
      "content": "checked prior to sPPR. If the MRR of hPPR resource designation (MR 54, 55, 56, 57) shows that hPPR resources",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 254,
      "source": "text",
      "content": "in the bank that is targeted for sPPR repair is not available, the host controller should not issue sPPR mode.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 254,
      "source": "text",
      "content": "3 Before entering 'sPPR' mode, all banks shall be in a precharged and idle state. and CRC mode must be disabled.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 254,
      "source": "text",
      "content": "4 Enable sPPR using MR23 bit \"OP1=1\" and wait tMRD.",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 254,
      "source": "text",
      "content": "5 Issue Guard Key as four consecutive MRW commands each with a unique address field OP[7:0] Each MRW",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 254,
      "source": "text",
      "content": "command shall be separated by tMRD. The Guard Key sequence is the same as hPPR in Table341.",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 254,
      "source": "text",
      "content": "6 Issue ACT command with the Bank and Row Fail address, Write data is used to select the individual DRAM in",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 254,
      "source": "text",
      "content": "the Rank for repair.",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 254,
      "source": "text",
      "content": "7 A WR command is issued after tRCD, with valid column address. The DRAM will ignore the column address",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 254,
      "source": "text",
      "content": "given with the WR command.",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 255,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 255,
      "source": "text",
      "content": "4.29.2.1 sPPR Repair of a Fail Row Address (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 255,
      "source": "text",
      "content": "8 After WL (WL=WL=RL-2), all of the DQs of the individual Target DRAM should be LOW for 8tCK. If any DQ",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 255,
      "source": "text",
      "content": "is high during 8tCK burst, then the sPPR protocol will not be executed. If more than one DRAM shares the same",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 255,
      "source": "text",
      "content": "command bus, DRAMs that are not being repaired should have all of their DQ's driven HIGH for 8tCK. If all of",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 255,
      "source": "text",
      "content": "the DQ's are neither all LOW nor all HIGH for 8tCK, then sPPR mode will be unknown.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 255,
      "source": "text",
      "content": "9 Wait tPGM_sPPR(min) for the internal repair register to be written and then issue PRE to the Bank.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 255,
      "source": "text",
      "content": "10 Wait tRP after PRE command to allow the DRAM to recognize repaired Row address.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 255,
      "source": "text",
      "content": "11 Exit sPPR with setting MR23 bit \"OP1=0\" and wait tMRD.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 255,
      "source": "text",
      "content": "12 sPPR can be performed without affecting the hPPR previously performed provided a row is available in that",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 255,
      "source": "text",
      "content": "BG. When more than one sPPR request is made to the same BG, the most recently issued sPPR address would",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 255,
      "source": "text",
      "content": "replace the early issued one. In the case of conducting soft repair address in a different BG, repeat step 4 to 11.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 255,
      "source": "text",
      "content": "During a soft repair, refresh command is not allowed between sPPR MRS entry and exit.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 255,
      "source": "text",
      "content": "T0 T1 Ta0 Tb0 Tc0 Tc1 Td0 Td1 Te0 Te1 Te2 Tf0 Tf1 Tg0 Tg1 Th0",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 255,
      "source": "text",
      "content": "CMD MR23 MR24 ACT WR DES DES DES DES DES DES DES PRE DES MR23 DES VALID REF/DES",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 255,
      "source": "text",
      "content": "BG VALID VALID BGf BGf NA NA NA NA NA NA NA VALID NA VALID NA VALID REF/DES",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 255,
      "source": "text",
      "content": "BA VALID VALID BAf BAf NA NA NA NA NA NA NA VALID NA VALID NA VALID REF/DES",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 255,
      "source": "text",
      "content": "ADDR (V OA PL [I 1D ]) VALID VALID VALID NA NA NA NA NA NA NA VALID NA (V OA PL [I 1D ]) NA VALID REF/DES",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 255,
      "source": "text",
      "content": "5 X tMRD tRCD tPGM_sPPR(min) tPGM_Exit(min) tPGMPST_sPPR(min)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 255,
      "source": "text",
      "content": "Precharged tPGM_sPPR(min)",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 255,
      "source": "text",
      "content": "N Mo orm deal sPPR Entry sPPR Repair sPPR Recognition sPPR Exit N Mo orm deal",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 255,
      "source": "text",
      "content": "TIME BREAK DONâT CARE",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 255,
      "source": "text",
      "content": "Figure 116 â sPPR Fail Row Repair",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 255,
      "source": "text",
      "content": "Table 344 â sPPR Timings",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 255,
      "source": "text",
      "content": "Parameter Symbol min max",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 255,
      "source": "text",
      "content": "sPPR Programming Time: x4/x8, x16 tPGM_sPPR - tCK",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 255,
      "source": "text",
      "content": "sPPR Exit Recognition Time tPGM_Exit tRP - ns",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 255,
      "source": "text",
      "content": "sPPR Exit and New New Address tPGMPST",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 255,
      "source": "text",
      "content": "Memory Built-In Self Test (MBIST) PPR uses only MR22 and MR23, and detailed specification for the",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 256,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 256,
      "source": "text",
      "content": "4.30 Decision Feedback Equalization",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 256,
      "source": "text",
      "content": "At data rates >= 3200MT/s, signal degradation due to Inter Symbol Interference (ISI) is expected to",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 256,
      "source": "text",
      "content": "increase and the data eye at the DRAM ball is expected to be closed. Since the memory channel is very",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 256,
      "source": "text",
      "content": "reflective due to the many impedance mismatched points that exist along the memory subsystem, ISI due",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 256,
      "source": "text",
      "content": "to reflections are expected to increase. Traditional methods of characterizing the Receiver using the input",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 256,
      "source": "text",
      "content": "eye mask is no longer sufficient. DDR5 requires equalization to help improve (or open up) the data eyes",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 256,
      "source": "text",
      "content": "after the data is latched by the receiver. A 4-tap DFE is chosen to help equalize the DQ signals without",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 256,
      "source": "text",
      "content": "amplifying the noise due to insertion loss and reflections, which is a common side effect of other",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 256,
      "source": "text",
      "content": "equalization techniques (example CTLE). Figure117 shows an example of a memory subsystem with DFE",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 256,
      "source": "text",
      "content": "circuit included on the DRAM.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 256,
      "source": "text",
      "content": "DQ Interconnect + - DFE",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 256,
      "source": "text",
      "content": "DD QQ SS # + - Tx Interconnect + -Rx",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 256,
      "source": "text",
      "content": "Figure 117 â Example of Memory Subsystem with DFE Circuit on the DRAM",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 256,
      "source": "text",
      "content": "4.30.2 Pulse Response of a Reflective Memory Channel",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 256,
      "source": "text",
      "content": "A reflection dominated channel such as those found in a memory subsystem is anticipated to have",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 256,
      "source": "text",
      "content": "substantially reduced data eye at the DRAM ball due to the effects of insertion loss and reflections.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 256,
      "source": "text",
      "content": "Figure118 represents how a pulse response of a very reflective channel might look like. The attenuation as",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 256,
      "source": "text",
      "content": "well as the ringing of the signal can cause the data eye to close at the DRAM ball. Moreover, the ringing",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 256,
      "source": "text",
      "content": "can impact future bits that are being sent into the channel, i.e., if the pulse response is for bit n, then the",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 256,
      "source": "text",
      "content": "ringing from bit n can impact the signal integrity of future bits n+1, n+2, n+3, n+4, etc. Putting it another",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 256,
      "source": "text",
      "content": "way, the signal integrity of any bit, for example bit n, can be impacted by the signals of the previous bits",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 256,
      "source": "text",
      "content": "n-1, n-2, n-3, n-4, etc.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 257,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 257,
      "source": "text",
      "content": "4.30.2 Pulse Response of a Reflective Memory Channel (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 257,
      "source": "text",
      "content": "Pulse Response (DRAM Rx)",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 257,
      "source": "text",
      "content": "ISI from previous bit may",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 257,
      "source": "text",
      "content": "Figure 118 â Example of Pulse Response of a Reflective Channel",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 257,
      "source": "text",
      "content": "4.30.3 Components of the DFE",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 257,
      "source": "text",
      "content": "The 4-tap DFE subsystem consists of a gain amplifier, a DFE summer, 4 DQ slicers (also called Taps) with",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 257,
      "source": "text",
      "content": "outputs that loop back to the DFE summer, and a coefficient multiplier for each Tap (Figure119). The gain",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 257,
      "source": "text",
      "content": "control of the front end is used to ensure that the cursor or the current bit is in a congruent relationship with",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 257,
      "source": "text",
      "content": "the ISI correction required for the channel. The taps T1, T2, T3, T4 coefficients provide the corrections",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 257,
      "source": "text",
      "content": "needed to the current bit by adding or subtracting the effects of ISI of the previous bits.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 257,
      "source": "text",
      "content": "T2 Post Cursor Tap-2",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 257,
      "source": "text",
      "content": "DQ Slicer DQ Slicer . . .",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 257,
      "source": "text",
      "content": "DQ + - Î£ DQ_SUM IN OUT IN OUT",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 257,
      "source": "text",
      "content": "DQS# DQS_BUF DQSX2_BUF",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 257,
      "source": "text",
      "content": "Figure 119 â 4-Tap DFE Example",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 258,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 258,
      "source": "text",
      "content": "4.30.3 Components of the DFE (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 258,
      "source": "text",
      "content": "The Mode Registers shown in Table345 and Table346 are used by the memory controller to set the strengths of the",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 258,
      "source": "text",
      "content": "gain amplifier and the strengths of the correction of the Taps to adapt the ISI cancellation in accordance with the",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 258,
      "source": "text",
      "content": "channel performance. Optimal values used for the strengths of the gain amplifier and of the Taps are system",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 258,
      "source": "text",
      "content": "dependent, and are usually obtained through a combination of simulations, platform characterizations, and other",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 258,
      "source": "text",
      "content": "Table 345 â Min/Max Ranges for the DFE Gain Adjustment",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 258,
      "source": "text",
      "content": "DDR5 3200-4800 DDR5 5200-6400",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 258,
      "source": "text",
      "content": "Description Unit Notes",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 258,
      "source": "text",
      "content": "Min Typ Max Min Typ Max",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Gain Bias Max 6 - - 6 - - dB 1,2,3,4",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Gain Bias Min - - -6 - - -6 dB 1,2,3,4",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Gain Bias Average Step Size 2 2 dB 1,2,3,4",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Gain Bias DNL -1 - 1 -1 - 1 dB 1,2,3,4",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Gain Bias INL -1 - 1 -1 - 1 dB 1,2,3,4",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Gain Bias Time tDFE - - tDFE - - ns 1,2,3,4",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 258,
      "source": "text",
      "content": "NOTE 1 All parameters are defined over the Vref ranges from 0.5*VDDQ to 0.9*VDDQ",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 258,
      "source": "text",
      "content": "NOTE 2 DFE Gain Bias are for all voltage and temperature range",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 258,
      "source": "text",
      "content": "NOTE 3 These values are defined over the entire voltage and temperature range",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 258,
      "source": "text",
      "content": "NOTE 4 These parameters are suggested to evaluate relative ratio of DFE taps 1~4, and absolute values of all parameters are not subject to",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 258,
      "source": "text",
      "content": "silicon validation nor production test.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 258,
      "source": "text",
      "content": "Table 346 â Min/Max Ranges for the DFE Tap Coefficients",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 258,
      "source": "text",
      "content": "DDR5 3200-4800 DDR5 5200-6400",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 258,
      "source": "text",
      "content": "Description Unit Notes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 258,
      "source": "text",
      "content": "Min Typ Max Min Typ Max",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap-1 Bias Max 50 - - 50 - - mV 1,2,4",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap-1 Bias Min - - -200 - - -200 mV 1,2,4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap-2 Bias Max 75 - - 75 - - mV 2,4",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap-2 Bias Min - - -75 - - -75 mV 2,4",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap-3 Bias Max 60 - - 60 - - mV 2,4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap-3 Bias Min - - -60 - - -60 mV 2,4",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap-4 Bias Max 45 - - 45 - - mV 2,4",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap-4 Bias Min - - -45 - - -45 mV 2,4",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap Bias Average Step Size TBD 5 TBD TBD 5 TBD mV 2,3,4",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap Bias DNL -2.5 - +2.5 -2.5 - +2.5 mV 2,3,4",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap Bias INL -2.5 - +2.5 -2.5 - +2.5 mV 2,3,4",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 258,
      "source": "text",
      "content": "DFE Tap Bias Step Time tDFE tDFE ns 2,3,4",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 258,
      "source": "text",
      "content": "NOTE 1 As speed increases, the impact of loss from the channel makes the bias range of the first cursor asymmetric",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 258,
      "source": "text",
      "content": "NOTE 2 Values are defined for the entire voltage, temperature and the Rx Vref range from 0.5*VDDQ to 0.9*VDDQ.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 258,
      "source": "text",
      "content": "NOTE 3 Values are identical for Taps 1-4.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 258,
      "source": "text",
      "content": "NOTE 4 These parameters are suggested to evaluate relative ratio of DFE Taps 1~4, and absolute values of all parameters are not subject to",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 258,
      "source": "text",
      "content": "silicon validation nor production test.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 259,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 259,
      "source": "text",
      "content": "4.30.3 Components of the DFE (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 259,
      "source": "text",
      "content": "The method to measure INL and DNL for both DFE gain and DFE taps is TBD.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 259,
      "source": "text",
      "content": "Vref Bias Set Straight Line",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 259,
      "source": "text",
      "content": "Tolerance (Endpoint Fit)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 259,
      "source": "text",
      "content": "Figure 120 â Example of TBD Measurement Method for INL/DNL",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 259,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 259,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 260,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 260,
      "source": "text",
      "content": "4.30.3 Components of the DFE (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 260,
      "source": "text",
      "content": "The DRAM may implement 1-way interleave, 2-way interleave, or 4-way interleave 4-tap DFE memory",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 260,
      "source": "text",
      "content": "circuitry. The 1-way interleaved 4-tap DFE architecture (Figure121) requires a strobe multiplier, which is",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 260,
      "source": "text",
      "content": "at Nyquist rate, and the output of the DQ slicer runs at same speed as received data.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 260,
      "source": "text",
      "content": "T2 Post Cursor Tap-2",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 260,
      "source": "text",
      "content": "DQ Slicer DQ Slicer . . .",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 260,
      "source": "text",
      "content": "DQ + - Î£ DQ_SUM IN OUT IN OUT",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 260,
      "source": "text",
      "content": "DQS# DQS_BUF DQSX2_BUF",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 260,
      "source": "text",
      "content": "Figure 121 â 1-Way Interleave 4-Tap DFE Example",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 260,
      "source": "text",
      "content": "A 2-way interleaved 4-tap DFE architecture (Figure122) can use the strobe as is. In this case, the output of",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 260,
      "source": "text",
      "content": "the DQ slicer runs at half the speed as received data.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 260,
      "source": "text",
      "content": "DQ + - DQS#_BUF DQS#_BUF",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 260,
      "source": "text",
      "content": "DQS# Rx DQS#_BUF CLK CLK",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 260,
      "source": "text",
      "content": "Figure 122 â 2-Way Interleave 4-Tap DFE Example",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 261,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 261,
      "source": "text",
      "content": "4.30.3 Components of the DFE (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 261,
      "source": "text",
      "content": "A 4-way interleaved 4-tap DFE architecture (Figure123) requires a divided clock. In this case, the output",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 261,
      "source": "text",
      "content": "of the DQ slicer runs at 1/4 the speed as received data.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 261,
      "source": "text",
      "content": "Taps 1-4 Post Cursor Tap-1",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 261,
      "source": "text",
      "content": "See Mode Registers for information on",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 261,
      "source": "text",
      "content": "Gain Adjustment and Taps 1-4 Bias",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 261,
      "source": "text",
      "content": "DQS# RxDQS#_BUF DQS_90 CLK",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 261,
      "source": "text",
      "content": "D DQ QS S_ _9 10 80 Î£ IN OUT",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 261,
      "source": "text",
      "content": "A B C D . . . DQS_180 CLK",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 261,
      "source": "text",
      "content": "Figure 123 â 4-Way Interleave 4-Tap DFE Example",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 262,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 262,
      "source": "text",
      "content": "4.31 DQS Interval Oscillator",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 262,
      "source": "text",
      "content": "As voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 262,
      "source": "text",
      "content": "require re-training. The DDR5-SDRAM includes an internal DQS clock-tree oscillator to measure the",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 262,
      "source": "text",
      "content": "amount of delay over a given time interval (determined by the controller), allowing the controller to",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 262,
      "source": "text",
      "content": "compare the trained delay value to the delay value seen at a later time. The DQS Oscillator will provide the",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 262,
      "source": "text",
      "content": "controller with important information regarding the need to re-train, and the magnitude of potential error.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 262,
      "source": "text",
      "content": "The DQS Interval Oscillator is started by issuing an MPC [Start DQS Osc] command with OP[0000",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 262,
      "source": "text",
      "content": "0111B] set as described in Section4.15, which will start an internal ring oscillator that counts the number",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 262,
      "source": "text",
      "content": "of times a signal propagates through a copy of the DQS clock tree.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 262,
      "source": "text",
      "content": "The DQS Oscillator may be stopped by issuing an MPC [Stop DQS Osc] command with OP[0000 0110 ]",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 262,
      "source": "text",
      "content": "set as described in Section4.15, or the controller may instruct the SDRAM to count for a specific number",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 262,
      "source": "text",
      "content": "of clocks and then stop automatically (See MR45,46 & 47 for more information). If MR45 is set to",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 262,
      "source": "text",
      "content": "automatically stop the DQS Oscillator, then the MPC [Stop DQS Osc] command should not be used",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 262,
      "source": "text",
      "content": "(illegal). When the DQS Oscillator is stopped by either method, the result of the oscillator counter is",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 262,
      "source": "text",
      "content": "automatically stored in MR46 and MR47.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 262,
      "source": "text",
      "content": "The controller may adjust the accuracy of the result by running the DQS Interval Oscillator for shorter (less",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 262,
      "source": "text",
      "content": "accurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 262,
      "source": "text",
      "content": "voltage is determined by the following equation:",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 262,
      "source": "text",
      "content": "DQS Oscillator Granularity Error =",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 262,
      "source": "text",
      "content": "Run Time = total time between start and stop commands",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 262,
      "source": "text",
      "content": "DQS delay = the value of the DQS clock tree delay (tRX_DQS2DQ min/max)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 262,
      "source": "text",
      "content": "Additional matching error must be included, which is the difference between DQS training circuit and the",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 262,
      "source": "text",
      "content": "actual DQS clock tree across voltage and temperature. The matching error is vendor specific.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 262,
      "source": "text",
      "content": "Therefore, the total accuracy of the DQS Oscillator counter is given by:",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 262,
      "source": "text",
      "content": "DQS Oscillator Accuracy = 1 - Granularity Error - Matching Error",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 263,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 263,
      "source": "text",
      "content": "4.31 DQS Interval Oscillator (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 263,
      "source": "text",
      "content": "Example: If the total time between start and stop commands is 100ns, and the maximum DQS clock tree",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 263,
      "source": "text",
      "content": "delay is 400ps (tRX_DQS2DQ max), then the DQS Oscillator Granularity Error is:",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 263,
      "source": "text",
      "content": "DQS Oscillator Granularity Error = = 0.8%",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 263,
      "source": "text",
      "content": "This equates to a granularity timing error of 3.2ps.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 263,
      "source": "text",
      "content": "Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 263,
      "source": "text",
      "content": "DQS Oscillator Accuracy = 1- = 97.8%",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 263,
      "source": "text",
      "content": "Example: Running the DQS Oscillator for a longer period improves the accuracy. If the total time between",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 263,
      "source": "text",
      "content": "start and stop commands is 250ns, and the maximum DQS clock tree delay is 400ps (tRX_DQS2DQ max),",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 263,
      "source": "text",
      "content": "then the DQS Oscillator Granularity Error is:",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 263,
      "source": "text",
      "content": "DQS Oscillator Granularity Error = = 0.32%",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 263,
      "source": "text",
      "content": "This equates to a granularity timing error of 1.28ps.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 263,
      "source": "text",
      "content": "Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 263,
      "source": "text",
      "content": "DQS Oscillator Accuracy = 1- = 98.3%",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 263,
      "source": "text",
      "content": "The result of the DQS Interval Oscillator is defined as the number of DQS Clock Tree Delays that can be",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 263,
      "source": "text",
      "content": "counted within the ârun time,â determined by the controller. The result is stored in MR46 and MR47.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 263,
      "source": "text",
      "content": "MR46 contains the least significant bits (LSB) of the result, and MR47 contains the most significant bits",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 263,
      "source": "text",
      "content": "(MSB) of the result. MR46 and MR47 are overwritten by the SDRAM when an MPC-1 [Stop DQS Osc]",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 263,
      "source": "text",
      "content": "command is received. The SDRAM counter will count to its maximum value (=2^16) and stop. If the",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 263,
      "source": "text",
      "content": "maximum value is read from the mode registers, then the memory controller must assume that the counter",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 263,
      "source": "text",
      "content": "overflowed the register and discard the result. The longest ârun timeâ for the oscillator that will not",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 263,
      "source": "text",
      "content": "overflow the counter registers can be calculated as follows:",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 263,
      "source": "text",
      "content": "Longest Run Time Interval = 2 * tRX_DQS2DQ(min)",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 263,
      "source": "text",
      "content": "The interval oscillator matching error is defined as the difference between the DQS training circuit",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 263,
      "source": "text",
      "content": "(interval oscillator) and the actual DQS clock tree across voltage and temperature.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 263,
      "source": "text",
      "content": "- tRX_DQS2DQ: Actual DQS clock tree delay",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 263,
      "source": "text",
      "content": "- tDQSOSC: Training circuit (interval oscillator) delay",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 263,
      "source": "text",
      "content": "- OSCOffset: Average delay difference over voltage and temp",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 263,
      "source": "text",
      "content": "- OSCMatch: DQS oscillator matching error",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 264,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 264,
      "source": "text",
      "content": "4.31 DQS Interval Oscillator (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 264,
      "source": "text",
      "content": "Figure 124 â Interval Oscillator Offset (OSC )",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 264,
      "source": "text",
      "content": "OSC = [tRX_DQS2DQ - tDQS - OSC ]",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 264,
      "source": "text",
      "content": "Match (V,T) OSC(V,T) offset",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 265,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 265,
      "source": "text",
      "content": "4.31 DQS Interval Oscillator (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 265,
      "source": "text",
      "content": "Table 347 â DQS Oscillator Matching Error Specification",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 265,
      "source": "text",
      "content": "Parameter Symbol Min Max Units Notes",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 265,
      "source": "text",
      "content": "DQS Oscillator Matching Error OSCMatch -10 +10 ps 1,2,3,4,5,6,7,8",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 265,
      "source": "text",
      "content": "DQS Oscillator Offset OSC offset -150 150 ps 2,4,6,7",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 265,
      "source": "text",
      "content": "NOTE 1 The OSC is the matching error per between the actual DQS and DQS interval oscillator over voltage and temp.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 265,
      "source": "text",
      "content": "NOTE 2 This parameter will be characterized or guaranteed by design.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 265,
      "source": "text",
      "content": "NOTE 3 The OSC is defined as the following:",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 265,
      "source": "text",
      "content": "OSC = [tRX_DQS2DQ - tDQS - OSC ]",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 265,
      "source": "text",
      "content": "Match (V,T) OSC(V,T) offset",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 265,
      "source": "text",
      "content": "Where tRX_DQS2DQ , tDQS and OSC are determined over the same voltage and temp conditions.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 265,
      "source": "text",
      "content": "(V,T) OSC(V,T) offset(V,T)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 265,
      "source": "text",
      "content": "NOTE 4 The runtime of the oscillator must be at least 200ns for determining tDQS",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 265,
      "source": "text",
      "content": "NOTE 5 The input stimulus for tRX_DQS2DQ will be consistent over voltage and temp conditions.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 265,
      "source": "text",
      "content": "NOTE 6 The OSCoffset is the average difference of the endpoints across voltage and temp.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 265,
      "source": "text",
      "content": "NOTE 7 These parameters are defined per channel.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 265,
      "source": "text",
      "content": "NOTE 8 tRX_DQS2DQ(V,T) delay will be the average of DQS to DQ delay over the runtime period.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 265,
      "source": "text",
      "content": "NOTE 9 The matching error and offset of OSC came from DQS2DQ interval oscillator.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 265,
      "source": "text",
      "content": "The interval oscillator count read out timing is provided in Table348.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 265,
      "source": "text",
      "content": "Table 348 â DQS Interval Oscillator Read Out AC Timing",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 265,
      "source": "text",
      "content": "DDR5-3200 to DDR5-5200 to",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 265,
      "source": "text",
      "content": "Parameter Symbol 4800 6400 Unit Notes",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 265,
      "source": "text",
      "content": "Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 265,
      "source": "text",
      "content": "Delay time from DQS Interval",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 265,
      "source": "text",
      "content": "Oscillator stop to Mode Register tOSCO tMP lC ay_De- - tMPC_Delay - TBD - nCK",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 265,
      "source": "text",
      "content": "DQS Interval Oscillator start gap in",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 265,
      "source": "text",
      "content": "tOSCS tMPC_Delay + DQS Interval Timer Run Time nCK",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 265,
      "source": "text",
      "content": "NOTE In manual stop mode, DQS osc start command should be followed by DQS osc stop command (MPC). Otherwise, DQS osc result value",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 265,
      "source": "text",
      "content": "(MR46 & MR47) cannot be guaranteed.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 265,
      "source": "text",
      "content": "4.32 tDQS2DQ Offset Due to Temperature and Voltage Variation",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 265,
      "source": "text",
      "content": "As temperature and voltage change on the SDRAM die, the DQS clock tree will shift and may require",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 265,
      "source": "text",
      "content": "retraining. The oscillator is usually used to measure the amount of delay over a given time interval",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 265,
      "source": "text",
      "content": "(determined by the controller), allowing the controller to compare the trained delay value to the delay",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 265,
      "source": "text",
      "content": "value seen at a later time. The tDQS2DQQ offset due to temperature and voltage variation specification",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 265,
      "source": "text",
      "content": "can be used for instances when the oscillator cannot be used to control the tDQS2DQ.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 266,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 266,
      "source": "text",
      "content": "4.32 tDQS2DQ Offset Due to Temperature and Voltage Variation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 266,
      "source": "text",
      "content": "Table 349 â tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 266,
      "source": "text",
      "content": "DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 266,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 266,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 266,
      "source": "text",
      "content": "tDQS2DQ_temp - TBD - TBD - TBD - TBD - TBD ps/â 1,2",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 266,
      "source": "text",
      "content": "tDQS2DQ_volt - TBD - TBD - TBD - TBD - TBD 1,2",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 266,
      "source": "text",
      "content": "NOTE 1 tDQS2DQ max delay variation as a function of temperature",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 266,
      "source": "text",
      "content": "NOTE 2 tDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD. It includes the VDDQ and VDD AC",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 266,
      "source": "text",
      "content": "noise impact for frequencies >20MHz and max voltage of 45mVpk-pk from DC -20MHz at a fixed temperature on the package. For",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 266,
      "source": "text",
      "content": "tester measurement VDDQ=VDD is assumed",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 266,
      "source": "text",
      "content": "Table 350 â tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 266,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 266,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 266,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 266,
      "source": "text",
      "content": "tDQS2DQ_temp - TBD - TBD - TBD - TBD ps/â 1,2",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 266,
      "source": "text",
      "content": "tDQS2DQ_volt - TBD - TBD - TBD - TBD 1,2",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 266,
      "source": "text",
      "content": "NOTE 1 tDQS2DQ max delay variation as a function of temperature",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 266,
      "source": "text",
      "content": "NOTE 2 tDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD. It includes the VDDQ and VDD AC",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 266,
      "source": "text",
      "content": "noise impact for frequencies >20MHz and max voltage of 45mVpk-pk from DC -20MHz at a fixed temperature on the package. For",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 266,
      "source": "text",
      "content": "tester measurement VDDQ=VDD is assumed",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 267,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 267,
      "source": "text",
      "content": "2N mode allows the system to provide more setup and hold time on the CA bus. 2N mode is enabled by",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 267,
      "source": "text",
      "content": "default on the DDR5 SDRAM, and an MPC is used to change between 2N and 1N modes. MR2:OP[2]",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 267,
      "source": "text",
      "content": "allows the state of the 2N Mode to be read.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 267,
      "source": "text",
      "content": "DDR5 has defined two cycle commands, which requires the DRAM to capture the command differently",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 267,
      "source": "text",
      "content": "between 1N and 2N modes. In both modes, the first half of the command is sampled on the clock that the",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 267,
      "source": "text",
      "content": "chip select is active. In 1N mode, the second half of the command is sampled on the next clock edge. In 2N",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 267,
      "source": "text",
      "content": "mode, the second half of the command is sampled 2 clocks after the first half. Non-target ODT signaling",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 267,
      "source": "text",
      "content": "(on the chip select) is also delayed by a clock in 2N mode.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 267,
      "source": "text",
      "content": "To the DRAM, one clock commands operate the same in 1N and 2N mode, with the command sampled on",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 267,
      "source": "text",
      "content": "the same clock as the chip select active.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 267,
      "source": "text",
      "content": "A 2-cycle or 1-cycle command can start on any clock (unlike geardown mode). Figure125 shows the",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 267,
      "source": "text",
      "content": "differences between standard 1N mode with a 2-cycle read command, followed by a 1-cycle precharge",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 267,
      "source": "text",
      "content": "command, and what it looks like when operated in 2N mode with the same commands. While in 2N mode,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 267,
      "source": "text",
      "content": "the host will never send two consecutive Chip Selects except during explicit cases such as exiting CATM",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 267,
      "source": "text",
      "content": "Table 351 â MR2 Functional Modes â for Reference Only",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 267,
      "source": "text",
      "content": "See Section3.5.4 for details",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 267,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 267,
      "source": "text",
      "content": "Internal Write Device 15 Assertion Savings",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 267,
      "source": "text",
      "content": "Reserved 2N Mode Leveling Preamble",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 267,
      "source": "text",
      "content": "Timing MPSM Duration Mode",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 267,
      "source": "text",
      "content": "NOTE OP(0-7) can be programed with either â0â or â1â.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 267,
      "source": "text",
      "content": "Table 352 â 2N Mode Register Configuration",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 267,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 267,
      "source": "text",
      "content": "2N Mode R OP[2] 0B: 2N Mode (Default) 1, 2",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 267,
      "source": "text",
      "content": "NOTE 1 To ensure training modes can be enabled and run appropriately, the default (power-on) mode for DDR5 is 2N mode. Post CA",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 267,
      "source": "text",
      "content": "Training, the user can configure this bit to put the device into either 1N mode or 2N mode. Both 1N and 2N modes are valid",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 267,
      "source": "text",
      "content": "operating conditions for DDR5.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 267,
      "source": "text",
      "content": "NOTE 2 Since 2N Mode setting is an MPC based command, it can only be programmed via that command and its mode register is therefore",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 268,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 268,
      "source": "text",
      "content": "4.33 2N Mode (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 268,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 1N Example Below",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 268,
      "source": "text",
      "content": "CA[13:0] VALIDVALID VALID",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 268,
      "source": "text",
      "content": "CA[13:0] VALIDVALID VALID",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 268,
      "source": "text",
      "content": "CMD Read DESDESDESDES PRE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 268,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 2N Example Below",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 268,
      "source": "text",
      "content": "Host View VALID VALID VALID",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 268,
      "source": "text",
      "content": "CA[13:0] VALID VALID VALID",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 268,
      "source": "text",
      "content": "CMD Read DES PRE DES DES DES DES DES DES DES DES DES DES",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 268,
      "source": "text",
      "content": "DON'T CARE TIME BREAK",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 268,
      "source": "text",
      "content": "NOTE 1 The Host View CA[13:0] is shown for clarification, while CA[13:0] is what the DRAM should expect.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 268,
      "source": "text",
      "content": "NOTE 2 CS1 is shown for NT ODT clarification",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 268,
      "source": "text",
      "content": "NOTE 3 tRTP can be launched on odd or even clocks.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 268,
      "source": "text",
      "content": "Figure 125 â Example of 1N vs 2N Mode â For Reference Only",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 268,
      "source": "text",
      "content": "4.33.1 1N / 2N Mode Clarifications",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 268,
      "source": "text",
      "content": "Several DDR5 SDRAM features require specific CS_n and CA bus behavior to function correctly in 1N",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 268,
      "source": "text",
      "content": "and 2N mode. Table353 describes the various behaviors (additional details in the respective sections of the",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 268,
      "source": "text",
      "content": "Table 353 â CS_n and CA Bus Required Behaviors",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 268,
      "source": "text",
      "content": "CS Assertion CS_n Required CS_n Required CA Bus Required Behavior for",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 268,
      "source": "text",
      "content": "Duration Behavior for 1N Behavior for 2N Multi-Cycle CS Assertion / 2N",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 268,
      "source": "text",
      "content": "Cold or Warm Reset Exit Multi (default) NA Static low for 3+ nCK Static NOP for 3+ nCK",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 268,
      "source": "text",
      "content": "Exit) Single Single low pulse Single low pulse",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 268,
      "source": "text",
      "content": "Static MPC surrounding CS_n low by",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 268,
      "source": "text",
      "content": "MPC (includes CSTM Multi Static multi-cycle low Static multi-cycle low",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 268,
      "source": "text",
      "content": "CATM exit (NOP Com- Static NOP for the duration of tCAT-",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 268,
      "source": "text",
      "content": "Donât care Static low for 2+ nCK Static low for 2+ nCK",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 268,
      "source": "text",
      "content": "PDX Donât care Single low pulse Single low pulse Single NOP",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 268,
      "source": "text",
      "content": "Static NOP for 3+ nCK if CS_n held",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 268,
      "source": "text",
      "content": "Static low for 3+ nCK Static low for 3+ nCK",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 268,
      "source": "text",
      "content": "SRX (3 NOPs) Donât care Pulsing low 3+ Pulsing low 3+",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 268,
      "source": "text",
      "content": "Static NOP for 5+ nCK if CS_n is",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 268,
      "source": "text",
      "content": "cycles (...0, 1, 0, 1, cycles (...0, 1, 0, 1,",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 268,
      "source": "text",
      "content": "NOTE 1 MR2:OP[4], CS Assertion Duration, setting only applies to the MPC and VREFCA commands.",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 269,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 269,
      "source": "text",
      "content": "4.34 Write Pattern Command",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 269,
      "source": "text",
      "content": "Due to the significant percentage of writes that contain all zeros, this new mode is being proposed for",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 269,
      "source": "text",
      "content": "inclusion into the DDR5 specification as a new WRITE Pattern command. When used effectively, the",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 269,
      "source": "text",
      "content": "command can save power by not actually sending the data across the bus.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 269,
      "source": "text",
      "content": "This new mode is operated very similar to a standard write command with the notable exceptions that it",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 269,
      "source": "text",
      "content": "has its own encoded WRITE Pattern command, no data is sent on the DQ bus, no toggling of DQS is",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 269,
      "source": "text",
      "content": "needed, and the DRAM does not turn on any internal ODT. ECC parity is based on the Write Pattern Mode",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 269,
      "source": "text",
      "content": "Upon receiving the command, the DRAM device will source the input for the memory array from the",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 269,
      "source": "text",
      "content": "Write Pattern Mode Registers instead of from the DQ bits themselves. The DQ mapping across the burst is",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 269,
      "source": "text",
      "content": "shown in Table354. The host will not send any data during this time. All timing constraints are still",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 269,
      "source": "text",
      "content": "measured from the clocks where the write command data would have been transferred. e.g., tWR is",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 269,
      "source": "text",
      "content": "measured from end of write burst to PRE as shown in Figure126. The pattern used for this mode is",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 269,
      "source": "text",
      "content": "provided by the contents of MR48:OP[7:0]. That pattern can be all zeros, all ones, or something else, and",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 269,
      "source": "text",
      "content": "can be changed with an MRW command to MR48. The power on default for this mode register is all zeros.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 269,
      "source": "text",
      "content": "Table 354 â Write Pattern Mode Register",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 269,
      "source": "text",
      "content": "MR Address WRITE Pattern OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 269,
      "source": "text",
      "content": "MR48 UI Valid Valid Valid Valid Valid Valid Valid Valid",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 269,
      "source": "text",
      "content": "NOTE 1 OP[7:0] can be independently programmed with either â0â or â1â.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 269,
      "source": "text",
      "content": "NOTE 2 Default is all zeros for OP[7:0]",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 269,
      "source": "text",
      "content": "NOTE 3 If CRC is enabled, ALERT_n will not be issued from the DRAM during Write Pattern mode, and tCCD_S=9tCK should be",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 269,
      "source": "text",
      "content": "Table355 describes how the pattern stored in MR48 will be mapped into the DRAM array across the DQ",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 269,
      "source": "text",
      "content": "bits and Burst. The pattern is described as follows:",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 269,
      "source": "text",
      "content": "In the case of a x4 SDRAM device, only OP[3:0] will used, with each bit of the pattern corresponding to",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 269,
      "source": "text",
      "content": "DQ[3:0] respectively. The same OP value will be repeated over the entire burst for that bit (i.e., DQ0 store",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 269,
      "source": "text",
      "content": "OP0 on every UI of the burst). Although OP[7:4] are not used for the x4, the original programmed MRW",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 269,
      "source": "text",
      "content": "values will still be read during an MRR. OP[7:4] will not revert back to the default of zero.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 269,
      "source": "text",
      "content": "In the case of a x8 SDRAM device, the whole pattern OP[7:0] will be used, with each bit of the pattern",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 269,
      "source": "text",
      "content": "corresponding to DQ[7:0] respectively. The same OP value will be repeated over the entire burst for that",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 269,
      "source": "text",
      "content": "bit. (i.e., DQ0 store OP0 on every UI of the burst)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 269,
      "source": "text",
      "content": "In the case of a x16 SDRAM device, the whole pattern OP[7:0] will be used, with each bit of the pattern",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 269,
      "source": "text",
      "content": "corresponding to DQL[7:0] respectively and then that pattern will be repeated for DQU[7:0]. The same OP",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 269,
      "source": "text",
      "content": "value will be repeated over the entire burst for that bit. (i.e., DQ0 store OP0 on every UI of the burst)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 269,
      "source": "text",
      "content": "The Burst Length (BL) supported in Write Pattern Mode is based on MR0 OP[1:0]. The Write Pattern",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 269,
      "source": "text",
      "content": "Command (WRP) does not support On-The-Fly (OTF), resulting in the output values being either a fixed",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 270,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 270,
      "source": "text",
      "content": "4.34 Write Pattern Command (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 270,
      "source": "text",
      "content": "Table 355 â Write Pattern DQ Output Mapping",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 270,
      "source": "text",
      "content": "SDRAM CONFIG BL16 x16 BL16 x8 BL16 x4 BL32 x4",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 270,
      "source": "text",
      "content": "UI 0-15 0-15 0-15 0-31",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 270,
      "source": "text",
      "content": "DQL0 / DQ0 OP0 OP0 OP0 OP0",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 270,
      "source": "text",
      "content": "DQL1 / DQ1 OP1 OP1 OP1 OP1",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 270,
      "source": "text",
      "content": "DQL2 / DQ2 OP2 OP2 OP2 OP2",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 270,
      "source": "text",
      "content": "DQL3 / DQ3 OP3 OP3 OP3 OP3",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 270,
      "source": "text",
      "content": "DQL4 / DQ4 OP4 OP4 -",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 270,
      "source": "text",
      "content": "DQL5 / DQ5 OP5 OP5 -",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 270,
      "source": "text",
      "content": "DQL6 / DQ6 OP6 OP6 -",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 270,
      "source": "text",
      "content": "DQL7 / DQ7 OP7 OP7 -",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 270,
      "source": "text",
      "content": "DML_n / DM_n INVALID INVALID -",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 270,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tc tc+1 tc+2 tc+3 tc+4 td td+1 td+2 te te+1 te+2 te+3 te+4 te+5 te+6 te+7 te+8 te+9",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 270,
      "source": "text",
      "content": "CA[13:0] BA B,B LG,W CR ,A_ PP, BA B,B LG,C,AP",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 270,
      "source": "text",
      "content": "t tC CC CD D_ _L L_ _W WR R21 Â¹ Used for Writ8 e C PL aK ttes rn Command tt WW TR R",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 270,
      "source": "text",
      "content": "CMD WRITE DESDESDESDES WRP DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 270,
      "source": "text",
      "content": "tWPRE tWPST No Data sent during this time but normal WL timings persist",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 270,
      "source": "text",
      "content": "Rank 0 DQ D0 D1 D2D13D14D15",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 270,
      "source": "text",
      "content": "tADC.Min ODT returns to default state, RTT_PARK shown as example",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 270,
      "source": "text",
      "content": "D0 R0 RTT RTT_PARK trans RTT_WR trans RTT_PARK",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 270,
      "source": "text",
      "content": "D0 R1 RTT RTT_PARK trans RTT_NOM_WR trans RTT_PARK",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 270,
      "source": "text",
      "content": "tODTLoff_WR_NT tADC.Min",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 270,
      "source": "text",
      "content": "NOTE 1 Refer to Table262, Table263 and Table264 to determine if the timing parameter definition for WRITE to WRP is tCCD_L_WR or",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 270,
      "source": "text",
      "content": "Figure 126 â Example of Write Pattern Command",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 271,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 271,
      "source": "text",
      "content": "DDR5 devices shall implement internal Single Error Correction (SEC) ECC to improve the data integrity",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 271,
      "source": "text",
      "content": "within the DRAM. The DRAM shall use 128 data bits to compute the ECC code of 8 ECC Check Bits.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 271,
      "source": "text",
      "content": "For a x4 DDR5 device, internal prefetch for on-die ECC is 128 bits even though a x4 is a 64-bit prefetch",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 271,
      "source": "text",
      "content": "device. For each read or write transaction in a x4 device, an additional section of the DRAM array is",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 271,
      "source": "text",
      "content": "accessed internally to provide the required additional 64 bits used in the 128-bit ECC computation. In other",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 271,
      "source": "text",
      "content": "words, in a x4 device, each 8-bit ECC Check Bit word is tied to two 64-bit sections of the DRAM. In the",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 271,
      "source": "text",
      "content": "case of a x8 device, no extra prefetch is required, as the prefetch is the same as the external transfer size.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 271,
      "source": "text",
      "content": "For a x16 device, two 128-bit data words and their corresponding 8 check bits are fetched from different",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 271,
      "source": "text",
      "content": "internal banks (same external bank address). Each 128 Data bits and the corresponding 8 check bits are",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 271,
      "source": "text",
      "content": "checked separately and in parallel.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 271,
      "source": "text",
      "content": "On reads, the DRAM corrects any single-bit errors before returning the data to the memory controller. The",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 271,
      "source": "text",
      "content": "DRAM shall not write the corrected data back to the array during a read cycle.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 271,
      "source": "text",
      "content": "On writes, the DRAM computes ECC and writes data and ECC bits to the array. If the external data",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 271,
      "source": "text",
      "content": "transfer size is smaller than the 128 data bits code word (x4 devices), then DRAM will have to perform an",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 271,
      "source": "text",
      "content": "internal 'read-modify-write' operation. The DRAM will correct any single-bit errors that result from the",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 271,
      "source": "text",
      "content": "internal read before merging the incoming write data and then re-compute 8 ECC Check bits before writing",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 271,
      "source": "text",
      "content": "data and ECC bits to the array. In the case of a x8 and x16 DDR5, no internal read is required.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 271,
      "source": "text",
      "content": "For a x16 device, two 136-bit code words are read from two internal banks (same external bank address),",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 271,
      "source": "text",
      "content": "one code word is mapped to DQ[0:7] and the other code word is mapped to DQ[8:15].",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 271,
      "source": "text",
      "content": "The ECC blocks show in Figure127 are the ECC Check Bit Generator, Syndrome Generator, Syndrome",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 271,
      "source": "text",
      "content": "Decode and Correction. The Check Bit Generator and Syndrome Generator blocks are fully specified by",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 271,
      "source": "text",
      "content": "The Syndrome Decode block executes the following functions:",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 271,
      "source": "text",
      "content": "Zero Syndrome => No Error",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 271,
      "source": "text",
      "content": "Non-Zero Syndrome matches one of the columns of the H matrix => Flip Corresponding bit",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 271,
      "source": "text",
      "content": "Non-Zero Syndrome that does not match any of the columns in the H matrix => DUE",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 271,
      "source": "text",
      "content": "DUE: Detected Uncorrected",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 271,
      "source": "text",
      "content": "No Error Syndrome Syndrome Syndrome Code Word",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 271,
      "source": "text",
      "content": "Decode Generator from Memory",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 271,
      "source": "text",
      "content": "Corrected Data Error Correction",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 271,
      "source": "text",
      "content": "Figure 127 â On Die ECC Block Diagram",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 272,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 272,
      "source": "text",
      "content": "4.36 DDR5 ECC Transparency and Error Scrub",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 272,
      "source": "text",
      "content": "DDR5 ECC Transparency and Error Scrub incorporates an ECC Error Check and Scrub (ECS) mode with",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 272,
      "source": "text",
      "content": "an error counting scheme for transparency. The ECS mode allows the DRAM to internally read, correct",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 272,
      "source": "text",
      "content": "single bit errors, and write back corrected data bits to the array (scrub errors) while providing transparency",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 272,
      "source": "text",
      "content": "to error counts. It is recommended that a full error scrub of the DRAM is performed a minimum of once",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 272,
      "source": "text",
      "content": "There are two options for ECS mode, set via Mode Register. The Manual ECS mode (MR14:OP[7] = 1 )",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 272,
      "source": "text",
      "content": "allows for ECS operations via the Multi-Purpose Command. The Automatic ECS mode (MR14:OP[7] =",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 272,
      "source": "text",
      "content": "0 , default setting) allows for the ECS to run internal to the DRAM.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 272,
      "source": "text",
      "content": "The ECS feature is available on all device configurations.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 272,
      "source": "text",
      "content": "ECS mode implements two counters to track ECC code word errors detected during operation: Error",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 272,
      "source": "text",
      "content": "Counter (EC) and Errors per Row Counter (EpRC). The EC defaults to counting rows with errors;",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 272,
      "source": "text",
      "content": "however, it may also be configured to count code words with errors. In row mode (default), the EC tracks",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 272,
      "source": "text",
      "content": "the number of rows that have at least one code word error detected subject to a threshold filter. In the code",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 272,
      "source": "text",
      "content": "word mode, the EC tracks the total number of code word errors, also subject to the threshold filter. The",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 272,
      "source": "text",
      "content": "second counter, EpRC, tracks the error count of the row with the largest number of code word errors along",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 272,
      "source": "text",
      "content": "with the address of that row. EpRC error reporting is also subject to a separate threshold filter. A general",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 272,
      "source": "text",
      "content": "functional block diagram example of the ECS Mode operation is shown in Figure128 while the ECC Error",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 272,
      "source": "text",
      "content": "Checking and Scrub mode, Mode Register (MR14), is shown in Table356.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 272,
      "source": "text",
      "content": "ECS Address Counters",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 272,
      "source": "text",
      "content": "ECS CMD* Column Bank Group",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 272,
      "source": "text",
      "content": "generated signals Error Count",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 272,
      "source": "text",
      "content": "Reset Reset Load Load",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 272,
      "source": "text",
      "content": "Reset ECC Error MR20:22 MR16:19",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 272,
      "source": "text",
      "content": "EC = 1 Increment Increm Ce ont unter (EC) ECC Error Count ECC Error per",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 272,
      "source": "text",
      "content": "ECC Error Set TF = ETC Row & Row Addr",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 272,
      "source": "text",
      "content": "EpRC > 1 Increment Reset",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 272,
      "source": "text",
      "content": "Reset ECC Errors per Greater Than Previous High",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 272,
      "source": "text",
      "content": "Row Counter Compare Previous Error Count",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 272,
      "source": "text",
      "content": "Reset (EpRC) Previous High",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 272,
      "source": "text",
      "content": "Figure 128 â Example of an ECC Transparency and Error Scrub Functional Block Diagram",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 272,
      "source": "text",
      "content": "Table 356 â MR14 ECC Transparency and Error Scrub Mode Register Information",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 272,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 272,
      "source": "text",
      "content": "ECS Mode Code Word RFU CID3 CID2 CID1 CID0",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 273,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 273,
      "source": "text",
      "content": "4.36.1 Mode Register and DRAM Initialization Prior to ECS Mode Operation",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 273,
      "source": "text",
      "content": "The ECC Transparency and Error Scrub counters are set to zero and the internal ECS Address Counters are",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 273,
      "source": "text",
      "content": "initialized either by a RESET or by manually writing a 1 to MR14 OP[6]. If manual reset via mode register",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 273,
      "source": "text",
      "content": "is utilized, mode register bit MR14 OP[6] shall be written back to a 0 before a subsequent reset can be",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 273,
      "source": "text",
      "content": "ECS mode selections, MR15 OP[3], Automatic ECS in Self-Refresh, MR14 OP[7], Manual/Automatic",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 273,
      "source": "text",
      "content": "ECS Mode, and MR14 OP[5], row/code word mode shall be programmed during DRAM initialization and",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 273,
      "source": "text",
      "content": "shall not be changed once the first ECS operation occurs unless followed by issuing a RESET or setting",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 273,
      "source": "text",
      "content": "MR14 OP[6]=1 , otherwise an unknown operation could result during subsequent ECS operations.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 273,
      "source": "text",
      "content": "Manual ECS mode is enabled by MR14 OP[7] = 1 . A manual ECS operation requires an MPC command",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 273,
      "source": "text",
      "content": "with OP[7:0]=0000 1100 .",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 273,
      "source": "text",
      "content": "The DRAM must have all array bits written to prior to executing ECS operations to avoid generating false",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 273,
      "source": "text",
      "content": "4.36.2 ECS Operation",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 273,
      "source": "text",
      "content": "All banks shall be precharged and in an idle state prior to executing a manual ECS operation.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 273,
      "source": "text",
      "content": "Executing a manual ECS operation, MPC command with OP[7:0]=0000 1100 , generates the following",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 273,
      "source": "text",
      "content": "internally self-timed command sequence: ACTï RDï WRï PRE. ECS operation timing is shown in",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 273,
      "source": "text",
      "content": "t0 t1 t2 t3 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tb+3 tc tc+1 tc+2 tc+3 td td+1 td+2 ted+3 te te+1",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 273,
      "source": "text",
      "content": "CA[13:0] O 00P 00 VALID VALID VALID VALID",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 273,
      "source": "text",
      "content": "CMD MPCDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESCMD",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 273,
      "source": "text",
      "content": "tMPC_Delay tRCD WL + tWR tRP + ntCK",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 273,
      "source": "text",
      "content": "tECSc = max(45nCK,110ns)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 273,
      "source": "text",
      "content": "N Mo or dm eal ECS Mode Entry ECS Mode N Mo or dm eal",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 273,
      "source": "text",
      "content": "DON'T CARE TIME BREAK",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 273,
      "source": "text",
      "content": "Figure 129 â ECS Operation Timing Diagram",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 273,
      "source": "text",
      "content": "The minimum time for the ECS operation to execute is t (t + t + WL + t + t +",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 273,
      "source": "text",
      "content": "ECSc MPC_Delay RCD WR RP",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 273,
      "source": "text",
      "content": "nt ). nt is required to satisfy t .",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 273,
      "source": "text",
      "content": "Table 357 â ECS Operation Timing Parameter",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 273,
      "source": "text",
      "content": "Parameter Symbol Min Max Unit NOTE",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 273,
      "source": "text",
      "content": "ECS Operation time t ECSc Max(176nCK, 110ns) - ns",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 273,
      "source": "text",
      "content": "Upon executing a manual ECS operation, DQâs will remain in RTT_PARK and DQS in DQS_RTT_PARK.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 273,
      "source": "text",
      "content": "The only commands allowed other than DES during t for a manual ECS operation are ODT NT",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 273,
      "source": "text",
      "content": "commands, which may change the DQ and DQS termination state.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 273,
      "source": "text",
      "content": "Any illegal usage of manual ECS mode (e.g., refresh or temperature violations) will result in operation not",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 274,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 274,
      "source": "text",
      "content": "4.36.2 ECS Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 274,
      "source": "text",
      "content": "Executing a manual ECS operation by an MPC command with OP[7:0]=0000 1100 will issue an",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 274,
      "source": "text",
      "content": "internally timed ACT command row activation based on the internal ECS Address Counters' row address,",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 274,
      "source": "text",
      "content": "t after the MPC command. The ACT command is to be followed by a WR command t later.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 274,
      "source": "text",
      "content": "The WR command will perform an internal Read-Modify-Write cycle on the code word determined by the",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 274,
      "source": "text",
      "content": "internal ECS Address Counters' column address.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 274,
      "source": "text",
      "content": "The internal Read-Modify-Write cycle will:",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 274,
      "source": "text",
      "content": "1 Read the entire code word (128 data bits and 8 check bits) from the array",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 274,
      "source": "text",
      "content": "2 Correct a single bit error in the code word or check bits, if an error is detected",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 274,
      "source": "text",
      "content": "3 Write the resultant code word back to the DRAM array",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 274,
      "source": "text",
      "content": "The WR command is followed by a PRE command WL + t later. The PRE command will automatically",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 274,
      "source": "text",
      "content": "re-enable the DRAM's I/Os and address inputs, and it will return the DRAM to idle mode t + nt later,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 274,
      "source": "text",
      "content": "after t is satisfied.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 274,
      "source": "text",
      "content": "For each ECS operation, ECS Address Counters increment the column address after each internal ECS WR",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 274,
      "source": "text",
      "content": "command such that the next code word and check bits are selected. Once the column counter wraps (all",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 274,
      "source": "text",
      "content": "code words and check bits on the row have been accessed), the row counter will increment until all code",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 274,
      "source": "text",
      "content": "words on each of the rows within a bank are accessed. When the row counter wraps (all rows within the",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 274,
      "source": "text",
      "content": "bank have been accessed), the bank counter will increment and the next bank within a bank group will",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 274,
      "source": "text",
      "content": "repeat the process of accessing each code word. When the bank counter wraps, the bank group counter will",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 274,
      "source": "text",
      "content": "increment and the next bank group will repeat the process of accessing each code word, until all bank",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 274,
      "source": "text",
      "content": "groups within the DRAM have been accessed.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 274,
      "source": "text",
      "content": "After all the code words within the DRAM are read, corrected, and written once, the bank group counter",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 274,
      "source": "text",
      "content": "will wrap and the process begins again with the next manual ECS operation. The total number of manual",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 274,
      "source": "text",
      "content": "ECS operations required to complete one cycle of Error Check and Scrub is density and configuration",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 274,
      "source": "text",
      "content": "dependent, as listed in Table358. The DRAM controller shall track the number of manual ECS operations",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 274,
      "source": "text",
      "content": "to complete a full scrub of that device.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 274,
      "source": "text",
      "content": "Table 358 â Number of Code Words Per DRAM",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 274,
      "source": "text",
      "content": "Configuration 8Gb 16Gb 24Gb 32Gb 64Gb",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 274,
      "source": "text",
      "content": "x4, x8, x16 2^26 2^27 2^27 * 1.5 2^28 2^29",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 274,
      "source": "text",
      "content": "In order to complete a full Error Check and Scrub within the recommended 24 hours, the average periodic",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 274,
      "source": "text",
      "content": "interval per ECS operation (t ) is 86,400 seconds divided by the total number of manual ECS",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 274,
      "source": "text",
      "content": "operations to complete one full cycle of ECS. t is included in Table359.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 274,
      "source": "text",
      "content": "Table 359 â Average Periodic ECS Interval (tECSint)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 274,
      "source": "text",
      "content": "Configuration 8Gb 16Gb 24Gb 32Gb 64Gb",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 274,
      "source": "text",
      "content": "x4, x8, x16 1.287mS 0.644mS 0.483mS 0.322mS 0.161mS",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 275,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 275,
      "source": "text",
      "content": "4.36.2 ECS Operation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 275,
      "source": "text",
      "content": "In order for the DDR5 SDRAM to perform automatic ECS operations when in Automatic ECS Mode, the",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 275,
      "source": "text",
      "content": "host needs to issue periodic REFab commands or periodically enter Self Refresh mode. The maximum",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 275,
      "source": "text",
      "content": "spacing between REFab commands or Self Refresh entry for the DRAM to complete the automatic scrub",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 275,
      "source": "text",
      "content": "within the recommended 24 hours is t . Meeting this REFab/Self-Refresh requirement allows the",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 275,
      "source": "text",
      "content": "DRAM to perform the automatic ECS operations without placing additional restrictions on refresh mode",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 275,
      "source": "text",
      "content": "usage, i.e., all bank/same bank refresh or normal/FGR mode refresh, while in Automatic ECS mode.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 275,
      "source": "text",
      "content": "REFab commands issued in excess of required by the DRAM for automatic ECS operations (one per )",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 275,
      "source": "text",
      "content": "may be used by the DRAM for normal refresh operation. Issuing multiple REF commands shall not exceed",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 275,
      "source": "text",
      "content": "the total number allowed within a 1 x t window, as described in the Refresh Operation Scheduling",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 275,
      "source": "text",
      "content": "Flexibility section of the spec.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 275,
      "source": "text",
      "content": "When in Automatic ECS mode, the ECS commands and timing are generated and satisfied internal to the",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 275,
      "source": "text",
      "content": "DRAM, following the Average Periodic ECS Interval timings to ensure that the Error Check and Scrub is",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 275,
      "source": "text",
      "content": "completed and the transparency registers (MR16-20) are updated within the recommended 24-hour period.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 275,
      "source": "text",
      "content": "The DRAM is required to perform automatic ECS operations while in Self Refresh mode if Automatic",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 275,
      "source": "text",
      "content": "ECS is enabled by MR14 OP[7]=0 or Automatic ECS in Self-Refresh is enabled by MR15 OP[3]=1 , to",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 275,
      "source": "text",
      "content": "meet the Average Periodic ECS Interval timings. However, some variation in the DRAM scrubbing rate",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 275,
      "source": "text",
      "content": "may be encountered while in Self Refresh since the DRAM will need to sync the internal operations to an",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 275,
      "source": "text",
      "content": "internal oscillator frequency. Entering and exiting Self Refresh will not reset the ECS transparency",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 275,
      "source": "text",
      "content": "counters/registers. Interval timing for the maximum spacing between REFab commands or another Self",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 275,
      "source": "text",
      "content": "Refresh entry is allowed to restart upon Self Refresh exit.ECS Threshold Filter",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 275,
      "source": "text",
      "content": "The ECC Transparency and Error Scrub scheme incorporates a user programmable ECS Threshold Filter",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 275,
      "source": "text",
      "content": "that masks error counts less than the programmed filter value. The value is set using MR15 as listed in",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 275,
      "source": "text",
      "content": "Table360. The default MR15 setting is 256 fails per Gb of memory cells (OP[2:0] = 011B).",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 275,
      "source": "text",
      "content": "Table 360 â MR15 Transparency ECC Error Threshold Count per Gb of Memory Cells and",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 275,
      "source": "text",
      "content": "Automatic ECS in Self-Refresh",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 275,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 275,
      "source": "text",
      "content": "Automatic ECS OP[2:0]: 011B = 256 (Default)",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 275,
      "source": "text",
      "content": "in Self-Refresh OP[2:0]: 100B = 1024",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 275,
      "source": "text",
      "content": "OP[2:0]: 101B = 4096",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 275,
      "source": "text",
      "content": "Once the ECC Error Threshold Count (ETC) has been exceeded, the ECC Error Counter (EC) begins",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 275,
      "source": "text",
      "content": "tracking. EC values are transferred to mode registers MR20 as described in Section4.36.3. ECC Errors per",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 275,
      "source": "text",
      "content": "Row Counter (EpRC) error information is transferred to mode registers MR16:19 as described in",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 275,
      "source": "text",
      "content": "Section4.36.3 once the ETC has been exceeded as well.",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 275,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 275,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 276,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 276,
      "source": "text",
      "content": "4.36.3 ECS Error Tracking",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 276,
      "source": "text",
      "content": "The type of error tracking provided by the ECC Transparency and Error Scrub is selectable using MR14",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 276,
      "source": "text",
      "content": "OP[5], which can track either the number of rows (default) or code words with errors using the Error",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 276,
      "source": "text",
      "content": "Counter. The row or code word error count will be tracked and written to MR20 register. MR14 OP[5] is",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 276,
      "source": "text",
      "content": "programmed during DRAM initialization and should not be changed once the first ECS command has been",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 276,
      "source": "text",
      "content": "issued, otherwise an unknown operation could result. If MR14 OP[5] is changed without powering down, a",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 276,
      "source": "text",
      "content": "MR14 OP[6] reset shall be issued prior to subsequent ECS commands to reinitialize the counters.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 276,
      "source": "text",
      "content": "When the ECC row count mode is selected, the Error Counter (EC) increments each time a row with check",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 276,
      "source": "text",
      "content": "bit errors is detected. After all rows, in all banks, in all bank groups have ECS operations performed, the",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 276,
      "source": "text",
      "content": "result of the Error Counter is loaded into MR20, subject to error threshold reporting. The EC is reset after",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 276,
      "source": "text",
      "content": "the value has been transferred to the mode register.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 276,
      "source": "text",
      "content": "MR20 is shown in Table361. EC[7:0] indicate error counts within a range. EC0 is set to â1â if EC0 (the",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 276,
      "source": "text",
      "content": "ETC set by MR15) has been reached, but the fail count is less than or equal to EC0 = 2 * ETC *",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 276,
      "source": "text",
      "content": "Density(Gb) - 1. Likewise, the min values of EC[7:1] are defined as EC[x] = ETC * Density(Gb) * 2x,",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 276,
      "source": "text",
      "content": "and max values are defined as EC[x] = 2 * (ETC * Density(Gb) * 2x) - 1. The exception is EC7 ,",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 276,
      "source": "text",
      "content": "which is unlimited. The corresponding bit will be set if the error count is within the required range.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 276,
      "source": "text",
      "content": "Table 361 â MR20 Number of Rows or Code Word Errors per DRAM Die",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 276,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 276,
      "source": "text",
      "content": "MR20 EC7 EC6 EC5 EC4 EC3 EC2 EC1 EC0",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 276,
      "source": "text",
      "content": "When the ECC code word error count mode is selected, the Error Counter (EC) increments each time a",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 276,
      "source": "text",
      "content": "code word with check bit errors is detected. After all code words, on all rows, in all banks, in all bank",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 276,
      "source": "text",
      "content": "groups had ECS commands performed, the result of the Error Counter is loaded into MR20, subject to",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 276,
      "source": "text",
      "content": "error threshold reporting. The EC is reset after the value has been transferred to the mode register.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 276,
      "source": "text",
      "content": "The ECC Errors per Row Counter increments the number of code words errors on a given row, after more",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 276,
      "source": "text",
      "content": "than one error on a given row is detected. The EpRC counter is reset with each column address wrap. Each",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 276,
      "source": "text",
      "content": "row's code word error count is compared to the previous code word error count to determine the row",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 276,
      "source": "text",
      "content": "address with the highest error count within the DRAM die. After reading all code words on a row, the",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 276,
      "source": "text",
      "content": "number of errors counted is compared to the number of errors from the previous row. If the previous row",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 276,
      "source": "text",
      "content": "error count is less than the present row error count, the present larger error count is saved to the Previous",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 276,
      "source": "text",
      "content": "High Error Count register, its associated address is saved to the Previous High Error Count Row/Bank",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 276,
      "source": "text",
      "content": "Address/Bank Group register, and the present row error counter is cleared. If the previous row error count",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 276,
      "source": "text",
      "content": "is greater than the present row error count, the previous row error count and register value remains",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 276,
      "source": "text",
      "content": "unchanged, however the present row error counter is cleared.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 276,
      "source": "text",
      "content": "After all rows, in all banks, in all bank groups have executed ECS operations, the result of the Previous",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 276,
      "source": "text",
      "content": "High Error Count (address and error count) are latched into MR16:19 when the bank group counter wraps.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 276,
      "source": "text",
      "content": "MR16:18 shown in Table contains the information for the row with the highest number of code word",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 276,
      "source": "text",
      "content": "errors and is allocated as A[17:0] Row Address, BA[1:0] Bank Address, BG[2:0] Bank Group Address.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 276,
      "source": "text",
      "content": "MR19 shown in Table362 contains the information for the Errors per Row Count (EpRC) for the number",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 276,
      "source": "text",
      "content": "of code word errors on the highest failing row. REC[5:0] indicates error counts within a range. REC0 is set",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 276,
      "source": "text",
      "content": "to â1â if REC0min (the RETC defined in Table363) has been reached, but the fail count is less than or",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 276,
      "source": "text",
      "content": "equal to REC0max = 2 * RETC - 1. Likewise, the min values of REC[5:1] are defined as REC[x]min =",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 276,
      "source": "text",
      "content": "RETC * 2x, and max values are defined as REC[x]max = 2 * (RETC * 2x) - 1. The exception is REC5 ,",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 276,
      "source": "text",
      "content": "which is unlimited. The corresponding bit will be set if the error count is within the required range.",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 277,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 277,
      "source": "text",
      "content": "4.36.3 ECS Error Tracking (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 277,
      "source": "text",
      "content": "Table 362 â MR16âMR19 Address of Row with Max Errors and Error Count",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 277,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 277,
      "source": "text",
      "content": "MR16 R7 R6 R5 R4 R3 R2 R1 R0",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 277,
      "source": "text",
      "content": "MR17 R15 R14 R13 R12 R11 R10 R9 R8",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 277,
      "source": "text",
      "content": "MR18 RFU BG2 BG1 BG0 BA1 BA0 R17 R16",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 277,
      "source": "text",
      "content": "MR19 RFU RFU REC5 REC4 REC3 REC2 REC1 REC0",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 277,
      "source": "text",
      "content": "Table 363 â Row Error Threshold Count (RETC)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 277,
      "source": "text",
      "content": "Row Error Threshold Count (RETC) 4",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 277,
      "source": "text",
      "content": "The error counters (ECC Error Counter and ECC Errors per Row Counter) reset each time the bank group",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 277,
      "source": "text",
      "content": "counter wraps. This process will occur on the ECS operation following the ECS operation that processed",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 277,
      "source": "text",
      "content": "the last row in the last bank in the last bank group. The MR16:20 are not cleared after being read from,",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 277,
      "source": "text",
      "content": "they will retain the most recent written data until they are rewritten during a subsequent bank group wrap",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 277,
      "source": "text",
      "content": "or reset by either issuing a RESET or setting MR14 OP[6] to a 1.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 277,
      "source": "text",
      "content": "4.36.4 3DS Operation",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 277,
      "source": "text",
      "content": "The ECS feature supports 3DS stacking where the Chip ID, MR14 OP[3:0] (CID3:0 respectively),",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 277,
      "source": "text",
      "content": "command bits steer the ECS command to the proper mode registers MR14-MR20 within the die stack. The",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 277,
      "source": "text",
      "content": "CID[3:0] bits will be ignored for MRW commands to MR14 or MR15, resulting in identical transparency",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 277,
      "source": "text",
      "content": "settings for all die in a 3DS stack. The CID[3:0] bits must be set for MRR commands to MR14-MR20 to",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 277,
      "source": "text",
      "content": "read out the data from the target die in the 3DS stack. The CID[3:0] bits will also be used by the Manual",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 277,
      "source": "text",
      "content": "ECS MPC command. For single die packages, the CID[3:0] bits should all be set to '0'.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 277,
      "source": "text",
      "content": "Mode register configuration and readout of mode register data requires per DRAM addressing mode.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 277,
      "source": "text",
      "content": "Broadcasting the Manual ECS MPC command to all die in the stack is not supported. The Manual ECS",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 277,
      "source": "text",
      "content": "MPC command to command spacing requires waiting tECSc, even to different die in the stack. The only",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 277,
      "source": "text",
      "content": "commands allowed during t for a manual ECS operation are ODT NT commands.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 278,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 278,
      "source": "text",
      "content": "4.37.1 CRC Polynomial and Logic Equation",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 278,
      "source": "text",
      "content": "DDR5 supports CRC for write and read operations. Write and read CRC can be enabled by separate mode",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 278,
      "source": "text",
      "content": "register bits. Write CRC and data mask functions are not supported at the same time and cannot be enabled",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 278,
      "source": "text",
      "content": "The CRC polynomial used by DDR5 is the ATM-8 HEC, X^8+X^2+X^1+1 that is same as used on DDR4.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 278,
      "source": "text",
      "content": "A combinatorial logic block implementation of this 8-bit CRC for 64-bits of data contains TBD two-input",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 278,
      "source": "text",
      "content": "XOR gates contained in eight 6 XOR gate deep trees.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 278,
      "source": "text",
      "content": "Table364 shows error detection coverage of DDR5 CRC.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 278,
      "source": "text",
      "content": "Table 364 â Error Detection Details",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 278,
      "source": "text",
      "content": "Error Type Detection Capability",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 278,
      "source": "text",
      "content": "Random Single Bit Error 100%",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 278,
      "source": "text",
      "content": "Random Double Bit Error 100%",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 278,
      "source": "text",
      "content": "Random Odd Count Error 100%",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 278,
      "source": "text",
      "content": "Random Multi-Bit Error within Two adjacent Transfers 100%",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 278,
      "source": "text",
      "content": "CRC COMBINATORIAL LOGIC EQUATIONS",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 278,
      "source": "text",
      "content": "// polynomial: (0 1 2 8)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 278,
      "source": "text",
      "content": "// convention: the first serial data bit is D[63]",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 278,
      "source": "text",
      "content": "// initial condition all 0 implied",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 278,
      "source": "text",
      "content": "NewCRC[0] = D[63] ^ D[60] ^",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[56] ^ D[54] ^ D[53] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[45] ^ D[43] ^ D[40] ^ D[39] ^ D[35] ^ D[34] ^ D[31] ^",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[30] ^ D[28] ^ D[23] ^ D[21] ^ D[19] ^ D[18] ^ D[16] ^",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[14] ^ D[12] ^ D[8] ^ D[7] ^ D[6] ^ D[0] ;",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 278,
      "source": "text",
      "content": "NewCRC[1] = D[63] ^ D[61] ^ D[60] ^ D[57] ^",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[56] ^ D[55] ^ D[52] ^ D[51] ^ D[48] ^ D[46] ^ D[45] ^",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[44] ^ D[43] ^ D[41] ^ D[39] ^ D[36] ^ D[34] ^ D[32] ^",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[30] ^ D[29] ^ D[28] ^ D[24] ^ D[23] ^ D[22] ^ D[21] ^",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[20] ^ D[18] ^ D[17] ^ D[16] ^ D[15] ^ D[14] ^ D[13] ^",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[12] ^ D[9] ^ D[6] ^ D[1] ^ D[0];",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 278,
      "source": "text",
      "content": "NewCRC[2] = D[63] ^ D[62] ^ D[61] ^ D[60] ^",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[58] ^ D[57] ^ D[54] ^ D[50] ^ D[48] ^ D[47] ^ D[46] ^",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[44] ^ D[43] ^ D[42] ^ D[39] ^ D[37] ^ D[34] ^ D[33] ^",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[29] ^ D[28] ^ D[25] ^ D[24] ^ D[22] ^ D[17] ^ D[15] ^",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[13] ^ D[12] ^ D[10] ^ D[8] ^ D[6] ^ D[2] ^ D[1] ^ D[0];",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 278,
      "source": "text",
      "content": "NewCRC[3] = D[63] ^ D[62] ^ D[61] ^ D[59] ^",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 278,
      "source": "text",
      "content": "D[58] ^ D[55] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^ D[45] ^",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 279,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 279,
      "source": "text",
      "content": "4.37.1 CRC Polynomial and Logic Equation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[44] ^ D[43] ^ D[40] ^ D[38] ^ D[35] ^ D[34] ^ D[30] ^",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[29] ^ D[26] ^ D[25] ^ D[23] ^ D[18] ^ D[16] ^ D[14] ^",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[13] ^ D[11] ^ D[9] ^ D[7] ^ D[3] ^ D[2] ^ D[1];",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 279,
      "source": "text",
      "content": "NewCRC[4] = D[63] ^ D[62] ^ D[60] ^",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[59] ^ D[56] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^ D[46] ^",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[45] ^ D[44] ^ D[41] ^ D[39] ^ D[36] ^ D[35] ^ D[31] ^",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[30] ^ D[27] ^ D[26] ^ D[24] ^ D[19] ^ D[17] ^ D[15] ^",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[14] ^ D[12] ^ D[10] ^ D[8] ^ D[4] ^ D[3] ^ D[2];",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 279,
      "source": "text",
      "content": "NewCRC[5] = D[63] ^ D[61] ^ D[60] ^",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[57] ^ D[53] ^ D[51] ^ D[50] ^ D[49] ^ D[47] ^ D[46] ^",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[45] ^ D[42] ^ D[40] ^ D[37] ^ D[36] ^ D[32] ^ D[31] ^",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[28] ^ D[27] ^ D[25] ^ D[20] ^ D[18] ^ D[16] ^ D[15] ^",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[13] ^ D[11] ^ D[9] ^ D[5] ^ D[4] ^ D[3];",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 279,
      "source": "text",
      "content": "NewCRC[6] = D[62] ^ D[61] ^ D[58] ^",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[54] ^ D[52] ^ D[51] ^ D[50] ^ D[48] ^ D[47] ^ D[46] ^",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[43] ^ D[41] ^ D[38] ^ D[37] ^ D[33] ^ D[32] ^ D[29] ^",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[28] ^ D[26] ^ D[21] ^ D[19] ^ D[17] ^ D[16] ^ D[14] ^",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[12] ^ D[10] ^ D[6] ^ D[5] ^ D[4];",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 279,
      "source": "text",
      "content": "NewCRC[7] = D[63] ^ D[62] ^ D[59] ^",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[55] ^ D[53] ^ D[52] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[44] ^ D[42] ^ D[39] ^ D[38] ^ D[34] ^ D[33] ^ D[30] ^",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[29] ^ D[27] ^ D[22] ^ D[20] ^ D[18] ^ D[17] ^ D[15] ^",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 279,
      "source": "text",
      "content": "D[13] ^ D[11] ^ D[7] ^ D[6] ^ D[5];",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 279,
      "source": "text",
      "content": "nextCRC8_D64 = NewCRC;",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 279,
      "source": "text",
      "content": "4.37.2 CRC Data Bit Mapping for x4 Devices",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 279,
      "source": "text",
      "content": "Figure130 shows detailed bit mapping for a x4 device. This bit mapping is common between write and",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 279,
      "source": "text",
      "content": "read CRC operations.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 279,
      "source": "text",
      "content": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 279,
      "source": "text",
      "content": "DQ0 d0 d4 d8 d12 d16 d20 d24 d28 d32 d36 d40 d44 d48 d52 d56 d60 CRC0 CRC4",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 279,
      "source": "text",
      "content": "DQ1 d1 d5 d9 d13 d17 d21 d25 d29 d33 d37 d41 d45 d49 d53 d57 d61 CRC1 CRC5",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 279,
      "source": "text",
      "content": "DQ2 d2 d6 d10 d14 d18 d22 d26 d30 d34 d38 d42 d46 d50 d54 d58 d62 CRC2 CRC6",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 279,
      "source": "text",
      "content": "DQ3 d3 d7 d11 d15 d19 d23 d27 d31 d35 d39 d43 d47 d51 d55 d59 d63 CRC3 CRC7",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 279,
      "source": "text",
      "content": "Figure 130 â CRC Bit Mapping for x4 Device",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 280,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 280,
      "source": "text",
      "content": "4.37.3 CRC Data Bit Mapping for x8 Devices",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 280,
      "source": "text",
      "content": "Figure131 shows detailed bit mapping for a x8 device. This bit mapping is common between write and",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 280,
      "source": "text",
      "content": "read CRC operations. x8 devices have two DQ nibbles and each DQ nibble has its own eight CRC bits to",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 280,
      "source": "text",
      "content": "protect 64 data bits. Therefore, a x8 device will have two identical CRC trees implemented.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 280,
      "source": "text",
      "content": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ0 d0 d4 d8 d12 d16 d20 d24 d28 d32 d36 d40 d44 d48 d52 d56 d60 CRC0 CRC4",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ1 d1 d5 d9 d13 d17 d21 d25 d29 d33 d37 d41 d45 d49 d53 d57 d61 CRC1 CRC5",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ2 d2 d6 d10 d14 d18 d22 d26 d30 d34 d38 d42 d46 d50 d54 d58 d62 CRC2 CRC6",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ3 d3 d7 d11 d15 d19 d23 d27 d31 d35 d39 d43 d47 d51 d55 d59 d63 CRC3 CRC7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ4 d0 d4 d8 d12 d16 d20 d24 d28 d32 d36 d40 d44 d48 d52 d56 d60 CRC0 CRC4",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ5 d1 d5 d9 d13 d17 d21 d25 d29 d33 d37 d41 d45 d49 d53 d57 d61 CRC1 CRC5",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ6 d2 d6 d10 d14 d18 d22 d26 d30 d34 d38 d42 d46 d50 d54 d58 d62 CRC2 CRC6",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ7 d3 d7 d11 d15 d19 d23 d27 d31 d35 d39 d43 d47 d51 d55 d59 d63 CRC3 CRC7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 280,
      "source": "text",
      "content": "Figure 131 â CRC Bit Mapping for x8 Device",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 280,
      "source": "text",
      "content": "4.37.4 CRC Data Bit Mapping for x16 Devices",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 280,
      "source": "text",
      "content": "Figure132 shows detailed bit mapping for a x16 device. This bit mapping is common between write and",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 280,
      "source": "text",
      "content": "read CRC operations. x16 devices have four DQ nibbles and each DQ nibble has its own eight CRC bits to",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 280,
      "source": "text",
      "content": "protect 64 data bits. Therefore, a x16 device will have four identical CRC trees implemented.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 280,
      "source": "text",
      "content": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ0 d0 d4 d8 d12 d16 d20 d24 d28 d32 d36 d40 d44 d48 d52 d56 d60 CRC0 CRC4",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ1 d1 d5 d9 d13 d17 d21 d25 d29 d33 d37 d41 d45 d49 d53 d57 d61 CRC1 CRC5",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ2 d2 d6 d10 d14 d18 d22 d26 d30 d34 d38 d42 d46 d50 d54 d58 d62 CRC2 CRC6",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ3 d3 d7 d11 d15 d19 d23 d27 d31 d35 d39 d43 d47 d51 d55 d59 d63 CRC3 CRC7",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ4 d0 d4 d8 d12 d16 d20 d24 d28 d32 d36 d40 d44 d48 d52 d56 d60 CRC0 CRC4",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ5 d1 d5 d9 d13 d17 d21 d25 d29 d33 d37 d41 d45 d49 d53 d57 d61 CRC1 CRC5",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ6 d2 d6 d10 d14 d18 d22 d26 d30 d34 d38 d42 d46 d50 d54 d58 d62 CRC2 CRC6",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ7 d3 d7 d11 d15 d19 d23 d27 d31 d35 d39 d43 d47 d51 d55 d59 d63 CRC3 CRC7",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ8 d0 d4 d8 d12 d16 d20 d24 d28 d32 d36 d40 d44 d48 d52 d56 d60 CRC0 CRC4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ9 d1 d5 d9 d13 d17 d21 d25 d29 d33 d37 d41 d45 d49 d53 d57 d61 CRC1 CRC5",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ10 d2 d6 d10 d14 d18 d22 d26 d30 d34 d38 d42 d46 d50 d54 d58 d62 CRC2 CRC6",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ11 d3 d7 d11 d15 d19 d23 d27 d31 d35 d39 d43 d47 d51 d55 d59 d63 CRC3 CRC7",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ12 d0 d4 d8 d12 d16 d20 d24 d28 d32 d36 d40 d44 d48 d52 d56 d60 CRC0 CRC4",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ13 d1 d5 d9 d13 d17 d21 d25 d29 d33 d37 d41 d45 d49 d53 d57 d61 CRC1 CRC5",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ14 d2 d6 d10 d14 d18 d22 d26 d30 d34 d38 d42 d46 d50 d54 d58 d62 CRC2 CRC6",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 280,
      "source": "text",
      "content": "DQ15 d3 d7 d11 d15 d19 d23 d27 d31 d35 d39 d43 d47 d51 d55 d59 d63 CRC3 CRC7",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 280,
      "source": "text",
      "content": "Figure 132 â CRC Bit Mapping for x16 Device",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 281,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 281,
      "source": "text",
      "content": "4.37.5 Write CRC for x4, x8 and x16 Devices",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 281,
      "source": "text",
      "content": "The controller generates the CRC checksum and forms the write data frames as shown in Section4.37.2 to",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 281,
      "source": "text",
      "content": "Write CRC function can be enabled or disabled per each nibble independently in x8 device. There are two",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 281,
      "source": "text",
      "content": "separate write CRC enable MR bits (for upper and lower nibbles) defined for x8. When at least one of two",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 281,
      "source": "text",
      "content": "write CRC enable bits is set to â1â in x8, the timings of write CRC enable mode is applied to the entire",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 281,
      "source": "text",
      "content": "device (i.e., both nibbles). When write CRC is enable in one nibble and disabled in the other nibble in x8,",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 281,
      "source": "text",
      "content": "then the DRAM does not check CRC errors on the disabled nibble, and hence the ALERT_n signal and any",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 281,
      "source": "text",
      "content": "internal status bit related to CRC error is not impacted by the disabled nibble.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 281,
      "source": "text",
      "content": "In case of x4 or x16, only one of two write CRC enable bit is used as defined in the MR table (Figure",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 281,
      "source": "text",
      "content": "TBD). The unused write CRC enable bit is donât care in x4 and x16, i.e., MR50 OP[2] is set to low for x4",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 281,
      "source": "text",
      "content": "The DRAM checks for an error in received code words per each write CRC enabled nibble by comparing",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 281,
      "source": "text",
      "content": "the received checksum against the computed checksum and reports errors using the ALERT_n signal if",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 281,
      "source": "text",
      "content": "there is a mismatch in any of nibbles.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 281,
      "source": "text",
      "content": "DRAM can write data to the DRAM core without waiting for CRC check for full writes. If bad data is",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 281,
      "source": "text",
      "content": "written to the DRAM core then controller will retry the transaction and overwrite the bad data. Controller",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 281,
      "source": "text",
      "content": "is responsible for data coherency.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 281,
      "source": "text",
      "content": "There is no write latency adder when write CRC is enabled.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 282,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 282,
      "source": "text",
      "content": "4.37.6 Write CRC Auto-Disable",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 282,
      "source": "text",
      "content": "Write CRC auto-disable mode is enabled by programming the Write CRC auto-disable mode enable bit",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 282,
      "source": "text",
      "content": "MR50:OP[4] to â1â. When this mode is enabled, the DDR5 SDRAM counts the number of Write CRC",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 282,
      "source": "text",
      "content": "error occurrences per device, regardless of configuration (x4, x8 or x16). When the number of Write CRC",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 282,
      "source": "text",
      "content": "errors exceeds the Write CRC Auto-Disable Threshold (between 0 and 127) as programmed in",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 282,
      "source": "text",
      "content": "MR51:OP[6:0], the DDR5 SDRAM disables Write CRC error checking of all nibbles and sets the Write",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 282,
      "source": "text",
      "content": "CRC auto-disable status bit MR50:OP[5] to â1â. To exceed the Write CRC Auto-Disable Threshold, the",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 282,
      "source": "text",
      "content": "number of Write CRC errors must occur within the Write CRC Auto-Disable Window described herein.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 282,
      "source": "text",
      "content": "Unless the Write CRC auto-disable status bit is set, the Write CRC error counter is reset after the",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 282,
      "source": "text",
      "content": "predetermined number of writes between 0 and 127, where 0 means an infinite window, as programmed in",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 282,
      "source": "text",
      "content": "MR52:OP[6:0], so that the Write CRC error count will accumulate during each Write CRC Auto-Disable",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 282,
      "source": "text",
      "content": "Window. Once the Write CRC auto-disable status bit is set, the write CRC error checking is not re-enabled",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 282,
      "source": "text",
      "content": "at the end of the Write CRC Auto-Disable Window, even though the Write CRC error counter is reset",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 282,
      "source": "text",
      "content": "below the threshold value.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 282,
      "source": "text",
      "content": "Write CRC error checking can be re-enabled by resetting the Write CRC auto-disable status bit",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 282,
      "source": "text",
      "content": "MR50:OP[5] to â0â. This will reset the Write CRC error counter and restart the Write CRC Auto-Disable",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 282,
      "source": "text",
      "content": "Prior to changing the Write CRC Auto-Disable Threshold as programmed in MR51:OP[6:0] or the Write",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 282,
      "source": "text",
      "content": "CRC Auto-Disable Window as programmed in MR52:OP[6:0], the host shall disable the Write CRC",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 282,
      "source": "text",
      "content": "Auto-Disable mode, MR50:OP[4]=0. Once the updated values have been programmed in MR51 and/or",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 282,
      "source": "text",
      "content": "MR52, Write CRC Auto-Disable mode can be (re)enabled, MR50:OP[4]=1. Disabling the Write CRC",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 282,
      "source": "text",
      "content": "Auto-Disable mode, if enabled, will reset the DRAMâs Write CRC error counter and restart the Write CRC",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 282,
      "source": "text",
      "content": "Auto-Disable Window. However, if the Write CRC auto-disable status bit had previously been set to â1â,",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 282,
      "source": "text",
      "content": "MR50:OP[5]=1, the host is required to set MR50:OP[5]=0 to resume error counting.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 282,
      "source": "text",
      "content": "Changes to the Write CRC auto-disable threshold (MR51) and window (MR52) settings are only allowed",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 282,
      "source": "text",
      "content": "when the CRC Write auto-disable mode is disabled (MR50[4]=0).",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 282,
      "source": "text",
      "content": "If the CRC auto-disable threshold is reached and the DDR5 SDRAM was already driving ALERT_n to low",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 282,
      "source": "text",
      "content": "due to the current or a previous Write CRC error, then ALERT_n may be released upon satisfying",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 282,
      "source": "text",
      "content": "When Write CRC auto-disable mode is disabled, MR50:OP[4] = 0, Write CRC error counters may remain",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 282,
      "source": "text",
      "content": "at reset values even if Write CRC errors occur.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 283,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 283,
      "source": "text",
      "content": "4.37.7 Read CRC for x4, x8 and x16 Devices",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 283,
      "source": "text",
      "content": "The DDR5 SDRAM generates the CRC checksum and forms the read data frames as shown in",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 283,
      "source": "text",
      "content": "Section4.37.2 to Section4.37.4. The controller can check for an error in received code words per nibble",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 283,
      "source": "text",
      "content": "by comparing the received checksum against the computed checksum and if there is a mismatch in any of",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 283,
      "source": "text",
      "content": "nibbles then controller may retry the transaction.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 283,
      "source": "text",
      "content": "Read latency adder when read CRC is enabled depends on data rate as shown in Table365.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 283,
      "source": "text",
      "content": "Table 365 â Read CRC Latency Adder",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 283,
      "source": "text",
      "content": "Data Rate (MT/s) Read CRC Latency Adder (nCK)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 283,
      "source": "text",
      "content": "2000 â¤ Data Rate â¤ 2100 0",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 283,
      "source": "text",
      "content": "3200 MT/s â¤ Data Rate â¤ 6000 MT/s 0",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 283,
      "source": "text",
      "content": "6000 MT/s < Data Rate â¤ 6400 MT/s 2",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 283,
      "source": "text",
      "content": "6800 MT/s < Data Rate â¤ 8400 MT/s 4",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 283,
      "source": "text",
      "content": "4.37.8 CRC Burst Order",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 283,
      "source": "text",
      "content": "When Write CRC is enabled, the CRC bits are calculated based on the sequential burst address order of the",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 283,
      "source": "text",
      "content": "write data for the Write command. This sequential order is '0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F' in BL16, and",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 283,
      "source": "text",
      "content": "'0,1,2,3,4,5,6,7,T,T,T,T,T,T,T,T' or '8,9,A,B,C,D,E,F,T,T,T,T,T,T,T,T' in BC8 OTF.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 283,
      "source": "text",
      "content": "When Read CRC is enabled, the DDR5 SDRAM's CRC generator overrides the CA burst order bits C3 and",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 283,
      "source": "text",
      "content": "C2 to '00', and CRC bits are calculated based on the sequential burst address order of the read data for the",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 283,
      "source": "text",
      "content": "Read command. This sequential order is '0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F' in BL16, and",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 283,
      "source": "text",
      "content": "'0,1,2,3,4,5,6,7,T,T,T,T,T,T,T,T' or 'T,T,T,T,T,T,T,T,8,9,A,B,C,D,E,F' in BC8 OTF. The override values do",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 283,
      "source": "text",
      "content": "not modify the actual data burst ordering, and are only used for the CRC calculations. Actual data burst",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 283,
      "source": "text",
      "content": "follows the burst order as indicated by C3 and C2 in the Read command.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 283,
      "source": "text",
      "content": "4.37.9 Write CRC Error Handling",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 283,
      "source": "text",
      "content": "When DRAM detects CRC error on received code words in any of nibbles, then it drives ALERT_n signal",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 283,
      "source": "text",
      "content": "to â0â for TBD clocks.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 283,
      "source": "text",
      "content": "The latency to ALERT_n signal is defined as tCRC_ALERT in Figure133.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 283,
      "source": "text",
      "content": "DRAM will set Write CRC Error Status bit in A[3] of MR50 to '1' upon detecting a CRC error. The Write",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 283,
      "source": "text",
      "content": "CRC Error Status bit remains Group At '1' until the host clears it explicitly using an MRW command.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 283,
      "source": "text",
      "content": "The controller upon seeing an error as a pulse width will retry the write transactions. The controller",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 283,
      "source": "text",
      "content": "understands the worst-case delay for ALERT_n (during init) and can back up the transactions accordingly",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 283,
      "source": "text",
      "content": "or the controller can be made more intelligent and try to correlate the write CRC error to a specific rank or",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 283,
      "source": "text",
      "content": "a transaction. The controller is also responsible for opening any pages and ensuring that retrying of writes",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 283,
      "source": "text",
      "content": "is done in a coherent fashion.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 283,
      "source": "text",
      "content": "The pulse width may be seen longer than TBD clocks at the controller if there are multiple CRC errors as",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 283,
      "source": "text",
      "content": "the ALERT_n is a daisy chain bus.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 283,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 283,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 284,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 284,
      "source": "text",
      "content": "4.37.9 Write CRC Error Handling (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 284,
      "source": "text",
      "content": "t0 t1 t6 t7 t8 t9 t10 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 tb tb+1 tb+2 tb+3 tb+4 tb+5 tb+6 tb+7 tb+8 tb+9 tb+10 tb+11 tb+12",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 284,
      "source": "text",
      "content": "D0 D1 D2 D3D12D13D14D15CRCCRC",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 284,
      "source": "text",
      "content": "tCRC_ALERT CRC_ALERT_PW(min)",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 284,
      "source": "text",
      "content": "t0 t1 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 tb tb+1 tb+2",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 284,
      "source": "text",
      "content": "D0 D1 D2D3D12D13D14D15CRCCRCD16D17D18D19D20D21D22D23D24D25D26D27D28D29D30D31CRCCRC",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 284,
      "source": "text",
      "content": "CRC_ALERT_PW(max) CRC_ALERT_PW(max)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 284,
      "source": "text",
      "content": "Alert_n tCRC_ALERT CRC_ALERT_PW(min) tCRC_ALERT CRC_ALERT_PW(min)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 284,
      "source": "text",
      "content": "NOTE 1 CRC_ALERT_PW is specified from the point where the DRAM starts to drive the signal low to the point where the DRAM driver",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 284,
      "source": "text",
      "content": "releases and the controller starts to pull the signal up.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 284,
      "source": "text",
      "content": "NOTE 2 Timing diagram applies to x4, x8 and x16 devices.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 284,
      "source": "text",
      "content": "Figure 133 â CRC Error Reporting Timing diagram",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 284,
      "source": "text",
      "content": "Table 366 â CRC Error Handling Timing Parameters",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 284,
      "source": "text",
      "content": "Symbol Description min max unit",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 284,
      "source": "text",
      "content": "tCRC_ALERT CRC Alert Delay Time 3 13 ns",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 284,
      "source": "text",
      "content": "CRC_ALERT_PW CRC Alert Pulse Width 12 20 nCK",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 284,
      "source": "text",
      "content": "4.37.10 CRC Bit Mapping in BC8 Mode",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 284,
      "source": "text",
      "content": "CRC bits are always transferred on 17th and 18th UI, in BC8 mode. When read CRC is enabled during",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 284,
      "source": "text",
      "content": "BC8 read, DQ bits are driven high and DQS is toggled by DRAM during the chopped data bursts. When",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 284,
      "source": "text",
      "content": "write CRC is enabled during BC8 write, DQ bits must be driven high and DQS must be toggled by",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 284,
      "source": "text",
      "content": "controller during the chopped data bursts. In BC8 mode, read CRC and write CRC bits are calculated with",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 284,
      "source": "text",
      "content": "the inputs to the CRC engine for the chopped data bursts replaced by all '1's.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 284,
      "source": "text",
      "content": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 284,
      "source": "text",
      "content": "DQ0 d0 d4 d8 d12 d16 d20 d24 d28 1 1 1 1 1 1 1 1 CRC0 CRC4",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 284,
      "source": "text",
      "content": "DQ1 d1 d5 d9 d13 d17 d21 d25 d29 1 1 1 1 1 1 1 1 CRC1 CRC5",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 284,
      "source": "text",
      "content": "DQ2 d2 d6 d10 d14 d18 d22 d26 d30 1 1 1 1 1 1 1 1 CRC2 CRC6",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 284,
      "source": "text",
      "content": "DQ3 d3 d7 d11 d15 d19 d23 d27 d31 1 1 1 1 1 1 1 1 CRC3 CRC7",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 284,
      "source": "text",
      "content": "Figure 134 â CRC Bit Mapping in BC8 Modes for x4 Device",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 285,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 285,
      "source": "text",
      "content": "4.37.10 CRC Bit Mapping in BC8 Mode (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 285,
      "source": "text",
      "content": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ0 d0 d4 d8 d12 d16 d20 d24 d28 1 1 1 1 1 1 1 1 CRC0 CRC4",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ1 d1 d5 d9 d13 d17 d21 d25 d29 1 1 1 1 1 1 1 1 CRC1 CRC5",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ2 d2 d6 d10 d14 d18 d22 d26 d30 1 1 1 1 1 1 1 1 CRC2 CRC6",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ3 d3 d7 d11 d15 d19 d23 d27 d31 1 1 1 1 1 1 1 1 CRC3 CRC7",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ4 d0 d4 d8 d12 d16 d20 d24 d28 1 1 1 1 1 1 1 1 CRC0 CRC4",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ5 d1 d5 d9 d13 d17 d21 d25 d29 1 1 1 1 1 1 1 1 CRC1 CRC5",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ6 d2 d6 d10 d14 d18 d22 d26 d30 1 1 1 1 1 1 1 1 CRC2 CRC6",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ7 d3 d7 d11 d15 d19 d23 d27 d31 1 1 1 1 1 1 1 1 CRC3 CRC7",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 285,
      "source": "text",
      "content": "Figure 135 â CRC Bit Mapping in BC8 Modes for x8 Device",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 285,
      "source": "text",
      "content": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ0 d0 d4 d8 d12 d16 d20 d24 d28 1 1 1 1 1 1 1 1 CRC0 CRC4",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ1 d1 d5 d9 d13 d17 d21 d25 d29 1 1 1 1 1 1 1 1 CRC1 CRC5",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ2 d2 d6 d10 d14 d18 d22 d26 d30 1 1 1 1 1 1 1 1 CRC2 CRC6",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ3 d3 d7 d11 d15 d19 d23 d27 d31 1 1 1 1 1 1 1 1 CRC3 CRC7",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ4 d0 d4 d8 d12 d16 d20 d24 d28 1 1 1 1 1 1 1 1 CRC0 CRC4",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ5 d1 d5 d9 d13 d17 d21 d25 d29 1 1 1 1 1 1 1 1 CRC1 CRC5",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ6 d2 d6 d10 d14 d18 d22 d26 d30 1 1 1 1 1 1 1 1 CRC2 CRC6",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ7 d3 d7 d11 d15 d19 d23 d27 d31 1 1 1 1 1 1 1 1 CRC3 CRC7",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ8 d0 d4 d8 d12 d16 d20 d24 d28 1 1 1 1 1 1 1 1 CRC0 CRC4",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ9 d1 d5 d9 d13 d17 d21 d25 d29 1 1 1 1 1 1 1 1 CRC1 CRC5",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ10 d2 d6 d10 d14 d18 d22 d26 d30 1 1 1 1 1 1 1 1 CRC2 CRC6",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ11 d3 d7 d11 d15 d19 d23 d27 d31 1 1 1 1 1 1 1 1 CRC3 CRC7",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ12 d0 d4 d8 d12 d16 d20 d24 d28 1 1 1 1 1 1 1 1 CRC0 CRC4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ13 d1 d5 d9 d13 d17 d21 d25 d29 1 1 1 1 1 1 1 1 CRC1 CRC5",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ14 d2 d6 d10 d14 d18 d22 d26 d30 1 1 1 1 1 1 1 1 CRC2 CRC6",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 285,
      "source": "text",
      "content": "DQ15 d3 d7 d11 d15 d19 d23 d27 d31 1 1 1 1 1 1 1 1 CRC3 CRC7",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 285,
      "source": "text",
      "content": "Figure 136 â CRC Bit Mapping in BC8 Modes for x16 Device",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 285,
      "source": "text",
      "content": "4.37.11 CRC Bit Mapping in BL32 Mode",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 285,
      "source": "text",
      "content": "In BL32 mode, CRC bits are separately calculated for the first half and the second half of the data. CRC bits for the",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 285,
      "source": "text",
      "content": "first half of the data are transferred on 17th and 18th UI, and CRC bits for the second half of the data are transferred",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 285,
      "source": "text",
      "content": "on 35th and 36th UI.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 286,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 286,
      "source": "text",
      "content": "With Loopback, DDR5 can feed a received signal or data back out to an external receiver for multiple",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 286,
      "source": "text",
      "content": "purposes. Loopback allows the host (memory controller or test instrument) to monitor data that was just",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 286,
      "source": "text",
      "content": "sent to the DRAM without having to store the data in the DRAM or use READ operations to retrieve data",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 286,
      "source": "text",
      "content": "sent to the DRAM. Loopback in DDR5 DRAM requires that the data be sent to the Loopback path before",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 286,
      "source": "text",
      "content": "sending it to the core so no READ/WRITE commands are required for Loopback to be operational. There",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 286,
      "source": "text",
      "content": "are also inherent limitations when characterizing the receiver using statistical analysis methods such as Bit",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 286,
      "source": "text",
      "content": "Error Rate (BER) analysis. At BER=1E-16, for example, (1) there is not enough memory depth in the",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 286,
      "source": "text",
      "content": "DRAM to store all the 1E+16 data; (2) the amount of time to perform multiple WRITE/READ commands",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 286,
      "source": "text",
      "content": "to/from the memory is prohibitively long; (3) since the amount of time involved performing these",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 286,
      "source": "text",
      "content": "operations is much longer than the DRAM refresh rate interval, the host or memory controller must also",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 286,
      "source": "text",
      "content": "manage Refreshes during testing to ensure data retention; and (4) limited pattern depth means limited Inter",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 286,
      "source": "text",
      "content": "Symbol Interference (ISI) and limited Random Jitter (Rj), and, therefore, limited errors at the receiver. Use",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 286,
      "source": "text",
      "content": "of the Loopback feature is a necessity for characterizing the receiver without the limitations and",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 286,
      "source": "text",
      "content": "complexities of other traditional validation methods. Loopback can also be used during ânormalâ",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 286,
      "source": "text",
      "content": "operation, i.e., during training and when an operating system is loaded.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 286,
      "source": "text",
      "content": "4.38.1 Loopback Output Definition",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 286,
      "source": "text",
      "content": "The Loopback requires two output pins (one single-ended Loopback strobe LBDQS and one single-ended",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 286,
      "source": "text",
      "content": "Loopback data LBDQ). Pin assignment location for Loopback pins are defined as A9 for LBDQS and A1",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 286,
      "source": "text",
      "content": "The default RTT state for Loopback is RTT_OFF, designated by MR36:OP[2:0] = 000B. In this state, both",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 286,
      "source": "text",
      "content": "the LBDQS and LBDQ outputs are disabled. If the Loopback pins of several DDR5 SDRAM devices are",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 286,
      "source": "text",
      "content": "connected together and the âendâ device needs termination, there is an RZQ/5 (48ohms) option available",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 286,
      "source": "text",
      "content": "by setting MR36:OP[2:0] = 101B.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 286,
      "source": "text",
      "content": "Selecting a Loopback Select Phase A(MR53:OP[6:5]=00 ) and Output value via MR53:OP[4:0] other",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 286,
      "source": "text",
      "content": "than the default, Loopback Disabled(MR53:OP[4:0]=00000 ), will result in the LBDQS and LBDQ pins",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 286,
      "source": "text",
      "content": "to transition from the RTT_OFF to a DRAM Drive State.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 286,
      "source": "text",
      "content": "Before changing the Loopback Output Select from upper byte to lower byte or vice versa, host shall set",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 286,
      "source": "text",
      "content": "Loopback Output Select to MR53:OP[4:0]=00000 to make Loopback mode be Disabled.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 286,
      "source": "text",
      "content": "The LBDQS output will transition with the differential input crossing point of DQS_t/DQS_c for x4 and",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 286,
      "source": "text",
      "content": "x8 device configurations, plus latency. LBDQS will transition with DQSL_t/DQSL_c for x16 devices if",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 286,
      "source": "text",
      "content": "DML or a DQL is selected for output, or with DQSU_t/DQSU_c for x16 devices if DMU or a DQU is",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 286,
      "source": "text",
      "content": "selected for output. If an RFU output is selected, or if DMU or a DQU is selected on a x4 or x8 device",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 286,
      "source": "text",
      "content": "where DQSU_t/DQSU_c are not valid, LBDQS will remain in a DRAM Drive State.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 286,
      "source": "text",
      "content": "The LBDQ output will transition with the receiver data state of the DM or DQ pin selected by",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 286,
      "source": "text",
      "content": "MR53:OP[4:0]. If an RFU output is selected, or if an invalid output for device configuration is selected,",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 286,
      "source": "text",
      "content": "the LBDQ output will remain in a DRAM Drive State.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 286,
      "source": "text",
      "content": "Table 367 â Loopback Output Definition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 286,
      "source": "text",
      "content": "Condition LBDQS LBDQ NOTE",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 286,
      "source": "text",
      "content": "Loopback Disabled RTT_Loopback RTT_Loopback",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 286,
      "source": "text",
      "content": "Loopback Enabled Selected Phase Selected Phase and Selected DQ 1",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 286,
      "source": "text",
      "content": "NOTE 1 Selection of an unsupported DM/DQ for the device configuration will result in undefined LBDQS/LBDQ output.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 287,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 287,
      "source": "text",
      "content": "4.38.2 Loopback Phase",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 287,
      "source": "text",
      "content": "Due to the high data rates of the DDR5 SDRAM, Loopback may be implemented with 2-way or 4-way",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 287,
      "source": "text",
      "content": "interleaved outputs. With a 2-way implementation, the DQS and selected DM/DQ will be sampled and",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 287,
      "source": "text",
      "content": "output every 1 CK or 2 UI. Similarly, with a 4-way implementation, the DQS and selected DM/DQ will be",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 287,
      "source": "text",
      "content": "sampled and output every 2 CK or 4 UI.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 287,
      "source": "text",
      "content": "To be able to sample all bits with a 2-way or 4-way interleave implementation, the Loopback Select Phase",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 287,
      "source": "text",
      "content": "programmed in MR53:OP[6:5] allow selection of the DQS/DM/DQ phase to be output. In 2-way mode,",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 287,
      "source": "text",
      "content": "Phase A and Phase B are valid options. In 4-way mode, Phase A, Phase B, Phase C and Phase D, are valid",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 287,
      "source": "text",
      "content": "Figure137 shows an example of a Loopback implementation for 4-way interleave x4 DRAM. This",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 287,
      "source": "text",
      "content": "example requires a divided clock to produce DQS_0, DQS_90, DQS_180 and DQS_270. Phase A through",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 287,
      "source": "text",
      "content": "D refers to the 4-bit naturally aligned bits in a data stream. The output of the DQ slicer runs at 1/4 the speed",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 287,
      "source": "text",
      "content": "as received data. In a 4-way interleave design, the data is received at full speed, but internally the data is",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 287,
      "source": "text",
      "content": "latched only at quarter speed. For example, if the input bit stream consists of A, B, C, D, then the",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 287,
      "source": "text",
      "content": "multiplexer input âAâ receives data bit A and strobe DQS_0; multiplexer input âBâ receives data bit B and",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 287,
      "source": "text",
      "content": "strobe DQS_90; multiplexer input âCâ receives data bit C and strobe DQS_180; and multiplexer input âDâ",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 287,
      "source": "text",
      "content": "receives data bit D and DQS_270.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 287,
      "source": "text",
      "content": "D DQ QS S_ _1 080 â¦ A _ _D DQ Q1 S L LB BD DQ QS Example Output",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 287,
      "source": "text",
      "content": "D DQ QS S_ _2 97 00 â¦ DQS_0 B _DQ0 _DQ0 A0 (DQS_0)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 287,
      "source": "text",
      "content": "D DMQ[3:0] A0 B0 C0 D0 A1 B1 C1 D1 A2 B2 C2 D2 â¦ DQS_180",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 287,
      "source": "text",
      "content": "A0 (DQS_0) A1 (DQS_0) DQS_270",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 287,
      "source": "text",
      "content": "B0 (DQS_90) B1 (DQS_90) DFE HALF-RATE",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 287,
      "source": "text",
      "content": "C0 (DQS_180) C1 (DQS_180)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 287,
      "source": "text",
      "content": "D0 (DQS_270) D1 (DQS_270) â¦ DQ[3:0], DM STROBE",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 287,
      "source": "text",
      "content": "Figure 137 â Example of 4-Way Interleave Loopback Circuit on a x4 SDRAM",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 287,
      "source": "text",
      "content": "4.38.3 Loopback Output Mode",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 287,
      "source": "text",
      "content": "Loopback Output Mode selects whether to output LBDQS and LBDQ in Normal Output Mode or Write",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 287,
      "source": "text",
      "content": "Burst Output Mode, based on MR53:OP[7]. In the default Normal Output Mode (MR53:OP[7] = 0 ), the",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 287,
      "source": "text",
      "content": "selected DM/DQ state is captured with every DQS_t/DQS_c toggle for the selected Loopback Phase. In",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 287,
      "source": "text",
      "content": "Write Burst Output Mode (MR53:OP[7] = 1 ), the selected DM/DQ state will be output on LBDQ when",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 287,
      "source": "text",
      "content": "qualified by the write enable, which means data is only captured during the write burst and not during the",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 287,
      "source": "text",
      "content": "preamble or postamble.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 287,
      "source": "text",
      "content": "4.38.3.1 Loopback Normal Output Mode (Default)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 287,
      "source": "text",
      "content": "In Normal Output Mode (MR53:OP[7] = 0 ), the selected DM/DQ state is captured with every DQS_t/",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 287,
      "source": "text",
      "content": "DQS_c toggle for the selected Loopback Phase and output on LBDQ. The LBDQS output will be delayed",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 287,
      "source": "text",
      "content": "by t from the selected DQS_t/DQS_c Loopback Phase. Phase C and D are inverted from Phase A",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 287,
      "source": "text",
      "content": "and B, respectively. Since no Write commands are required in Normal Output Mode, MR settings",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 287,
      "source": "text",
      "content": "pertaining to preamble, postamble, CWL are ignored by the Loopback function.",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 288,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 288,
      "source": "text",
      "content": "4.38.3.1 Loopback Normal Output Mode (Default) (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 288,
      "source": "text",
      "content": "Additional requirements for Normal Output Mode:",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 288,
      "source": "text",
      "content": "â¢ Loopback in Normal Output mode is not supported after completing Write Leveling training with Internal Write",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 288,
      "source": "text",
      "content": "Timing mode set MR2:OP[7]=1.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 288,
      "source": "text",
      "content": "â¢ DQS must be driven differentially low (DQS_t low, DQS_c high) prior to entry into Normal Output Mode.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 288,
      "source": "text",
      "content": "â¢ DQS_t/DQS_c must be continuously driven during Loopback operation. (HiZ state not allowed.)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 288,
      "source": "text",
      "content": "â¢ Only DSEL and MRW commands applied at command pins during Normal Output Mode.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 288,
      "source": "text",
      "content": "â¢ RESET is required to exit Loopback Normal Output Mode.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 288,
      "source": "text",
      "content": "No DFE Reset is assumed after first rising edge of DQS_t. DDR5 SDRAM array data is not guaranteed",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 288,
      "source": "text",
      "content": "after entering Normal Output Mode.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 288,
      "source": "text",
      "content": "4.38.3.2 Loopback Normal Output Mode Timing Diagrams",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 288,
      "source": "text",
      "content": "Loopback Normal Output Mode entry and output example timing diagrams are shown in Figures 138",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 288,
      "source": "text",
      "content": "CK_t, t1 t2 t3 t4 t5 t6 t7 ta ta+1 ta+2 ta+3 ta+4 ta+5",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 288,
      "source": "text",
      "content": "CMD DES MRW DESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 288,
      "source": "text",
      "content": "LBDQS RTT_Loopback trans Valid",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 288,
      "source": "text",
      "content": "LBDQ RTT_Loopback trans Valid",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 288,
      "source": "text",
      "content": "DON'T CARE TIME BREAK",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 288,
      "source": "text",
      "content": "Figure 138 â Loopback Normal Output Mode Entry",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 288,
      "source": "text",
      "content": "DM/DQ D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 288,
      "source": "text",
      "content": "LBDQ Valid D1 D5 D9 D13 D1 D5 D9 D13",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 288,
      "source": "text",
      "content": "Figure 139 â Loopback Normal Output 4-Way Mode PhaseB Example",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 288,
      "source": "text",
      "content": "DM/DQ D0 D1D2 D3 D4 D5D6 D7D8 D9D10D11D12D13D14D15D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 288,
      "source": "text",
      "content": "LBDQ Valid D1 D5 D9 D13 D1 D5 D9 D13",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 288,
      "source": "text",
      "content": "Figure 140 â Loopback Normal Output Mode 4-Way PhaseB 1CK Mid Gap Example",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 289,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 289,
      "source": "text",
      "content": "4.38.3.2 Loopback Normal Output Mode Timing Diagrams (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 289,
      "source": "text",
      "content": "DM/DQ D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15 D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 289,
      "source": "text",
      "content": "LBDQ Valid D1 D5 D9 D13 D1 D5 D9 D13",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 289,
      "source": "text",
      "content": "Figure 141 â Loopback Normal Output Mode 4-Way PhaseB 2CK Gap Example",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 289,
      "source": "text",
      "content": "DM/DQ D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15 D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 289,
      "source": "text",
      "content": "LBDQ Valid D2 D6 D10 D14 D2 D6 D10 D14",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 289,
      "source": "text",
      "content": "Figure 142 â Loopback Normal Output Mode 4-Way PhaseC 2CK Gap Example",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 289,
      "source": "text",
      "content": "4.38.3.3 Loopback Write Burst Output Mode",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 289,
      "source": "text",
      "content": "In Write Burst Output Mode (MR53:OP[7] = 1 ), Loopback data is only generated during the write burst,",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 289,
      "source": "text",
      "content": "so it is effectively masked for the DQS toggles during the preamble or postamble. Normal Write operation",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 289,
      "source": "text",
      "content": "for the Command, DQS and DM/DQ is assumed. MR settings pertaining to preamble, postamble, CWL",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 289,
      "source": "text",
      "content": "apply, as they do for any Write command.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 289,
      "source": "text",
      "content": "To prevent Loopback interference on the DRAM within the normal data path, the DRAM optionally may",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 289,
      "source": "text",
      "content": "output the 2nd preamble pulse for the special case of WPRE=4CK and selection of Phase C or D for Data",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 289,
      "source": "text",
      "content": "Burst Bit phase alignment or Phase A or B for Strobe phase alignment. With this behavior, all phases are",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 289,
      "source": "text",
      "content": "inverted from normal behavior.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 289,
      "source": "text",
      "content": "Implementation of 2-way or 4-way interleave Loopback introduces complexity in Write Burst Mode when",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 289,
      "source": "text",
      "content": "the DQS toggle is not continuous. If the DQS toggle is continuously generated by Write commands spaced",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 289,
      "source": "text",
      "content": "BL/2, Loopback will align the LBDQS/LBDQ output with the selected phase for all write bursts. If the",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 289,
      "source": "text",
      "content": "DQS toggle is not continuous due to gaps in Write commands spaced greater than BL/2, LBDQS/LBDQ",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 289,
      "source": "text",
      "content": "may not align with the selected phase after the first write burst unless the âgapâ is at least 16 CK (Write,",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 289,
      "source": "text",
      "content": "BL/2 + 16CK, Write).",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 289,
      "source": "text",
      "content": "Table 368 â Loopback Output Phase",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 289,
      "source": "text",
      "content": "Write to Write Separation Phase NOTE",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 289,
      "source": "text",
      "content": "BL/2 < X < BL/2 + 32 Determined via analysis of specific conditions 1",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 289,
      "source": "text",
      "content": "X >= BL/2 + 32 Selected",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 289,
      "source": "text",
      "content": "NOTE 1 Specific conditions include 2-way/4-way interleave implementation, selected phase, data rate, preamble, postamble and write burst",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 289,
      "source": "text",
      "content": "In the case where continuous bursts are not issued in Loopback Write Burst Output Mode, selection of",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 289,
      "source": "text",
      "content": "Phase C or D for Data Burst Bit phase alignment or Phase A or B for Strobe phase alignment may result in",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 289,
      "source": "text",
      "content": "the last tLBQSH width of a burst that does not comply with spec.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 289,
      "source": "text",
      "content": "Additional requirements for Write Burst Output Mode:",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 289,
      "source": "text",
      "content": "â¢ Write Leveling training is required prior to Write Burst Loopback operation.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 289,
      "source": "text",
      "content": "â¢ All Write timing and voltage requirements must be followed. Failure to meet this requirement results in unknown",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 289,
      "source": "text",
      "content": "data written to DRAM, and the Loopback pins may not output the captured input data as expected.",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 290,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 290,
      "source": "text",
      "content": "4.38.3.4 Loopback Write Burst Output Mode Timing Diagrams",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 290,
      "source": "text",
      "content": "Loopback Write Burst Output Mode timing diagram examples are shown in Figures 143 through 146.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 290,
      "source": "text",
      "content": "DM/DQ D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 290,
      "source": "text",
      "content": "LBDQ Valid D1 D5 D9 D13 D1 D5 D9 D13",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 290,
      "source": "text",
      "content": "Figure 143 â Loopback Write Burst Output Mode 4-Way PhaseB WPRE=2CK Example",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 290,
      "source": "text",
      "content": "DM/DQ D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 290,
      "source": "text",
      "content": "LBDQ Valid D2 D6 D10 D14 D2 D6 D10 D14",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 290,
      "source": "text",
      "content": "Figure 144 â Loopback Write Burst Output Mode 4-Way PhaseC WPRE=2CK Example",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 290,
      "source": "text",
      "content": "DM/DQ D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 290,
      "source": "text",
      "content": "LBDQ Valid D1 D5 D9 D13 D1 D5 D9 D13",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 290,
      "source": "text",
      "content": "Figure 145 â Loopback Write Burst Output Mode 4-Way PhaseB Data Burst Bit and PhaseD",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 290,
      "source": "text",
      "content": "Strobe Alignment WPRE=4CK Optional Example",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 290,
      "source": "text",
      "content": "DM/DQ D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15D0 D1D2 D3D4 D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 290,
      "source": "text",
      "content": "tWPRE=4CK tLBDLY tLBDLY",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 290,
      "source": "text",
      "content": "LBDQ Valid Optionparle, asmtabtele o af tD DQ-2 during D2 D6 D10 D14 D2 D6 D10 D14",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 290,
      "source": "text",
      "content": "Figure 146 â Loopback Write Burst Output Mode 4-Way PhaseC Data Burst Bit and PhaseA",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 290,
      "source": "text",
      "content": "Strobe Alignment WPRE=4CK Optional Example",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 290,
      "source": "text",
      "content": "4.38.4 Loopback Timing and Levels",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 290,
      "source": "text",
      "content": "The LBDQS output will be delayed from the selected DQS_t/DQS_c Loopback Phase. The timing",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 290,
      "source": "text",
      "content": "parameter, tLBDLY, is shown in Table369.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 290,
      "source": "text",
      "content": "Table 369 â Loopback LBDQS Output Timing",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 290,
      "source": "text",
      "content": "DDR5-3200/3600/ DDR5-5600/6000/",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 290,
      "source": "text",
      "content": "Speed DDR5-4800/5200",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 290,
      "source": "text",
      "content": "4000/4400 6400 Units NOTE",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 290,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 290,
      "source": "text",
      "content": "LBDQS Delay from Selected",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 290,
      "source": "text",
      "content": "tLBDLY - 20 - TBD - TBD ns",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 290,
      "source": "text",
      "content": "The interaction between LBDQS and LBDQ is described in Section9.3.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 290,
      "source": "text",
      "content": "ODT for Loopback is described in Section5.5.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 290,
      "source": "text",
      "content": "Output driver electrical characteristics for Loopback is described in Section9.2.",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 291,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 291,
      "source": "text",
      "content": "4.39 CA_ODT Strap Operation",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 291,
      "source": "text",
      "content": "With the introduction of on-die termination for CA/CS/CK on DDR5 DRAMs, the setting of the",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 291,
      "source": "text",
      "content": "termination values per DRAM will be different depending on the configuration of DRAMs on the DIMM",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 291,
      "source": "text",
      "content": "or system board. The CA_ODT pin enables the distinction of two âsetsâ of CA/CS/CK ODT settings.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 291,
      "source": "text",
      "content": "When the CA_ODT pin is strapped to a constant VSS setting on the DIMM or board, the CA/CS/CK ODT",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 291,
      "source": "text",
      "content": "settings will be referred to as âGroup Aâ. When the CA_ODT pin is strapped to a constant VDD setting on",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 291,
      "source": "text",
      "content": "the DIMM or system board, the CA/CS/CK ODT settings will be referred to as âGroup Bâ. Typical usage",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 291,
      "source": "text",
      "content": "would be to apply a weak termination setting to Group A devices and a stronger termination setting to",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 291,
      "source": "text",
      "content": "Group B devices, which would be at the end of the fly-by routing on the DIMM. To support these different",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 291,
      "source": "text",
      "content": "settings, two sets of MPC opcodes will be used to target either Group A or Group B devices. In addition to",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 291,
      "source": "text",
      "content": "these separate âGroupsâ of devices based on the CA_ODT pin, the PDA commands will also be supported.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 291,
      "source": "text",
      "content": "However, the correct combination of the PDA Select ID and MPC opcode must be used according to the",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 291,
      "source": "text",
      "content": "The CA_ODT pin is defined in the pinlist as shown in Table370.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 291,
      "source": "text",
      "content": "Table 370 â CA_ODT Pin Defined",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 291,
      "source": "text",
      "content": "Pin Name Description",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 291,
      "source": "text",
      "content": "ODT for Command and Address. Apply Group A settings if the pin is connected to VSS and",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 291,
      "source": "text",
      "content": "apply Group B settings if the pin is connected to V",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 291,
      "source": "text",
      "content": "MR32 is defined as shown in Table371 to reflect the need to be able to read the CA_ODT strap value:",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 291,
      "source": "text",
      "content": "Table 371 â MR32 Defined",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 291,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 291,
      "source": "text",
      "content": "MR33 is defined as follows:",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 291,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 291,
      "source": "text",
      "content": "RFU DQS_RTT_PARK CA ODT",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 291,
      "source": "text",
      "content": "If the CA_ODT Strap Value for the DRAM is 0, the CK ODT, CS ODT, and CA ODT values will reflect",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 291,
      "source": "text",
      "content": "the default settings for âGroup Aâ ODT values, or will reflect what has been written to these mode",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 291,
      "source": "text",
      "content": "registers via the MPC opcodes for Group A CK/CS/CA ODT settings.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 291,
      "source": "text",
      "content": "If the CA_ODT Strap Value for the DRAM is 1, the CK ODT, CS ODT, and CA ODT values will reflect",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 291,
      "source": "text",
      "content": "the default settings for âGroup Bâ ODT values, or will reflect what has been written to these mode",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 291,
      "source": "text",
      "content": "registers via the MPC opcodes for Group B CK/CS/CA ODT settings.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 291,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 291,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 292,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 292,
      "source": "text",
      "content": "4.39.1 CA/CS/CK ODT Settings",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 292,
      "source": "text",
      "content": "The following MPC opcodes will be used to set the âGroup Aâ and âGroup Bâ RTT_CA, RTT_CS, and",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 292,
      "source": "text",
      "content": "Table 372 â MPC Opcodes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 292,
      "source": "text",
      "content": "Function Operand Data Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 292,
      "source": "text",
      "content": "0010 0xxxB: Group A RTT_CK = xxx (See Section3.5.34 for MR32",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 292,
      "source": "text",
      "content": "0010 1xxxB: Group B RTT_CK = xxx (See Section3.5.34 for MR32",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 292,
      "source": "text",
      "content": "0011 0xxxB: Group A RTT_CS = xxx (See Section3.5.34 for MR32",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 292,
      "source": "text",
      "content": "Initialization and encoding)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 292,
      "source": "text",
      "content": "Training Modes 0011 1xxxB: Group B RTT_CS = xxx (See Section3.5.34 for MR32",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 292,
      "source": "text",
      "content": "0100 0xxxB: Group A RTT_CA = xxx (See Section3.5.35 for MR33",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 292,
      "source": "text",
      "content": "0100 1xxxB: Group B RTT_CA = xxx (See Section3.5.35 for MR33",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 293,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 293,
      "source": "text",
      "content": "4.40 Duty Cycle Adjuster (DCA)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 293,
      "source": "text",
      "content": "DDR5 SDRAM supports a mode register adjustable DCA to allow the memory controller to adjust the",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 293,
      "source": "text",
      "content": "DRAM internally generated DQS clock tree and DQ duty cycle to compensate for systemic duty cycle",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 293,
      "source": "text",
      "content": "error of all DQS and DQs.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 293,
      "source": "text",
      "content": "The DQS DCA is located before the DQS clock tree or equivalent place. The DCA requires a locked DLL",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 293,
      "source": "text",
      "content": "state and will affect DQS and DQ duty cycle during the following operations.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 293,
      "source": "text",
      "content": "- Read Preamble Training",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 293,
      "source": "text",
      "content": "- Read Training Pattern",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 293,
      "source": "text",
      "content": "- Mode Register Read",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 293,
      "source": "text",
      "content": "The controller can adjust the duty cycle through all the DCA mode registers and can determine the optimal",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 293,
      "source": "text",
      "content": "Mode Register setting for DCA in multiple different ways.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 293,
      "source": "text",
      "content": "In case of 4-phase internal clocks, for example, since QCLK(90Ë)/IBCLK(180Ë)/QBCLK(270Ë) are",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 293,
      "source": "text",
      "content": "adjusted based on ICLK(0Ë), the controller can first confirm that the first BL is synchronized with",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 293,
      "source": "text",
      "content": "ICLK(0Ë), and then perform the full DCA training operation which needs to have an even number of MRR",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 293,
      "source": "text",
      "content": "(or Read) - MRR (or Read) timing to avoid confusion whether the first BL is synchronized with ICLK(0Ë)",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 293,
      "source": "text",
      "content": "4.40.1 Duty Cycle Adjuster Range",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 293,
      "source": "text",
      "content": "The global DCA step range is from -7 to +7, as defined in MR43 and MR44. The actual step size cannot be",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 293,
      "source": "text",
      "content": "defined since the variation of duty cycle by changing DCA code is not linear.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 293,
      "source": "text",
      "content": "Table 373 â DCA Range",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 293,
      "source": "text",
      "content": "Parameter Min/Avg./Max Value Unit NOTE",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 293,
      "source": "text",
      "content": "Duty Cycle Adjuster Range ps 1",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 293,
      "source": "text",
      "content": "NOTE 1 These values are guaranteed by design.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 293,
      "source": "text",
      "content": "DRAM internal clock DRAM internal clock",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 293,
      "source": "text",
      "content": "(singleâphase) (multiâphase)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 293,
      "source": "text",
      "content": "Figure 147 â Duty Cycle Adjuster Range",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 293,
      "source": "text",
      "content": "4.40.2 The Relationship between DCA Code Change and Single/Two-Phase Internal",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 293,
      "source": "text",
      "content": "In case of the DQS clock tree used single/two-phase clock(s) scheme, the duty-cycle ratio of all DQS per",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 293,
      "source": "text",
      "content": "device can be adjusted directly according to the internal clock(s) controlled by the DCA code. Note that",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 293,
      "source": "text",
      "content": "tDQSCK is not changed by DCA code change.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 293,
      "source": "text",
      "content": "Using a 2-phase clock scheme, the rising edge of the 0Â° clock is the reference edge, while the 180Â° clock is",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 293,
      "source": "text",
      "content": "adjusted based on 0Â° clock. The rising edge of 0Â° clock is for even burst bit data, and the rising edge of",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 293,
      "source": "text",
      "content": "180Â° clock is for odd burst bit data.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 294,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 294,
      "source": "text",
      "content": "4.40.2 The Relationship Between DCA Code Change and Single/Two-Phase",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 294,
      "source": "text",
      "content": "Internal Clock(s)/DQS Timing (Contâd)",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 294,
      "source": "text",
      "content": "The global DCA adjustment uses the âDCA for single/two-phase clock(s)â mode register bits,",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 294,
      "source": "text",
      "content": "MR43:OP[3:0]. A positive DCA adjustment results in a larger duty cycle ratio, while a negative DCA",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 294,
      "source": "text",
      "content": "adjustment results in a smaller duty cycle ratio.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 294,
      "source": "text",
      "content": "In addition to the global DCA adjustment, a per-pin DCA adjustment allows an additional step range of -3",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 294,
      "source": "text",
      "content": "to +3, per DQS/DQ. The 2-phase clock per-pin DCA adjustment uses the OP bits [3,1:0] of MR103",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 294,
      "source": "text",
      "content": "(DQSL_t), MR105 (DQSL_c), MR107 (DQSU_t), MR109 (DQSU_c), MR133 (DQL0), MR141 (DQL1),",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 294,
      "source": "text",
      "content": "..., MR253 (DQU7). The per-pin DCA adjustment is additive to the global DCA adjustment, as shown in",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 294,
      "source": "text",
      "content": "Table 374 â DCA Range Examples (Not All Possible Combinations)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 294,
      "source": "text",
      "content": "Global DCA Adjustment Per-Pin DCA Adjustment Total DCA Adjustment at Pin",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 294,
      "source": "text",
      "content": "DCA Step -3 DCA Step -2 DCA Step -5",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 294,
      "source": "text",
      "content": "DCA Step -2 DCA Step +2 DCA Step 0",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 294,
      "source": "text",
      "content": "DCA Step 0 DCA Step +1 DCA Step +1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 294,
      "source": "text",
      "content": "DCA Step +2 DCA Step -3 DCA Step -1",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 294,
      "source": "text",
      "content": "DCA Step +4 DCA Step +3 DCA Step +7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 294,
      "source": "text",
      "content": "DCA Step +7 DCA Step +2 DCA Step +9",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 294,
      "source": "text",
      "content": "Like the global DCA adjustment, the actual step size for the per-pin DCA adjustment cannot be defined",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 294,
      "source": "text",
      "content": "since the variation of duty cycle by changing DCA code is not linear, however the per-pin DCA adjustment",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 294,
      "source": "text",
      "content": "will be approximately the same as the global DCA adjustment.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 294,
      "source": "text",
      "content": "Mode register OP bits associated with the IBCLK and QBCLK may not be supported on the DRAM with a",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 294,
      "source": "text",
      "content": "2-phase clock scheme.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 294,
      "source": "text",
      "content": "DCA Code Increase DCA Code Decrease",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 294,
      "source": "text",
      "content": "DRAM internal clocks",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 294,
      "source": "text",
      "content": "Larger dutyâcycle ratio Smaller dutyâcycle ratio",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 294,
      "source": "text",
      "content": "Figure 148 â Relationship between DCA Code Change and the Single/Two-Phase Internal Clock(s)/",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 294,
      "source": "text",
      "content": "DQS Waveform (Example)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 295,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 295,
      "source": "text",
      "content": "4.40.3 The Relationship between DCA Code Change and 4-Phase Internal Clock(s)/",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 295,
      "source": "text",
      "content": "In case of the DQS clock tree used 4-phase clocks scheme, the even and odd duty-cycle ratio of all DQS",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 295,
      "source": "text",
      "content": "per device can be respectively adjusted since the internal 4-phase clocks can be independently controlled",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 295,
      "source": "text",
      "content": "DCA Code Increase for QCLK DCA Code Decrease for QCLK",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 295,
      "source": "text",
      "content": "DRAM internal clocks",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 295,
      "source": "text",
      "content": "Larger even dutyâcycle ratio Smaller even dutyâcycle ratio",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 295,
      "source": "text",
      "content": "Figure 149 â Relationship between DCA Code Change for QCLK and the 4-Phase Internal Clocks/",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 295,
      "source": "text",
      "content": "DQS Waveform (Example)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 295,
      "source": "text",
      "content": "DCA Code Increase for IBCLK DCA Code Decrease for IBCLK",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 295,
      "source": "text",
      "content": "DRAM internal clocks",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 295,
      "source": "text",
      "content": "Larger even clock period Smaller even clock period",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 295,
      "source": "text",
      "content": "Smaller odd clock period Larger odd clock period",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 295,
      "source": "text",
      "content": "Figure 150 â Relationship between DCA Code Change for IBCLK and the 4-Phase Internal Clocks/",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 295,
      "source": "text",
      "content": "DQS Waveform (Example)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 296,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 296,
      "source": "text",
      "content": "4.40.3 The Relationship between DCA Code Change and 4-Phase Internal Clock(s)/DQS Timing (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 296,
      "source": "text",
      "content": "DCA Code Increase for QBCLK DCA Code Decrease for QBCLK",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 296,
      "source": "text",
      "content": "DRAM internal clocks",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 296,
      "source": "text",
      "content": "Larger odd dutyâcycle ratio Smaller odd dutyâcycle ratio",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 296,
      "source": "text",
      "content": "Figure 151 â Relationship between DCA Code Change for QBCLK and the 4-Phase Internal",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 296,
      "source": "text",
      "content": "Clocks/DQS Waveform (Example)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 296,
      "source": "text",
      "content": "4.40.4 The Relationship between DCA Code Change and DQs Output/DQS Timing",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 296,
      "source": "text",
      "content": "The DQS DCA code change effect to DQ Output as follows. The rising edge of DQS_t affects the even",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 296,
      "source": "text",
      "content": "data output. The falling edge of DQS_t affects to the falling edge of the odd data output.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 297,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 297,
      "source": "text",
      "content": "4.41 Refresh Management (RFM)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 297,
      "source": "text",
      "content": "Periods of high DDR5 DRAM activity may require additional refresh commands to protect the integrity of",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 297,
      "source": "text",
      "content": "the DRAM data. The DRAM will indicate the requirement for additional Refresh Management (RFM) by",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 297,
      "source": "text",
      "content": "setting read only MR58 opcode bit 0 (Table375). OP[0]=0 indicates no additional refresh is needed",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 297,
      "source": "text",
      "content": "beyond the refresh required in the Refresh Operation section of the specification. OP[0]=1 indicates",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 297,
      "source": "text",
      "content": "additional DRAM refresh management is required.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 297,
      "source": "text",
      "content": "Table 375 â Mode Register Definition for Refresh Management",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 297,
      "source": "text",
      "content": "MR58 OP[0] Refresh Management (RFM) Requirement",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 297,
      "source": "text",
      "content": "0 Refresh Management (RFM) not required",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 297,
      "source": "text",
      "content": "1 Refresh Management (RFM) required",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 297,
      "source": "text",
      "content": "A suggested implementation of Refresh Management by the controller monitors ACT commands issued",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 297,
      "source": "text",
      "content": "per bank to the DRAM. This activity can be monitored as a Rolling Accumulated ACT (RAA) count. Each",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 297,
      "source": "text",
      "content": "ACT command will increment the RAA count by 1 for the individual bank receiving the ACT command.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 297,
      "source": "text",
      "content": "When the RAA counter reaches a DRAM vendor specified Initial Management Threshold (RAAIMT),",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 297,
      "source": "text",
      "content": "which is set by the DRAM vendor in the read only MR58 opcode bits 4:1 (Table376), additional DRAM",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 297,
      "source": "text",
      "content": "refresh management is needed. Executing the Refresh Management (RFM) command allows additional",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 297,
      "source": "text",
      "content": "time for the DRAM to manage refresh internally. The RFM operation can be initiated to all banks on the",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 297,
      "source": "text",
      "content": "DRAM with the RFMab command, or to a single bank address (BA[1:0]) in all bank groups with the",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 297,
      "source": "text",
      "content": "RFMsb command. A DRAM with MR58 OP[0]=0 set will ignore the RFM command.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 297,
      "source": "text",
      "content": "Table 376 â Mode Register Definition for the RAA Initial Management Threshold (RAAIMT)",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 297,
      "source": "text",
      "content": "RAAIMT Value RAAIMT Value",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 297,
      "source": "text",
      "content": "Normal Refresh Mode FGR Refresh Mode",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 297,
      "source": "text",
      "content": "0000 B-0011 B RFU RFU",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 297,
      "source": "text",
      "content": "1011 B-1111 B RFU RFU",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 297,
      "source": "text",
      "content": "The RFM command bits are the same as the REF command, except for CA9. If the Refresh Management",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 297,
      "source": "text",
      "content": "Required bit is â0â, (MR58 OP[0]=0), CA9 is only required to be valid (âVâ). If the Refresh Management",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 297,
      "source": "text",
      "content": "Required bit is â1â, (MR58 OP[0]=1), CA9=âHâ executes the REF command and CA9=âLâ executes",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 297,
      "source": "text",
      "content": "either an RFMab command if CA10=âLâ or an RFMsb command if CA10=âHâ.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 298,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 298,
      "source": "text",
      "content": "4.41 Refresh Management (RFM) (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 298,
      "source": "text",
      "content": "Table 377 â RAA Initial Management Threshold (RAAIMT) Command Definition",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 298,
      "source": "text",
      "content": "ation CA0 CA1 CA2 CA3 CA4 CA5 CA6 CA7 CA8 CA9 CA10 CA11 CA12 CA13",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 298,
      "source": "text",
      "content": "Refresh All REFab L H H L L H CID3 V V V H L CID0 CID1 1, 3",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 298,
      "source": "text",
      "content": "RFMab L H H L L H CID3 V V V L L CID0 CID1 1",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 298,
      "source": "text",
      "content": "REFsb L H H L L H CID3 BA0 BA1 V H H CID0 CID1 2, 3",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 298,
      "source": "text",
      "content": "agement Same RFMsb L H H L L H CID3 BA0 BA1 V L H CID0 CID1 2",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 298,
      "source": "text",
      "content": "NOTE 1 The Refresh All and Refresh Management All commands is are applied to all banks in all bank groups. CA6 and CA7 are required to",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 298,
      "source": "text",
      "content": "NOTE 2 The Refresh Same Bank and Refresh Management Same Bank commands refresh the same bank in all bank group bits. The bank bits,",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 298,
      "source": "text",
      "content": "BA0 and BA1 on CA6 and CA7, respectively, specify the bank within each bank group.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 298,
      "source": "text",
      "content": "NOTE 3 If the Refresh Management Required bit is â0â (MR58 OP[0]=0), CA9 is only required to be valid (âVâ).",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 298,
      "source": "text",
      "content": "The duration of the RFMab and RFMsb commands is dependent upon the DRAM being in Normal or FGR",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 298,
      "source": "text",
      "content": "refresh mode. t is equivalent to t . See Table378.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 298,
      "source": "text",
      "content": "Table 378 â t Parameters",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 298,
      "source": "text",
      "content": "Refresh Operation Symbol Value Notes",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 298,
      "source": "text",
      "content": "Normal Refresh Management (RFMab) t RFM1,min t RFC1,min",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 298,
      "source": "text",
      "content": "Fine Granularity Refresh Management (RFMab) t RFM2,min t RFC2,min",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 298,
      "source": "text",
      "content": "Same Bank Refresh Management (RFMsb) t RFMsb,min t RFCsb,min",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 298,
      "source": "text",
      "content": "When an RFM command is issued to the DRAM, the RAA counter in any bank receiving the command",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 298,
      "source": "text",
      "content": "can be decremented by the RAAIMT value, down to a minimum RAA value of 0 (no negative or âpull-inâ",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 298,
      "source": "text",
      "content": "of RFM commands is allowed). Issuing an RFMab command allows the RAA count in all banks to be",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 298,
      "source": "text",
      "content": "decremented by the RAAIMT value. Issuing an RFMsb command with BA[1:0] allows the RAA count",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 298,
      "source": "text",
      "content": "only with that bank address across all bank groups to be decremented by the RAAIMT value",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 298,
      "source": "text",
      "content": "RFM commands are allowed to accumulate or âpostponeâ, but the RAA counter shall never exceed a",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 298,
      "source": "text",
      "content": "vendor specified RAA Maximum Management Threshold (RAAMMT), which is set by the DRAM vendor",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 298,
      "source": "text",
      "content": "in the read only MR58 opcode bits 7:5 (Table379). If the RAA counter reaches RAAMMT, no additional",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 298,
      "source": "text",
      "content": "ACT commands are allowed to the DRAM bank until one or more REF or RFM commands have been",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 298,
      "source": "text",
      "content": "issued to reduce the RAA counter below the maximum value.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 298,
      "source": "text",
      "content": "Table 379 â Mode Register Definition for RAA Maximum Management Threshold (RAAMMT)",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 298,
      "source": "text",
      "content": "RAAMMT Value RAAMMT Value",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 298,
      "source": "text",
      "content": "Normal Refresh Mode FGR Refresh Mode",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 298,
      "source": "text",
      "content": "011 B 3x RAAIMT 6x RAAIMT",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 298,
      "source": "text",
      "content": "100 B 4x RAAIMT 8x RAAIMT",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 298,
      "source": "text",
      "content": "101 B 5x RAAIMT 10x RAAIMT",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 298,
      "source": "text",
      "content": "110 B 6x RAAIMT 12x RAAIMT",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 299,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 299,
      "source": "text",
      "content": "4.41 Refresh Management (RFM) (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 299,
      "source": "text",
      "content": "RFM command scheduling shall meet the same minimum separation requirements as those for the REF",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 299,
      "source": "text",
      "content": "command (see Table280).",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 299,
      "source": "text",
      "content": "An RFM command does not replace the requirement for the controller to issue periodic REF commands to",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 299,
      "source": "text",
      "content": "the DRAM, nor does a RFM command affect internal refresh counters. The RFM commands are bonus",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 299,
      "source": "text",
      "content": "time for the DRAM to manage refresh internally. However, issuing a REF command also allows",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 299,
      "source": "text",
      "content": "decrementing the RAA counter by the value set by MR59 OP[7:6], as shown in Table380. Hence, any",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 299,
      "source": "text",
      "content": "periodic REF command issued to the DRAM allows the RAA counter of the banks being refreshed to be",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 299,
      "source": "text",
      "content": "decremented by the MR59 OP[7:6] setting. Issuing a REFab command allows the RAA count in all banks",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 299,
      "source": "text",
      "content": "to be decremented. Issuing a REFsb command with BA[1:0] allows the RAA count only with that bank",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 299,
      "source": "text",
      "content": "address in all bank groups to be decremented.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 299,
      "source": "text",
      "content": "Table 380 â Mode Register Definition for RAA Counter Decrement per REF Command",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 299,
      "source": "text",
      "content": "MR59 RAA Counter Decrement",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 299,
      "source": "text",
      "content": "OP[7:6] per REF Command",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 299,
      "source": "text",
      "content": "No decrement to the RAA count values is allowed for entering/exiting Self Refresh. The per bank count",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 299,
      "source": "text",
      "content": "values before Self Refresh is entered remain unchanged upon Self Refresh exit.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 299,
      "source": "text",
      "content": "4.42 Package Output Driver Test Mode (Optional)",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 299,
      "source": "text",
      "content": "This optional mode allows for characterization of the DRAM package by allowing the host to individually",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 299,
      "source": "text",
      "content": "turn on the output driver of a single bit of the DRAM, while all other bits remain terminated. To use this",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 299,
      "source": "text",
      "content": "test mode, the host sets MR61:OP[4:0] to select the target DM or DQ Output Driver. The host also sets the",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 299,
      "source": "text",
      "content": "target driver to use the Pull-up Output Driver Impedance of 34 ohms (MR5:OP[2:1] = 00 ), while the",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 299,
      "source": "text",
      "content": "termination for all the other DMs and DQs in the DRAM are defined by MR34:[2:0] (RTT_PARK).",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 299,
      "source": "text",
      "content": "This is only a test mode, no normal functionality is assumed while in this mode or after enabling this mode",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 299,
      "source": "text",
      "content": "without a reset to the DRAM device. Entering into this mode is done by programming any value in MR61",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 299,
      "source": "text",
      "content": "other than 0. Since this is an optional function, the discovery bit is located in MR5:OP[3]. A reset of the",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 299,
      "source": "text",
      "content": "DDR5 SDRAM is required after exiting the package output driver test mode.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 299,
      "source": "text",
      "content": "Even though only 5 bits of the MR are needed, the entire MR61 is blocked out to isolate it from normal",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 299,
      "source": "text",
      "content": "Table 381 â MR5 Register â for Reference Only",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 299,
      "source": "text",
      "content": "See Section3.5.7 for details",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 299,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 299,
      "source": "text",
      "content": "Pull-Down TDQS PODTM Pull-up",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 299,
      "source": "text",
      "content": "Output Driver Impedance Enable Support Output Driver Impedance",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 299,
      "source": "text",
      "content": "Table 382 â MR61 Register â for Reference Only",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 299,
      "source": "text",
      "content": "See Section3.5.62 for details",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 299,
      "source": "text",
      "content": "OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0]",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 299,
      "source": "text",
      "content": "RSVD Package Output Driver Test Mode",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 300,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 300,
      "source": "text",
      "content": "4.43 IO Features and Modes",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 300,
      "source": "text",
      "content": "4.43.1 Data Output Disable",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 300,
      "source": "text",
      "content": "The device outputs may be disabled by the Data Output Disable mode register, MR5:OP[0], as shown in",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 300,
      "source": "text",
      "content": "Table36. For normal operation, set MR5:OP[0] = 0 (default). Setting MR5:OP[0] = 1 disables the device",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 300,
      "source": "text",
      "content": "The DDR5 SDRAM x8 configuration has a package ball that is shared between TDQS_t and DM_n. The",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 300,
      "source": "text",
      "content": "Write Data Mask (DM) function is dependent upon Termination Data Strobe (TDQS). If TDQS is enabled,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 300,
      "source": "text",
      "content": "DM is disabled. If TDQS is disabled, then DM may be enabled or disabled via mode register setting, as",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 300,
      "source": "text",
      "content": "One pair of Termination Data Strobe (TDQS) pins, TDQS_t/TDQS_c, is supported for the x8",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 300,
      "source": "text",
      "content": "configuration DDR5 SDRAM. The TDQS function is programmable via Mode Register bit, MR5:OP[4].",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 300,
      "source": "text",
      "content": "The x8 is the only configuration which supports the TDQS function. The x4 and x16 DDR5 SDRAMs do",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 300,
      "source": "text",
      "content": "not support this function thus, for these configurations, the TDQS MR setting must be disabled,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 300,
      "source": "text",
      "content": "MR5:OP[4] = 0 (default).",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 300,
      "source": "text",
      "content": "When TDQS is enabled, MR5:OP[4] = 1, the same termination resistance function is applied to the",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 300,
      "source": "text",
      "content": "TDQS_t/TDQS_c pins that is applied to DQS_t/DQS_c pins., except during Read commands where TDQS",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 300,
      "source": "text",
      "content": "does not output any data and will remain at RTT_DQS_PARK.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 300,
      "source": "text",
      "content": "(Reference Section4.8.1 for data mask functionality.)",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 300,
      "source": "text",
      "content": "4.43.2.3 TDQS/DM Disable",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 300,
      "source": "text",
      "content": "When the TDQS is disabled, MR5:OP[4] = 0, the MR5:OP[5] bit may be used to enable or disable the",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 300,
      "source": "text",
      "content": "When both TDQS and DM functions are disabled, termination will be turned off and the pins will drive",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 300,
      "source": "text",
      "content": "Hi-Z. The DM_n pin input receiver will be turned-off and does not expect any valid logic level.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 300,
      "source": "text",
      "content": "Table 383 â x8 TDQS Function Matrix",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 300,
      "source": "text",
      "content": "0 B: Disabled (default) MR5:OP[5]",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 300,
      "source": "text",
      "content": "1 B: Enabled Disabled",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 301,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 301,
      "source": "text",
      "content": "5 On-Die Termination",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 301,
      "source": "text",
      "content": "5.1 On-Die Termination for DQ",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 301,
      "source": "text",
      "content": "ODT (On-Die Termination) is a feature of the DDR5 SDRAM that allows the DRAM to change",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 301,
      "source": "text",
      "content": "termination resistance for each DQ, Unlike previous DDR technologies, DDR5 no longer has a physical",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 301,
      "source": "text",
      "content": "ODT pin and all ODT based control is now command & mode register based. DQS_t, DQS_c and DM_n",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 301,
      "source": "text",
      "content": "for x4 and x8 configuration (and TDQS_t, TDQS_c for X8 configuration), when enabled via Read (for NT",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 301,
      "source": "text",
      "content": "ODT usage), Write Commands or Default Parking value with MR setting. For x16 configuration, ODT is",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 301,
      "source": "text",
      "content": "applied to each DQU, DQL, DQSU_t, DQSU_c, DQSL_t, DQSL_c, DMU_n and DML_n signal. The",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 301,
      "source": "text",
      "content": "ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 301,
      "source": "text",
      "content": "controller to independently change termination resistance for any or all DRAM devices. In addition to the",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 301,
      "source": "text",
      "content": "control capability of the DQ ODT, the DQS ODT will now be independently programmed via",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 301,
      "source": "text",
      "content": "MR33:OP[5:3] and held static. All ODT control will be targeted for the DQs. This addition allows for",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 301,
      "source": "text",
      "content": "adjusting the delay common in an unmatched architecture. DQS RTT offset control mode is enabled via",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 301,
      "source": "text",
      "content": "The ODT feature is turned off and not supported in Self-Refresh mode, but does have an optional mode",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 301,
      "source": "text",
      "content": "with in Power Down. A simple functional representation of the DRAM ODT feature is shown in",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 301,
      "source": "text",
      "content": "Figure 152 â Functional Representation of ODT",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 301,
      "source": "text",
      "content": "The switch is enabled by the internal ODT control logic, which uses command decode, Mode Register",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 301,
      "source": "text",
      "content": "Settings and other control information, as described in this section. The value of RTT is determined by the",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 301,
      "source": "text",
      "content": "settings of Mode Register bits.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 302,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 302,
      "source": "text",
      "content": "5.2 ODT Modes, Timing Diagrams and State Table",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 302,
      "source": "text",
      "content": "The ODT Mode of DDR5 SDRAM has 5 states, Data Termination Disable, RTT_WR, RTT_NOM_RD,",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 302,
      "source": "text",
      "content": "RTT_NOM_WR and RTT_PARK. The ODT Mode is enabled based on Mode Registers for each RTT",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 302,
      "source": "text",
      "content": "listed below. In this case, the value of RTT is determined by the settings of those bits.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 302,
      "source": "text",
      "content": "After entering Self-Refresh mode, DRAM automatically disables ODT termination and set Hi-Z as",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 302,
      "source": "text",
      "content": "termination state regardless of these setting.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 302,
      "source": "text",
      "content": "Application: Controller can control each RTT condition with WR/RD command and use of ODT Offset",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 302,
      "source": "text",
      "content": "Control Mode Registers.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 302,
      "source": "text",
      "content": "- RTT_WR: The rank that is being written to provide termination and adjusts timing based on ODT Control Mode",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 302,
      "source": "text",
      "content": "- RTT_NOM_RD: DRAM turns ON RTT_NOM_RD if it sees CS asserted during the second pulse of the READ",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 302,
      "source": "text",
      "content": "command (except when ODT is disabled by MR35:OP[5:3]).",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 302,
      "source": "text",
      "content": "- RTT_NOM_WR: DRAM turns ON RTT_NOM_WR if it sees a CS asserted during the second pulse of the",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 302,
      "source": "text",
      "content": "WRITE command (except when ODT is disabled by MR35:OP[2:0])",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 302,
      "source": "text",
      "content": "- RTT_PARK: Default parked value set via MR34:OP[2:0] and is to be enabled when a READ or WRITE is not",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 302,
      "source": "text",
      "content": "- DQS_RTT_PARK: Default parked value set for DQS via MR33:OP[5:3] and is to be enabled when a READ is",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 302,
      "source": "text",
      "content": "- Data Termination Disable: DRAM driving data upon receiving READ command disables the termination after",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 302,
      "source": "text",
      "content": "RL-1 and stays off for a duration of BL/2.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 302,
      "source": "text",
      "content": "- Strobe Termination Disable: DRAM driving strobe upon receiving READ command disables the termination",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 302,
      "source": "text",
      "content": "after RL-1-tRPRE and stays off for a duration of BL/2+tRPST.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 302,
      "source": "text",
      "content": "Those RTT values have priority as follows:",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 302,
      "source": "text",
      "content": "1 Data Termination Disable & Strobe Termination Disable",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 302,
      "source": "text",
      "content": "This means that if there is a WRITE command, then the DRAM turns on RTT_WR, not RTT_NOM_WR",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 302,
      "source": "text",
      "content": "or RTT_NOM_RD, and also if there is a READ command, then the DRAM disables data termination and",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 302,
      "source": "text",
      "content": "goes into Driving mode. If during the second pulse of a READ or WRITE command, a CS enable is sent,",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 302,
      "source": "text",
      "content": "then Non-Target ODT is enabled and the appropriate RTT_NOM_RD or RTT_NOM_WR is enabled for",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 302,
      "source": "text",
      "content": "the non-target rank. This provides additional and potentially different termination options for the other",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 302,
      "source": "text",
      "content": "ranks on the channel.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 303,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 303,
      "source": "text",
      "content": "5.2 ODT Modes, Timing Diagrams and State Table (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 303,
      "source": "text",
      "content": "Table 384 â Termination State Table",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 303,
      "source": "text",
      "content": "Mode Register Configuration Settings Results",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 303,
      "source": "text",
      "content": "RTT_PA RTT_W RTT_NOM_ RTT_NOM_ Target DRAM Term Non-Target DRAM",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 303,
      "source": "text",
      "content": "ANY Disabled HI-Z (ODT OFF) 3",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 303,
      "source": "text",
      "content": "Any Non- Enabled Donât Care RTT_PARK RTT_PARK 4",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 303,
      "source": "text",
      "content": "Disabled HI-Z (ODT OFF) HI-Z (ODT OFF)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 303,
      "source": "text",
      "content": "Disabled Enabled HI-Z (ODT OFF) RTT_NOM_WR",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 303,
      "source": "text",
      "content": "Disabled Enabled Disabled RTT_WR HI-Z (ODT OFF)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 303,
      "source": "text",
      "content": "WR Donât Enabled Donât Care RTT_WR RTT_NOM_WR 2",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 303,
      "source": "text",
      "content": "Enabled Disabled RTT_WR HI-Z (ODT OFF) 2,5",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 303,
      "source": "text",
      "content": "Enabled Dis- Enabled RTT_PARK RTT_NOM_WR",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 303,
      "source": "text",
      "content": "Enabled Disabled RTT_PARK HI-Z (ODT OFF) 5",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 303,
      "source": "text",
      "content": "Enabled Donât Care Disabled HI-Z (ODT OFF) HI-Z (ODT OFF) 1,5",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 303,
      "source": "text",
      "content": "Donât Care Enabled HI-Z (ODT OFF) RTT_NOM_RD 1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 303,
      "source": "text",
      "content": "NOTE 1 When read command is executed, DRAM termination state of target rank will be Hi-Z for defined period independent of MR setting of",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 303,
      "source": "text",
      "content": "RTT_PARK/RTT_NOM_RD/RTT_NOM_WR.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 303,
      "source": "text",
      "content": "NOTE 2 If RTT_WR is enabled, RTT_WR will be activated by Write command for defined period time independent of MR setting of",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 303,
      "source": "text",
      "content": "NOTE 3 If all RTT configs are disabled, ODT receiver power will be turned off to save power.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 303,
      "source": "text",
      "content": "NOTE 4 If RTT_PARK is enabled, DRAM RTT_PARK termination will be enabled while WR/RD/MRR are not being executed.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 303,
      "source": "text",
      "content": "NOTE 5 When a Non-Target ODT command is executed and the RTT_NOM_WR or RTT_NOM_RD is disabled, the DRAM termination state",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 303,
      "source": "text",
      "content": "of the non-target rank will be Hi-Z for a defined period, independent of the MR setting of RTT_PARK.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 303,
      "source": "text",
      "content": "On-Die Termination effective resistance RTT is defined by MR bits.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 303,
      "source": "text",
      "content": "ODT is applied to the DQ, DM, DQS_T/DQS_C and TDQS_T/TDQS_C (x8 devices only) pins.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 303,
      "source": "text",
      "content": "A functional representation of the on-die termination is shown in Figure153.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 303,
      "source": "text",
      "content": "Chip In Termination Mode",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 303,
      "source": "text",
      "content": "Figure 153 â On Die Termination",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 303,
      "source": "text",
      "content": "On die termination effective Rtt values supported are 240,120, 80, 60, 48, 40, 34 ohms.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 304,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 304,
      "source": "text",
      "content": "5.2 ODT Modes, Timing Diagrams and State Table (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 304,
      "source": "text",
      "content": "Table 385 â ODT Electrical Characteristics RZQ=240Î© +/-1% Entire Temperature Operation",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 304,
      "source": "text",
      "content": "Range; after Proper ZQ Calibration",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 304,
      "source": "text",
      "content": "RTT Vout Min Nom Max Unit NOTE",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOLdc= 0.5* VDDQ 0.9 1 1.25 RZQ 1,2,3",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 304,
      "source": "text",
      "content": "240ï VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ 1,2,3",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.8 1 1.1 RZQ 1,2,3",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOLdc= 0.5* VDDQ 0.9 1 1.25 RZQ/2 1,2,3",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 304,
      "source": "text",
      "content": "120ï VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/2 1,2,3",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.8 1 1.1 RZQ/2 1,2,3",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOLdc= 0.5* VDDQ 0.9 1 1.25 RZQ/3 1,2,3",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 304,
      "source": "text",
      "content": "80ï VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/3 1,2,3",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.8 1 1.1 RZQ/3 1,2,3",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOLdc= 0.5* VDDQ 0.9 1 1.25 RZQ/4 1,2,3",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 304,
      "source": "text",
      "content": "60ï VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/4 1,2,3",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.8 1 1.1 RZQ/4 1,2,3",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOLdc= 0.5* VDDQ 0.9 1 1.25 RZQ/5 1,2,3",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 304,
      "source": "text",
      "content": "48ï VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/5 1,2,3",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.8 1 1.1 RZQ/5 1,2,3",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOLdc= 0.5* VDDQ 0.9 1 1.25 RZQ/6 1,2,3",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 304,
      "source": "text",
      "content": "40ï VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/6 1,2,3",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.8 1 1.1 RZQ/6 1,2,3",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOLdc= 0.5* VDDQ 0.9 1 1.25 RZQ/7 1,2,3",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 304,
      "source": "text",
      "content": "34ï VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/7 1,2,3",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 304,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.8 1 1.1 RZQ/7 1,2,3",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 304,
      "source": "text",
      "content": "DQ-DQ Mismatch VOMdc = 0.8* VDDQ 0 - 8 % 1,2,4,5,6",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 304,
      "source": "text",
      "content": "NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 304,
      "source": "text",
      "content": "temperature or voltage changes after calibration, see Chapter6.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 304,
      "source": "text",
      "content": "NOTE 2 Pull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibration schemes may be used to achieve the",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 304,
      "source": "text",
      "content": "linearity spec shown in the table, e.g., calibration at 0.5*VDDQ and 0.95*VDDQ.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 304,
      "source": "text",
      "content": "NOTE 3 The tolerance limits are specified under the condition that VDDQ=VDD and VSSQ=VSS",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 304,
      "source": "text",
      "content": "NOTE 4 DQ to DQ mismatch within byte variation for a given component including DQS_T and DQS_C (characterized)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 304,
      "source": "text",
      "content": "NOTE 5 RTT variance range ratio to RTT Nominal value in a given component, including DQS_t and DQS_c.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 304,
      "source": "text",
      "content": "DQ-DQ Mismatch in a Device = *100",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 304,
      "source": "text",
      "content": "NOTE 6 This parameter of x16 device is specified for Upper byte and Lower byte.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 305,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 305,
      "source": "text",
      "content": "In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 305,
      "source": "text",
      "content": "termination strength of the DDR5 SDRAM can be changed without issuing an MRW command. This",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 305,
      "source": "text",
      "content": "requirement is supported by the âDynamic ODTâ feature as described as follows:",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 305,
      "source": "text",
      "content": "5.3.1 ODT Functional Description",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 305,
      "source": "text",
      "content": "The function is described as follows:",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 305,
      "source": "text",
      "content": "â¢ Five RTT values are available: RTT_NOM_RD, RTT_NOM_WR, RTT_PARK, RTT_WR and",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 305,
      "source": "text",
      "content": "- The value for RTT_NOM_RD is preselected via MR35:OP[5:3]",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 305,
      "source": "text",
      "content": "- The value for RTT_NOM_WR is preselected via MR35:OP[2:0]",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 305,
      "source": "text",
      "content": "- The value for RTT_WR is preselected via MR34:OP[5:3]",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 305,
      "source": "text",
      "content": "- The value for RTT_PARK is preselected via MR34:OP[2:0] - Programmed via MPC command",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 305,
      "source": "text",
      "content": "- The value for DQS_RTT_PARK is preselected via MR33:OP[5:3] - Programmed via MPC command",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 305,
      "source": "text",
      "content": "â¢ During operation without commands, the termination is controlled as follows;",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 305,
      "source": "text",
      "content": "- Nominal termination strength for all types (RTT_NOM_RD, RTT_NOM_WR, RTT_WR, RTT_PARK &",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 305,
      "source": "text",
      "content": "DQS_RTT_PARK) are selected.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 305,
      "source": "text",
      "content": "- RTT_NOM_RD & RTT_NOM_WR on/off timings are controlled via the respective NT Read and Write",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 305,
      "source": "text",
      "content": "command and latencies.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 305,
      "source": "text",
      "content": "- DQS_RTT_PARK is held static and is based on the value programmed in the MR33.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 305,
      "source": "text",
      "content": "â¢ When a write command (WR) is registered, the termination is controlled as follows:",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 305,
      "source": "text",
      "content": "- A latency ODTLon_WR after the write command, termination strength RTT_WR is selected.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 305,
      "source": "text",
      "content": "- A latency ODTLoff_WR after the write command, termination strength RTT_WR is de-selected.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 305,
      "source": "text",
      "content": "â¢ The termination, RTT_NOM_WR, for the non-target Write command is selected and de-selected by latencies",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 305,
      "source": "text",
      "content": "ODTLon_WR_NT and ODTLoff_WR_NT, respectively.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 305,
      "source": "text",
      "content": "â¢ When a Read command (RD) is registered, the termination is controlled as follows:",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 305,
      "source": "text",
      "content": "- A latency ODTLoff_RD after the Read command, data termination is disabled. Then, ODTLon_RD after the",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 305,
      "source": "text",
      "content": "Read command, data termination is enabled.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 305,
      "source": "text",
      "content": "- A latency ODTLoff_RD_DQS after the Read command, strobe termination is disabled. ODTLon_RD_DQS",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 305,
      "source": "text",
      "content": "after the Read command, strobe termination is enabled.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 305,
      "source": "text",
      "content": "â¢ The termination, RTT_NOM_RD, for the non-target Read command is selected and de-selected by latencies",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 305,
      "source": "text",
      "content": "ODTLon_RD_NT and ODTLoff_RD_NT, respectively.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 305,
      "source": "text",
      "content": "The duration of a Write or Read command is a full burst cycle, BL/2. The termination select",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 305,
      "source": "text",
      "content": "(\"ODTLon_...\") and de-select (\"ODTLoff_...\") latency settings shall not result in an ODT pulse width",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 305,
      "source": "text",
      "content": "which violates a burst cycle (BL/2) minimum duration. The equation \"ODTLoff_X - ODTLon_X >= BL/2â",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 305,
      "source": "text",
      "content": "must be met, where X is the termination latency setting associated with a particular command type (WR,",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 305,
      "source": "text",
      "content": "To achieve the minimum write burst duration, ODTLoff_X and ODTLon_X latencies contain independent",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 305,
      "source": "text",
      "content": "programmable mode register offsets:",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 305,
      "source": "text",
      "content": "â¢ The values for the Write command ODT control offsets are preselected via MR37.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 305,
      "source": "text",
      "content": "MR37:OP[2:0] preselects ODTLon_WR_Offset",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 305,
      "source": "text",
      "content": "MR37:OP[5:3] preselects ODTLoff_WR_Offset",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 305,
      "source": "text",
      "content": "â¢ The values for the non-target Write command ODT control offsets are preselected via MR38.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 305,
      "source": "text",
      "content": "MR38:OP[2:0] preselects ODTLon_WR_NT_Offset",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 305,
      "source": "text",
      "content": "MR38:OP[5:3] preselects ODTLoff_WR_NT_Offset",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 305,
      "source": "text",
      "content": "â¢ The values for the non-target Read command ODT control offsets are preselected via MR39.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 305,
      "source": "text",
      "content": "MR39:OP[2:0] preselects ODTLon_RD_NT_Offset",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 305,
      "source": "text",
      "content": "MR39:OP[5:3] preselects ODTLoff_RD_NT_Offset",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 305,
      "source": "text",
      "content": "The combination of allowable ODT offsets are shown in Table:",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 306,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 306,
      "source": "text",
      "content": "5.3.1 ODT Functional Description (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 306,
      "source": "text",
      "content": "Table 386 â Allowable ODTL Offset Combinations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 306,
      "source": "text",
      "content": "ODTLon_WR_Offset, ODTLon_WR_NT_Offset, ODTLon_RD_NT_Offset Setting",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 306,
      "source": "text",
      "content": "4 Valid Valid Valid Valid Valid Valid Valid",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 306,
      "source": "text",
      "content": "3 Valid Valid Valid Valid Valid Valid Valid",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 306,
      "source": "text",
      "content": "2 Valid Valid Valid Valid Valid Valid Valid",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 306,
      "source": "text",
      "content": "ODTLoff_WR_NT_Offset,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 306,
      "source": "text",
      "content": "1 Valid Valid Valid Valid Valid Valid Invalid",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 306,
      "source": "text",
      "content": "ODTLoff_RD_NT_Offset",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 306,
      "source": "text",
      "content": "0 Valid Valid Valid Valid Valid Invalid Invalid",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 306,
      "source": "text",
      "content": "-1 Valid Valid Valid Valid Invalid Invalid Invalid",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 306,
      "source": "text",
      "content": "-2 Valid Valid Valid Invalid Invalid Invalid Invalid",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 306,
      "source": "text",
      "content": "NOTE 1 The offset combinations apply to the ODTLon and ODTLoff independently for each command type",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 306,
      "source": "text",
      "content": "(e.g., ODTLon_WR_Offset and ODTLoff_WR_Offset are subject to these restrictions, but there are no",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 306,
      "source": "text",
      "content": "restrictions on the setting of ODTLon_WR_Offset with respect to ODTLoff_WR_NT_Offset and",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 306,
      "source": "text",
      "content": "ODTLoff_RD_NT_Offset).",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 306,
      "source": "text",
      "content": "NOTE 2 Although shown in the table, not all offset combinations may be valid for ODTL_WR, ODTL_WR_NT",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 306,
      "source": "text",
      "content": "or ODTL_RD_NT. Reference MR37, MR38 or MR39, respectively, for valid offset settings.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 306,
      "source": "text",
      "content": "See Table387 for ODT latency and timing parameter details.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 307,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 307,
      "source": "text",
      "content": "5.3.1 ODT Functional Description (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 307,
      "source": "text",
      "content": "Table 387 â Latencies and Timing Parameters Relevant for Dynamic ODT and CRC Disabled",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 307,
      "source": "text",
      "content": "Name and Defined DDR5 speed bins",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 307,
      "source": "text",
      "content": "Abbr. Define to Unit Note",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 307,
      "source": "text",
      "content": "Description from 3200 to 6400",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 307,
      "source": "text",
      "content": "from WRITE Change RTT strength from Previ- tODTLon_WR =",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 307,
      "source": "text",
      "content": "tODTLon_WR external write nCK 1",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 307,
      "source": "text",
      "content": "command to RTT ous State to RTT_WR WL+ODTLon_WR_offset",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 307,
      "source": "text",
      "content": "from NT WRITE tODT- Registering Change RTT strength from Previ- tODTLon_WR_NT =",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 307,
      "source": "text",
      "content": "command to RTT Lon_WR_NT",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 307,
      "source": "text",
      "content": "ous State to RTT_NOM_WR",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 307,
      "source": "text",
      "content": "WL+ODTLon_WR_NT_off- 1",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 307,
      "source": "text",
      "content": "ODT Latency Off Change RTT strength from",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 307,
      "source": "text",
      "content": "Registering tODTLoff_WR =",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 307,
      "source": "text",
      "content": "from WRITE RTT_WR to RTT_PARK/",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 307,
      "source": "text",
      "content": "tODTLoff_WR external write WL+BL/2+ nCK 1",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 307,
      "source": "text",
      "content": "command to RTT RTT_NOM_RD/RTT_NOM_WR/",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 307,
      "source": "text",
      "content": "command ODTLoff_WR_offset",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 307,
      "source": "text",
      "content": "Registering Change RTT strength from tODTLoff_WR_NT =",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 307,
      "source": "text",
      "content": "from NT WRITE tODTL-",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 307,
      "source": "text",
      "content": "external write RTT_NOM_WR to RTT_PARK/ WL+BL/2+ 1",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 307,
      "source": "text",
      "content": "command to RTT off_WR_NT",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 307,
      "source": "text",
      "content": "command RTT_NOM_RD/RTT_WR/ Hi-Z ODTLoff_WR_NT_offset",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 307,
      "source": "text",
      "content": "Data Termination Disables the termination upon Data Termination",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 307,
      "source": "text",
      "content": "tODTLoff_RD external read 2",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 307,
      "source": "text",
      "content": "Disable driving data Disable = RL-1",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 307,
      "source": "text",
      "content": "Data Termination Re-enables the termination after Data Termination Enable =",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 307,
      "source": "text",
      "content": "tODTLon_RD external read 2",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 307,
      "source": "text",
      "content": "Enable driving data RL+BL/2",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 307,
      "source": "text",
      "content": "Registering Strobe Termination",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 307,
      "source": "text",
      "content": "Strobe tODTLoff Disables the termination upon",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 307,
      "source": "text",
      "content": "Termination Disable _RD_DQS external read driving strobe Disable = RL-1-tRPRE- 2",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 307,
      "source": "text",
      "content": "command ReadDQSOffset",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 307,
      "source": "text",
      "content": "Strobe tODTLon Registering Re-enables the termination after Strobe Termination Enable",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 307,
      "source": "text",
      "content": "external read = RL+BL/2+tRPST-0.5- 2",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 307,
      "source": "text",
      "content": "Termination Enable _RD_DQS command driving strobe ReadDQSOffset",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 307,
      "source": "text",
      "content": "from NT READ tODT- Registering Change RTT strength from Previ- tODTLon_RD_NT =",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 307,
      "source": "text",
      "content": "command to RTT Lon_RD_NT",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 307,
      "source": "text",
      "content": "ous State to RTT_NOM_RD",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 307,
      "source": "text",
      "content": "RL+ODTLon_RD_NT_off- nCK 1",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 307,
      "source": "text",
      "content": "Registering Change RTT strength from tODTLoff_RD_NT =",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 307,
      "source": "text",
      "content": "external read RTT_NOM_RD to RTT_PARK/ RL+BL/2+ 1",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 307,
      "source": "text",
      "content": "command to RTT off_RD_NT",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 307,
      "source": "text",
      "content": "command RTT_NOM_WR/RTT_WR/ HI-Z ODTLoff_RD_NT_offset",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 307,
      "source": "text",
      "content": "RTT change skew tADC State to the RTT valid tCK(avg) 3",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 307,
      "source": "text",
      "content": "NOTE 1 All â_offsetâ parameters refer to the ODT Configuration Mode Registers settings in MR37 to MR39.",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 307,
      "source": "text",
      "content": "NOTE 2 For simplicity, Reads are assigned the same type of timing parameter; however, unlike others, it is a fixed timing and does not have",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 307,
      "source": "text",
      "content": "an offset mode register to control it. To indicate this, it was named Data (or Strobe) Termination Disable and Enable.",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 307,
      "source": "text",
      "content": "NOTE 3 When transitioning from a value of RTT equal to RA, to a value of RTT equal to RB, the RTT termination resistance during the",
      "bbox": null,
      "block_index": 78
    },
    {
      "page": 307,
      "source": "text",
      "content": "transition must be constrained for the minimum of (RA,RB) to the maximum of (RA, RB).",
      "bbox": null,
      "block_index": 79
    },
    {
      "page": 308,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 308,
      "source": "text",
      "content": "5.3.2 ODT tADC Clarifications",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 308,
      "source": "text",
      "content": "tADC is defined as the time it takes for the DRAM to transition from one RTT state to the next RTT state,",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 308,
      "source": "text",
      "content": "in case of the read, itâs the time from the RTT state to the DRAM Drive state. Unless the RTT is",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 308,
      "source": "text",
      "content": "specifically disabled, no High-Z state shall be allowed during tADC. During DRAM Drive state, the",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 308,
      "source": "text",
      "content": "DRAM RON shall keep the DQ signal high prior to the first DQ transition. The DFE should assume that",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 308,
      "source": "text",
      "content": "4UI prior to D0 the signal is HIGH.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 308,
      "source": "text",
      "content": "Figure154 provides examples showing the tADC(min), tADC(avg) and tADC(max) with respect to the",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 308,
      "source": "text",
      "content": "RTT status and effects on the DQ lines prior to the burst.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 308,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 308,
      "source": "text",
      "content": "DQ Diagram shows term or driver impact on signal D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10D11 D12D13 D14D15",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 308,
      "source": "text",
      "content": "tODTLoff_RD = RL-1 tADC.Max tADC.Max",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 308,
      "source": "text",
      "content": "ODT RTT_PARK trans RON from driver will pull high prior to data driven in D0 trans RTT_PARK",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 308,
      "source": "text",
      "content": "tADC(min) RTT_PARK DRAM Drive State RTT_PARK",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 308,
      "source": "text",
      "content": "tADC(avg) RTT_PARK DRAM Drive State RTT_PARK",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 308,
      "source": "text",
      "content": "tADC(max) RTT_PARK DRAM Drive State RTT_PARK",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 308,
      "source": "text",
      "content": "NOTE 1 The diagram shows a transition from RTT_PARK to Read DRAM Drive state. When tADC transitions from RTT to Read Drive state,",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 308,
      "source": "text",
      "content": "the DRAM RON from the driver will keep the DQ signal high prior to the data driven in D0. No High-Z time during tADC is allowed in",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 308,
      "source": "text",
      "content": "NOTE 2 In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 308,
      "source": "text",
      "content": "NOTE 3 The DFE should assume that 4UI prior to D0 the signal is HIGH.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 308,
      "source": "text",
      "content": "Figure 154 â tADC Clarification - Example 1 - DQ RTT Park to Read",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 308,
      "source": "text",
      "content": "Figure155 is an example showing the tADC(min), tADC(avg) and tADC(max) with respect to the RTT",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 308,
      "source": "text",
      "content": "status and effects on the DQS lines prior to the burst.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 308,
      "source": "text",
      "content": "CK_t, t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t a t a+1 t a+2 t a+3 t a+4 t a+5 t a+6 t a+7 t a+8",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 308,
      "source": "text",
      "content": "DQS_t Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 308,
      "source": "text",
      "content": "tODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset tADC.Max tADC.Max",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 308,
      "source": "text",
      "content": "DQS RTT DQS_RTT_PARK trans RON from driver will pull high prior to DQS driven trans DQS_RTT_PARK",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 308,
      "source": "text",
      "content": "tADC(min) DQS_RTT_PARK DRAM Drive State DQS_RTT_PARK",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 308,
      "source": "text",
      "content": "tADC(avg) DQS_RTT_PARK DRAM Drive State DQS_RTT_PARK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 308,
      "source": "text",
      "content": "tADC(max) DQS_RTT_PARK DRAM Drive State DQS_RTT_PARK",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 308,
      "source": "text",
      "content": "tODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 308,
      "source": "text",
      "content": "NOTE 1 The diagram shows a transition from DQS_RTT_PARK to Read DRAM Drive state. When tADC transitions from RTT to Read Drive",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 308,
      "source": "text",
      "content": "state, the DRAM RON from the driver will keep the DQS signal high prior to the DQS driven at t5. No High-Z time during tADC is",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 308,
      "source": "text",
      "content": "allowed in this example.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 308,
      "source": "text",
      "content": "Figure 155 â tADC Clarification - Example 2 - DQS RTT Park to Read",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 309,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 309,
      "source": "text",
      "content": "5.3.3 ODT Timing Diagrams",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 309,
      "source": "text",
      "content": "The following pages provide examples of ODT utilization timing diagrams. Examples of write to write,",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 309,
      "source": "text",
      "content": "read to write and read to read are provided for clarification only. Implementations may vary, including",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 309,
      "source": "text",
      "content": "termination on other DIMMS.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 309,
      "source": "text",
      "content": "It is the controllerâs responsibility to manage command spacing and the programmable aspect of tODLon/",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 309,
      "source": "text",
      "content": "off times to ensure that preambles and postambles are included in the RTT ON time.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 309,
      "source": "text",
      "content": "When there is a 1 tCK ODT control gap for any ODT operation (such as shown in Figure156), the said",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 309,
      "source": "text",
      "content": "gapâs RTT value will be the same or smaller (stronger termination) than RTT_PARK.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 309,
      "source": "text",
      "content": "Note that all timings shown in Figures 156 through 167 are used as reference.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 309,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 tb tb+1 tb+2 tb+3 tc tc+1 tc+2 tc+3 tc+4 tc+5 tc+6 tc+7 tc+8 tc+9 tc+10 td td+1 td+2 td+3",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 309,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 309,
      "source": "text",
      "content": "CMD WRITE-0DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 309,
      "source": "text",
      "content": "D DQ QS S_ _c t Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 309,
      "source": "text",
      "content": "DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 309,
      "source": "text",
      "content": "DQ[15:0] Diagram shows term or driver impact on signal D0 D1D2 D3D4D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 309,
      "source": "text",
      "content": "tODTLon_WR = WL+ODTLon_WR_offset tADC.Max",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 309,
      "source": "text",
      "content": "R0 RTT RTT_PARRTKT_PARK snart RTT_WR snart RTT_PARK",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 309,
      "source": "text",
      "content": "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset tADC.Min",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 309,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 309,
      "source": "text",
      "content": "ODTLon_WL_offset ODTLoff_WL_offset",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 309,
      "source": "text",
      "content": "Mode Register Control Window Mode Register Control Window",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 309,
      "source": "text",
      "content": "(shown with offset -1 used) (shown with offset 0 used)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 309,
      "source": "text",
      "content": "NOTE 1 The entire range of ODTL control is not shown for simplicity.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 309,
      "source": "text",
      "content": "NOTE 2 Example details - 2tCK tWPRE, 1.5tCK tWPST, 0.5UI tRX_DQS2DQ, ODTLon_WL_offset configured for -1, ODTLoff_WL_offset",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 309,
      "source": "text",
      "content": "configured for 0. Example shows how the host may aggressively adjust the offset of the tODTLon_WR timing to give tADC the min",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 309,
      "source": "text",
      "content": "time to settle before data.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 309,
      "source": "text",
      "content": "NOTE 3 System designs & margins may vary requiring larger RTT_WR windows.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 309,
      "source": "text",
      "content": "Figure 156 â Example 1 of Burst Write Operation ODT Latencies and Control Diagrams",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 310,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 310,
      "source": "text",
      "content": "5.3.3 ODT Timing Diagrams (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 310,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 tb tb+1 tb+2 tb+3 tc tc+1 tc+2 tc+3 tc+4 tc+5 tc+6 tc+7 tc+8 tc+9 tc+10 td td+1 td+2 td+3",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 310,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 310,
      "source": "text",
      "content": "CMD WRITE-0DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 310,
      "source": "text",
      "content": "D DQ QS S_ _c t Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 310,
      "source": "text",
      "content": "DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 310,
      "source": "text",
      "content": "DQ[15:0] Diagram shows term or driver impact on signal D0 D1D2 D3D4D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 310,
      "source": "text",
      "content": "tODTLon_WR = WL+ODTLon_WR_offset tADC.Max",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 310,
      "source": "text",
      "content": "R0 RTT RTT_PARRTKT_PARK snart RTT_WR snart RTT_PARK",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 310,
      "source": "text",
      "content": "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset tADC.Min",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 310,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 310,
      "source": "text",
      "content": "ODTLon_WL_offset ODTLoff_WL_offset",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 310,
      "source": "text",
      "content": "Mode Register Control Window Mode Register Control Window",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 310,
      "source": "text",
      "content": "(shown with offset -1 used) (shown with offset +1 used)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 310,
      "source": "text",
      "content": "NOTE 1 The entire range of ODTL control is not shown for simplicity.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 310,
      "source": "text",
      "content": "NOTE 2 Example details - 2tCK tWPRE, 1.5tCK tWPST, 1.5UI tRX_DQS2DQ, ODTLon_WL_offset configured for -1, ODTLoff_WL_offset",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 310,
      "source": "text",
      "content": "configured for +1. Example shows how host may want to add an offset to the tODTLoff_WR time so that RTT_WR stays on for the",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 310,
      "source": "text",
      "content": "NOTE 3 System designs & margins may vary requiring larger RTT_WR windows.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 310,
      "source": "text",
      "content": "Figure 157 â Example 2 of Burst Write Operation ODT Latencies and Control Diagrams",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 310,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 tb tb+1 tb+2 tb+3 tc tc+1 tc+2 tc+3 tc+4 tc+5 tc+6 tc+7 tc+8 tc+9 tc+10 td td+1 td+2 td+3",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 310,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 310,
      "source": "text",
      "content": "CMD WRITE-0DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 310,
      "source": "text",
      "content": "D DQ QS S_ _c t Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 310,
      "source": "text",
      "content": "DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 310,
      "source": "text",
      "content": "DQ[15:0] D0 D1D2 D3D4D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 310,
      "source": "text",
      "content": "tODTLon_WR = WL+ODTLon_WR_offset tADC.Max",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 310,
      "source": "text",
      "content": "R0 RTT RTT_PARRTKT_PARK snart RTT_WR snart RTT_PARK",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 310,
      "source": "text",
      "content": "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset tADC.Min",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 310,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 310,
      "source": "text",
      "content": "ODTLon_WL_offset ODTLoff_WL_offset",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 310,
      "source": "text",
      "content": "Mode Register Control Window Mode Register Control Window",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 310,
      "source": "text",
      "content": "(shown with offset 0 used) (shown with offset +1 used)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 310,
      "source": "text",
      "content": "NOTE 1 The entire range of ODTL control is not shown for simplicity.",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 310,
      "source": "text",
      "content": "NOTE 2 Example details - 2tCK tWPRE, 1.5tCK tWPST, 3UI tRX_DQS2DQ, ODTLon_WL_offset configured for 0, ODTLoff_WL_offset",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 310,
      "source": "text",
      "content": "configured for +1. Example shows how host could leave the RTT_WR on time to default values with no offset and may want to add an",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 310,
      "source": "text",
      "content": "offset to the tODTLoff_WR time so that RTT_WR stays on for the actual burst.",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 310,
      "source": "text",
      "content": "NOTE 3 System designs & margins may vary requiring larger RTT_WR windows.",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 310,
      "source": "text",
      "content": "Figure 158 â Example 3 of Burst Write Operation ODT Latencies and Control Diagrams",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 311,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 311,
      "source": "text",
      "content": "5.3.3 ODT Timing Diagrams (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 311,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 ta+4 ta+5 tb tb+1 tb+2 tb+3 tc tc+1 tc+2 tc+3 tc+4 tc+5 tc+6 tc+7 tc+8 tc+9 tc+10 td td+1 td+2 td+3",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 311,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 311,
      "source": "text",
      "content": "CMD WRITE-0DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 311,
      "source": "text",
      "content": "D DQ QS S_ _c t Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 311,
      "source": "text",
      "content": "DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 311,
      "source": "text",
      "content": "DQ[15:0] Diagram shows term or driver impact on signal D0 D1D2 D3D4D5D6 D7D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 311,
      "source": "text",
      "content": "tODTLon_WR = WL+ODTLon_WR_offset tADC.Max",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 311,
      "source": "text",
      "content": "R0 RTT RTT_PARRTKT_PARK snart RTT_WR snart RTT_PARK",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 311,
      "source": "text",
      "content": "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset tADC.Min",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 311,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 311,
      "source": "text",
      "content": "ODTLon_WL_offset ODTLoff_WL_offset",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 311,
      "source": "text",
      "content": "Mode Register Control Window Mode Register Control Window",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 311,
      "source": "text",
      "content": "(shown with offset +1 used) (shown with offset +2 used)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 311,
      "source": "text",
      "content": "NOTE 1 The entire range of ODTL control is not shown for simplicity.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 311,
      "source": "text",
      "content": "NOTE 2 Example details - 2tCK tWPRE, 1.5tCK tWPST, 5UI tRX_DQS2DQ, ODTLon_WL_offset configured for +1, ODTLoff_WL_offset",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 311,
      "source": "text",
      "content": "configured for +2. Example shows an extreme case where data is significantly delayed from DQS and how the host may want to add an",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 311,
      "source": "text",
      "content": "offset to the tODTLon_WR time so that RTT_WR doesnât turn on too early and how the host may want to delay the tODTLoff_WR time",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 311,
      "source": "text",
      "content": "so that it says on for the burst.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 311,
      "source": "text",
      "content": "NOTE 3 System designs & margins may vary requiring larger RTT_WR windows.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 311,
      "source": "text",
      "content": "Figure 159 â Example 4 of Burst Write Operation ODT Latencies and Control Diagrams",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 311,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tb+3 tc tc+1 tc+2 td td+1 td+2 te tf tf+1 tf+2 tf+3 tg tg+1 tg+2 tg+3 tg+4 tf+5",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 311,
      "source": "text",
      "content": "CA[13:0] BA,BGW CAR ,_ BP L, , BA,BGCW AR ,_ BP L, ,",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 311,
      "source": "text",
      "content": "CMD WRITE-0DESDESDESDESWRITE-1DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 311,
      "source": "text",
      "content": "D DQ QS S_ _c t Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 311,
      "source": "text",
      "content": "tWPRE tWPST tWPRE tWPST",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 311,
      "source": "text",
      "content": "DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 311,
      "source": "text",
      "content": "DQ[15:0] Diagram shows term or driver impact on signal D0 D1D12D13D14D15",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 311,
      "source": "text",
      "content": "tRx_DQS2DQ tRx_DQS2DQ",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 311,
      "source": "text",
      "content": "R1 DQ Diagram shows term or driver impact on signal D0D1D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 311,
      "source": "text",
      "content": "tODTLon_WR = WL+ODTLon_WR_offset tADC.Max tADC.Max",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 311,
      "source": "text",
      "content": "R0 RTT RTT_PARRTKT_PARK snart RTT_WR snart RTT_PARK snart RTT_NOM_WR snart RTT_PARK",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 311,
      "source": "text",
      "content": "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 311,
      "source": "text",
      "content": "R1 RTT RTT_PARRTTK_PARK snart RTT_NOM_WR snart RTT_PARK snart RTT_WR snart RTT_PARK",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 311,
      "source": "text",
      "content": "tODTLoff_WR_NT tADC.Min tADC.Min",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 311,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 311,
      "source": "text",
      "content": "ODTLon_WL_offset ODTLoff_WL_offset",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 311,
      "source": "text",
      "content": "Mode Register Control Window Mode Register Control Window",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 311,
      "source": "text",
      "content": "(shown with offset -1 used) (shown with offset +1 used)",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 311,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 311,
      "source": "text",
      "content": "ODTLon_WL_offset ODTLoff_WL_offset",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 311,
      "source": "text",
      "content": "Mode Register Control Window Mode Register Control Window",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 311,
      "source": "text",
      "content": "(shown with offset -1 used) (shown with offset +1 used)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 311,
      "source": "text",
      "content": "NOTE 1 ODTLon_WR, ODTLon_WR_NT, ODTLoff_WR and ODTLoff_WR_NT are based on Mode Register settings that can push out or",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 311,
      "source": "text",
      "content": "pull in the RTT enable and disable time.",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 311,
      "source": "text",
      "content": "NOTE 2 The entire range of ODTL control is not shown for simplicity.",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 311,
      "source": "text",
      "content": "Figure 160 â Example of Write to Write Turn Around, Different Ranks",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 312,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 312,
      "source": "text",
      "content": "5.3.3 ODT Timing Diagrams (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 312,
      "source": "text",
      "content": "CK_t, t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13ta+14ta+15ta+16ta+17ta+18ta+19ta+20ta+21ta+22ta+23ta+24ta+25",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 312,
      "source": "text",
      "content": "CA[13:0] BA,BGW CA AR , P_ BP L, , BA,BGW CA AR , P_ BP L, ,",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 312,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDESWRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 312,
      "source": "text",
      "content": "D DQ QS S_ _t c Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 312,
      "source": "text",
      "content": "DQ Diagram shows term or driver impact on signal D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15 D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 312,
      "source": "text",
      "content": "tRx_DQS2DQ = 0.75UI tRx_DQS2DQ = 0.75UI",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 312,
      "source": "text",
      "content": "tODTLon_WR = WL+ODTLon_WR_offset tADC.Max WL+BL/2 WL+BL/2",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 312,
      "source": "text",
      "content": "ODT RTT_PARK trans Due to overlapping ODT, RTT_WR Continues trans",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 312,
      "source": "text",
      "content": "trans RTT_WR for Burst 1 trans",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 312,
      "source": "text",
      "content": "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 312,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 312,
      "source": "text",
      "content": "Mo(sdheoO RwDenTg wLiso ittneh_r o WCffosLne_ttor o-ff 1ls We ut s ineddo)w Mo(dsheO o RwDenTg L wiso ittfehf_r oWCfofL sn_ eto tr of 0fls uWe st iendd)ow",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 312,
      "source": "text",
      "content": "trans RTT_WR for Burst 2 trans",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 312,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 312,
      "source": "text",
      "content": "Mo(sdheoO RwDenTg wLiso ittneh_r o WCffosLne_ttor o-ff 1ls We ut s ineddo)w Mo(dsheO o RwDenTg L wiso ittfehf_r oWCfofL sn_ eto tr of 0fls uWe st iendd)ow",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 312,
      "source": "text",
      "content": "NOTE 1 BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 312,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 312,
      "source": "text",
      "content": "NOTE 3 Figure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 312,
      "source": "text",
      "content": "NOTE 4 In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 312,
      "source": "text",
      "content": "NOTE 5 The DFE should assume that 4UI prior to D0 the signal is HIGH.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 312,
      "source": "text",
      "content": "Figure 161 â Write (BL16) to Write (BL16), Different Bank, Seamless Bursts",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 312,
      "source": "text",
      "content": "CK_t, t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13ta+14ta+15ta+16ta+17ta+18ta+19ta+20ta+21ta+22ta+23ta+24ta+25",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 312,
      "source": "text",
      "content": "CA[13:0] BA,BGW CA AR , P_ BP L, , BA,BGW CA AR , P_ BP L, ,",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 312,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDESDESWRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 312,
      "source": "text",
      "content": "Example of DQS for Burst 1",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 312,
      "source": "text",
      "content": "Example of DQS for Burst 2",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 312,
      "source": "text",
      "content": "D DQ QS S_ _t c Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 312,
      "source": "text",
      "content": "DQ Diagram shows term or driver impact on signal D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15 D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 312,
      "source": "text",
      "content": "tRx_DQS2DQ = 0.75UI tRx_DQS2DQ = 0.75UI",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 312,
      "source": "text",
      "content": "tODTLon_WR = WL+ODTLon_WR_offset tADC.Max WL+BL/2 WL+BL/2",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 312,
      "source": "text",
      "content": "ODT RTT_PARK trans Due to overlapping tADC which doesnât change, RTT_WR Continues trans",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 312,
      "source": "text",
      "content": "trans RTT_WR for Burst 1 trans",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 312,
      "source": "text",
      "content": "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 312,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 312,
      "source": "text",
      "content": "Mo(sdheoO RwDenTg wLiso ittneh_r o WCffosLne_ttor o-ff 1ls We ut s ineddo)w Mo(dsheO o RwDenTg L wiso ittfehf_r oWCfofL sn_ eto tr of 0fls uWe st iendd)ow",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 312,
      "source": "text",
      "content": "trans RTT_WR for Burst 2 trans",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 312,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 312,
      "source": "text",
      "content": "Mo(sdheoO RwDenTg wLiso ittneh_r o WCffosLne_ttor o-ff 1ls We ut s ineddo)w Mo(dsheO o RwDenTg L wiso ittfehf_r oWCfofL sn_ eto tr of 0fls uWe st iendd)ow",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 312,
      "source": "text",
      "content": "NOTE 1 BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 312,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 312,
      "source": "text",
      "content": "NOTE 3 Figure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 312,
      "source": "text",
      "content": "NOTE 4 Read and Green DQS bursts are shown just for clarification purposes and are not part of an actual signal.",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 312,
      "source": "text",
      "content": "NOTE 5 In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 312,
      "source": "text",
      "content": "NOTE 6 The DFE should assume that 4UI prior to D0 the signal is HIGH.",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 312,
      "source": "text",
      "content": "Figure 162 â Write (BL16) to Write (BL16), Different Bank, 1 tCK Gap",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 313,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 313,
      "source": "text",
      "content": "5.3.3 ODT Timing Diagrams (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 313,
      "source": "text",
      "content": "CK_t, t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13ta+14ta+15ta+16ta+17ta+18ta+19ta+20ta+21ta+22ta+23ta+24ta+25",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 313,
      "source": "text",
      "content": "CA[13:0] BA,BGW CA AR , P_ BP L, , BA,BGW CA AR , P_ BP L, ,",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 313,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDESDESDES WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 313,
      "source": "text",
      "content": "Example of DQS for Burst 1",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 313,
      "source": "text",
      "content": "Example of DQS for Burst 2",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 313,
      "source": "text",
      "content": "D DQ QS S_ _t c Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 313,
      "source": "text",
      "content": "DQ Diagram shows term or driver impact on signal D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15 D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 313,
      "source": "text",
      "content": "tRx_DQS2DQ = 0.75UI tRx_DQS2DQ = 0.75UI",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 313,
      "source": "text",
      "content": "tODTLon_WR = WL+ODTLon_WR_offset tADC.Max WL+BL/2 WL+BL/2",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 313,
      "source": "text",
      "content": "ODT RTT_PARK trans RTT_WR for Burst 1 transPARKtrans RTT_WR for Burst 2 trans RTT_PARK",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 313,
      "source": "text",
      "content": "trans RTT_WR for Burst 1 trans",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 313,
      "source": "text",
      "content": "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 313,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 313,
      "source": "text",
      "content": "Mo(sdheoO RwDenTg wLiso ittneh_r o WCffosLne_ttor o-ff 1ls We ut s ineddo)w Mo(dsheO o RwDenTg L wiso ittfehf_r oWCfofL sn_ eto tr of 0fls uWe st iendd)ow",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 313,
      "source": "text",
      "content": "trans RTT_WR for Burst 2 trans",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 313,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 313,
      "source": "text",
      "content": "Mo(sdheoO RwDenTg wLiso ittneh_r o WCffosLne_ttor o-ff 1ls We ut s ineddo)w Mo(dsheO o RwDenTg L wiso ittfehf_r oWCfofL sn_ eto tr of 0fls uWe st iendd)ow",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 1 BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 3 Figure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 4 Read and Green DQS bursts are shown just for clarification purposes and are not part of an actual signal.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 5 In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 6 The DFE should assume that 4UI prior to D0 the signal is HIGH.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 7 When there is a 1 tCK ODT control gap for any ODT operation (such as shown in Figure156), the said gapâs RTT value will be the",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 313,
      "source": "text",
      "content": "same or smaller (stronger termination) than RTT_PARK.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 313,
      "source": "text",
      "content": "Figure 163 â Write (BL16) to Write (BL16), Different Bank, 2 tCK Gap",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 313,
      "source": "text",
      "content": "CK_t, t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 ta ta+1 ta+2 ta+3 ta+4 ta+5 ta+6 ta+7 ta+8 ta+9 ta+10ta+11ta+12ta+13ta+14ta+15ta+16ta+17ta+18ta+19ta+20ta+21ta+22ta+23ta+24ta+25",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 313,
      "source": "text",
      "content": "CA[13:0] BA,BGW CA AR , P_ BP L, , BA,BGW CA AR , P_ BP L, ,",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 313,
      "source": "text",
      "content": "CMD WRITE DESDESDESDESDESDESDESDESDES WRITE DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 313,
      "source": "text",
      "content": "Example of DQS for Burst 1",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 313,
      "source": "text",
      "content": "Example of DQS for Burst 2",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 313,
      "source": "text",
      "content": "D DQ QS S_ _t c Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 313,
      "source": "text",
      "content": "DQ Diagram shows term or driver impact on signal D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15 D0D1 D2D3 D4D5 D6D7 D8D9 D10D11 D12D13 D14D15",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 313,
      "source": "text",
      "content": "tRx_DQS2DQ = 0.75UI tRx_DQS2DQ = 0.75UI",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 313,
      "source": "text",
      "content": "tODTLon_WR = WL+ODTLon_WR_offset tADC.Max WL+BL/2 WL+BL/2",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 313,
      "source": "text",
      "content": "ODT RTT_PARK trans RTT_WR for Burst 1 trans PARK trans RRTTTT__WWRR f ofor rB Buursrst t2 1 trans RTT_PARK",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 313,
      "source": "text",
      "content": "trans RTT_WR for Burst 1 trans",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 313,
      "source": "text",
      "content": "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 313,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 313,
      "source": "text",
      "content": "Mo(sdheoO RwDenTg wLiso ittneh_r o WCffosLne_ttor o-ff 1ls We ut s ineddo)w Mo(dsheO o RwDenTg L wiso ittfehf_r oWCfofL sn_ eto tr of 0fls uWe st iendd)ow",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 313,
      "source": "text",
      "content": "trans RTT_WR for Burst 2 trans",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 313,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 313,
      "source": "text",
      "content": "Mo(sdheoO RwDenTg wLiso ittneh_r o WCffosLne_ttor o-ff 1ls We ut s ineddo)w Mo(dsheO o RwDenTg L wiso ittfehf_r oWCfofL sn_ eto tr of 0fls uWe st iendd)ow",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 1 BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 3 Figure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 4 Read and Green DQS bursts are shown just for clarification purposes and are not part of an actual signal.",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 5 In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 313,
      "source": "text",
      "content": "NOTE 6 The DFE should assume that 4UI prior to D0 the signal is HIGH.",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 313,
      "source": "text",
      "content": "Figure 164 â Write (BL16) to Write (BL16), Different Bank, 3 tCK Gap",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 314,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 314,
      "source": "text",
      "content": "5.3.3 ODT Timing Diagrams (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 314,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tc tc+1 tc+2 tc+3 td td+1 td+2 td+3 te te+1 te+2 te+3 tf tf+1 tf+2 tf+3 tf+4 tf+5",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 314,
      "source": "text",
      "content": "CA[13:0] BA,BGBC L,A A, P BA,BGW CAR ,_ BP L, ,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 314,
      "source": "text",
      "content": "CMD READ-0 DESDESDESDESWRITE-1DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 314,
      "source": "text",
      "content": "tRPRE tRPST tWPRE tWPST",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 314,
      "source": "text",
      "content": "DQS_t Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset tADC.Max",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 314,
      "source": "text",
      "content": "R0 DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 314,
      "source": "text",
      "content": "D DQQ SS of_ fsR etTT_OFF snarttAD",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 314,
      "source": "text",
      "content": "R1 DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 314,
      "source": "text",
      "content": "DQ[15:0] Diagram shows term or driver impact on signal D0 D1 D2D13D14D15",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 314,
      "source": "text",
      "content": "R1 DQ D0D1 D2D11D12D13D14D15",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLon_WR = WL+ODTLon_WR_NT_offset",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLoff_RD = RL-1 tADC.Max tADC.Max",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 314,
      "source": "text",
      "content": "R0 RTT RTT_RPTATR_KPARK snart RTT_OFF snart RTT_PARK snart RTT_NOM_WR snart RTT_PARK",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_NT_offset",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLon_RD = RL+BL/2",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 314,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 314,
      "source": "text",
      "content": "ODTLon_WL_NT_offset ODTLoff_WL_NT_offset",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 314,
      "source": "text",
      "content": "Mode Register Control Window Mode Register Control Window",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 314,
      "source": "text",
      "content": "(shown with offset 0 used) (shown with offset 0 used)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLon_RD_NT = RL+ODTLon_RD_NT_offset",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 314,
      "source": "text",
      "content": "R1 RTT RTT_RPTATR_KPARK snart RTT_NOM_RD snart RTT_PARK snart RTT_WR snart RTT_PARK",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset tADC.Min tADC.Min",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 314,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 314,
      "source": "text",
      "content": "ODTLon_RD_NT_offset ODTLoff_RD_NT_offset",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 314,
      "source": "text",
      "content": "Mode Register Control Window Mode Register Control Window",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 314,
      "source": "text",
      "content": "(shown with offset -1 used) (shown with offset 0 used)",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 314,
      "source": "text",
      "content": "NOTE 1 ODTLon_WR, ODTLon_WR_NT, ODTLoff_WR and ODTLoff_WR_NT are based on Mode Register settings that can push out or",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 314,
      "source": "text",
      "content": "pull in the RTT enable and disable time.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 314,
      "source": "text",
      "content": "NOTE 2 ODTLon_RD_NT and ODTLoff_RD_NT are based on Mode Register settings that can push out or pull in the RTT enable and disable",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 314,
      "source": "text",
      "content": "NOTE 3 ODTLon_WR_offset and ODTLoff_WR_offset not shown for simplicity.",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 314,
      "source": "text",
      "content": "NOTE 4 Example shown with near ideal timings for termination settings, exact offset configurations will vary based on system designs.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 314,
      "source": "text",
      "content": "Figure 165 â Example of Read to Write Turn Around, Different Ranks",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 314,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tb+3 tc tc+1 tc+2 td td+1 td+2 td+3 te te+1 te+2 te+3 tf tf+1 tf+2 tf+3 tf+4 tf+5",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 314,
      "source": "text",
      "content": "CA[13:0] BA,BGBC L,A A,",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 314,
      "source": "text",
      "content": "CMD READ-0 DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 314,
      "source": "text",
      "content": "D DQ QS S_ _c t Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset tADt CA .D MC in.Max",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 314,
      "source": "text",
      "content": "R0 DQS RTT snart snart",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset tADtACD.MCi.nMax",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 314,
      "source": "text",
      "content": "R1 DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 314,
      "source": "text",
      "content": "DQ[15:0] Diagram shows term or driver impact on signal D0 D1 D2D13D14D15",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLoff_RD = RL-1 tADC.Max",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 314,
      "source": "text",
      "content": "RL+BL/2snart RTT_OFF snarttADC.Min RTT_PARK",
      "bbox": null,
      "block_index": 80
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLon_RD_NT = RL+ODTLon_RD_NT_offset tADC.Max tADC.Max",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 314,
      "source": "text",
      "content": "R1 RTT RTT_PARK snart RTT_NOM_RD snart RTT_PARK",
      "bbox": null,
      "block_index": 83
    },
    {
      "page": 314,
      "source": "text",
      "content": "tODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset tADC.Min",
      "bbox": null,
      "block_index": 84
    },
    {
      "page": 314,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 86
    },
    {
      "page": 314,
      "source": "text",
      "content": "ODTLon_RD_NT_offset ODTLoff_RD_NT_offset",
      "bbox": null,
      "block_index": 87
    },
    {
      "page": 314,
      "source": "text",
      "content": "Mode Register Control Window Mode Register Control Window",
      "bbox": null,
      "block_index": 88
    },
    {
      "page": 314,
      "source": "text",
      "content": "(shown with offset -2 used) (shown with offset +1 used)",
      "bbox": null,
      "block_index": 89
    },
    {
      "page": 314,
      "source": "text",
      "content": "NOTE 1 The entire range of ODTL control is not shown for simplicity.",
      "bbox": null,
      "block_index": 90
    },
    {
      "page": 314,
      "source": "text",
      "content": "NOTE 2 Example shown with NT_ODT overlapping normal read disable by 1tCK on both sides (ODTLon_RD_NT_offset = -2 &",
      "bbox": null,
      "block_index": 91
    },
    {
      "page": 314,
      "source": "text",
      "content": "ODTLoff_RD_NT_offset = +1)",
      "bbox": null,
      "block_index": 92
    },
    {
      "page": 314,
      "source": "text",
      "content": "Figure 166 â Example of Burst Read Operation ODT Latencies and Control Diagrams",
      "bbox": null,
      "block_index": 93
    },
    {
      "page": 315,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 315,
      "source": "text",
      "content": "5.3.3 ODT Timing Diagrams (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 315,
      "source": "text",
      "content": "t0 t1 t2 t3 t4 ta ta+1 ta+2 ta+3 tb tb+1 tb+2 tb+3 tc tc+1 tc+2 td td+1 td+2 td+3 te te+1 te+2 te+3 tf tf+1 tf+2 tf+3 tf+4 tf+5",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 315,
      "source": "text",
      "content": "CA[13:0] BA,BGBC L,A A,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 315,
      "source": "text",
      "content": "CMD READ-0 DESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDESDES",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 315,
      "source": "text",
      "content": "D DQ QS S_ _c t Diagram shows term or driver impact on signal",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 315,
      "source": "text",
      "content": "tODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset tADt CA .D MC in.Max",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 315,
      "source": "text",
      "content": "R0 DQS RTT tODTLon_snartRD_DQS",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 315,
      "source": "text",
      "content": "= RL+BL/2-tRPST-Read DQS offset",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 315,
      "source": "text",
      "content": "R1 DQS RTT DQS_RTT_PARK",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 315,
      "source": "text",
      "content": "DQ[15:0] Diagram shows term or driver impact on signal D0 D1 D2D13D14D15",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 315,
      "source": "text",
      "content": "tODTLoff_RD = RL-1 tADC.Max",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 315,
      "source": "text",
      "content": "RTT_OFF snarttADC.Min RTT_PARK",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 315,
      "source": "text",
      "content": "tODTLon_RD_NT = RL+ODTLon_RD_NT_offset tADC.Max tADC.Max",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 315,
      "source": "text",
      "content": "R1 RTT RTT_PARK snart RTT_NOM_RD snart RTT_PARK",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 315,
      "source": "text",
      "content": "tODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset tADC.Min",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 315,
      "source": "text",
      "content": "-3 -2 -1 0 +1 -1 0 +1 +2 +3",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 315,
      "source": "text",
      "content": "ODTLon_RD_NT_offset ODTLoff_RD_NT_offset",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 315,
      "source": "text",
      "content": "Mode Register Control Window Mode Register Control Window",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 315,
      "source": "text",
      "content": "(shown with offset 0 used) (shown with offset 0 used)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 315,
      "source": "text",
      "content": "NOTE 1 The entire range of ODTL control is not shown for simplicity.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 315,
      "source": "text",
      "content": "NOTE 2 Since the ODTLon_RD_NT_Offset was left at zero offset and tADC still had to be considered, the NT RTT turned on too late for the",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 315,
      "source": "text",
      "content": "non-target device. tADC is not instantaneous.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 315,
      "source": "text",
      "content": "NOTE 3 Since the tODTLoff_RD_NT is referenced from the RL, it is not affected by the offset used for the âonâ time and would turn off 1 clock",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 315,
      "source": "text",
      "content": "earlier than the read disable RTT if programed to zero offset. tODTLon_RD_NT and tODTLoff_RD_NT are independently set and",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 315,
      "source": "text",
      "content": "Figure 167 â Example of Burst Read Operation with ODTLon_RD_NT_offset Set Incorrectly",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 316,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 316,
      "source": "text",
      "content": "5.4 On-Die Termination for CA, CS, CK_t, CK_c",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 316,
      "source": "text",
      "content": "The DDR5 DRAM includes ODT (On-Die Termination) termination resistance for CK_t, CK_c, CS and",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 316,
      "source": "text",
      "content": "The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 316,
      "source": "text",
      "content": "controller to turn on and off termination resistance for any target DRAM devices via MR setting.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 316,
      "source": "text",
      "content": "Figure 168 â A Simple Functional Representation of the DRAM CA ODT Feature",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 316,
      "source": "text",
      "content": "The ODT termination resistance during power up will be set to the default values based on MR32 and",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 316,
      "source": "text",
      "content": "MR33. The ODT resistance values can be configured by those same registers.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 316,
      "source": "text",
      "content": "On-Die Termination effective resistance RTT is define by MRS bits.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 316,
      "source": "text",
      "content": "ODT is applied to CK_t, CK_c, CS and CA pins",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 316,
      "source": "text",
      "content": "Chip in termination mode",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 316,
      "source": "text",
      "content": "Figure 169 â A Functional Representation of the On-Die Termination",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 317,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 317,
      "source": "text",
      "content": "5.4.1 Supported On-Die Termination Values",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 317,
      "source": "text",
      "content": "On-die termination effective Rtt values supported are 480, 240,120, 80, 60, 40 ohms",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 317,
      "source": "text",
      "content": "Table 388 â ODT Electrical Characteristics RZQ=240Î© +/-1% Entire Temperature Operation",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 317,
      "source": "text",
      "content": "Range; after Proper ZQ Calibration; VDD=VDDQ",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 317,
      "source": "text",
      "content": "MR RTT Vout Min Nom Max Unit Note",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.5* VDDQ 0.7 1 1.4 R *2 1,2,3,5",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 317,
      "source": "text",
      "content": "CS 480ï V = 0.8* VDDQ 0.7 1 1.3 R *2 1,2,3,5",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.95* VDDQ 0.6 1 1.3 R *2 1,2,3,5",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.5* VDDQ 0.9 1 1.25 R 1,2,3,5",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 317,
      "source": "text",
      "content": "CS 240ï V = 0.8* VDDQ 0.9 1 1.1 R 1,2,3,5",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.95* VDDQ 0.8 1 1.1 R 1,2,3,5",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.5* VDD 0.9 1 1.25 R /2 1,2,3,5",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 317,
      "source": "text",
      "content": "CS 120ï V = 0.8* VDD 0.9 1 1.1 R /2 1,2,3,5",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.95* VDD 0.8 1 1.1 R /2 1,2,3,5",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.5* VDDQ 0.9 1 1.25 R /3 1,2,3,5",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 317,
      "source": "text",
      "content": "CS 80ï V = 0.8* VDDQ 0.9 1 1.1 R /3 1,2,3,5",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.95* VDDQ 0.8 1 1.1 R /3 1,2,3,5",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.5* VDDQ 0.9 1 1.25 R /4 1,2,3,5",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 317,
      "source": "text",
      "content": "CS 60ï V = 0.8* VDDQ 0.9 1 1.1 R /4 1,2,3,5",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.95* VDDQ 0.8 1 1.1 R /4 1,2,3,5",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.5* VDDQ 0.9 1 1.25 R /6 1,2,3,5",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 317,
      "source": "text",
      "content": "CS 40ï V = 0.8* VDDQ 0.9 1 1.1 R /6 1,2,3,5",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 317,
      "source": "text",
      "content": "V = 0.95* VDDQ 0.8 1 1.1 R /6 1,2,3,5",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 317,
      "source": "text",
      "content": "Mismatch CA-CA within",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 317,
      "source": "text",
      "content": "0.8* VDDQ 0 10 % 1,2,4,5",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 317,
      "source": "text",
      "content": "NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 317,
      "source": "text",
      "content": "limits if temperature or voltage changes after calibration, see Chapter6.",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 317,
      "source": "text",
      "content": "NOTE 2 Pull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibration schemes may be used to achieve",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 317,
      "source": "text",
      "content": "the linearity spec shown in the table, e.g., calibration at 0.5*VDDQ and 0.95*VDDQ.",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 317,
      "source": "text",
      "content": "NOTE 3 Measurement definition for RTT:tbd",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 317,
      "source": "text",
      "content": "NOTE 4 CA to CA mismatch within device variation for a given component including CS, CK_t and CK_c (characterized)",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 317,
      "source": "text",
      "content": "CA-CA Mismatch in a Device = x 100",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 317,
      "source": "text",
      "content": "NOTE 5 Without ZQ calibration ODT effective RTT values have an increased tolerance of +/- 30%",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 317,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 317,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 318,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 318,
      "source": "text",
      "content": "5.5 On-Die Termination for Loopback Signals",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 318,
      "source": "text",
      "content": "The DDR5 DRAM includes ODT (On-Die Termination) termination resistance for the Loopback signals",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 318,
      "source": "text",
      "content": "The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 318,
      "source": "text",
      "content": "controller to turn on and off termination resistance for any target DRAM devices via MR setting.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 318,
      "source": "text",
      "content": "Figure 170 â Functional Representation of Loopback ODT",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 318,
      "source": "text",
      "content": "The ODT termination resistance during power up will be set to the default values based on TBD. The ODT",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 318,
      "source": "text",
      "content": "resistance values can be configured by MR TBD.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 318,
      "source": "text",
      "content": "On-Die Termination effective resistance RTT is defined by MR bits TBD.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 318,
      "source": "text",
      "content": "ODT is applied to Loopback signals LBDQS and LBDQ. On die termination effective Rtt values supported",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 318,
      "source": "text",
      "content": "for the Loopback pins is 48 ohms.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 318,
      "source": "text",
      "content": "Table 389 â ODT Electrical Characteristics RZQ=240Î© +/-1% Entire Temperature Operation",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 318,
      "source": "text",
      "content": "Range; after Proper ZQ Calibration; VDD=VDDQâ",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 318,
      "source": "text",
      "content": "RTT Vout Min Nom Max Unit NOTE",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 318,
      "source": "text",
      "content": "VOLdc= 0.5* VDDQ 0.9 1 1.25 RZQ/5 1,2,3",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 318,
      "source": "text",
      "content": "48 ohms VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/5 1,2,3",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 318,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.8 1 1.1 RZQ/5 1,2,3",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 318,
      "source": "text",
      "content": "Mismatch LBDQS - LBDQ",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 318,
      "source": "text",
      "content": "VOMdc = 0.8* VDDQ 0 8 % 1,2,3,4",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 318,
      "source": "text",
      "content": "NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 318,
      "source": "text",
      "content": "temperature or voltage changes after calibration, see Chapter6.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 318,
      "source": "text",
      "content": "NOTE 2 Pull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibration schemes may be used to achieve the",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 318,
      "source": "text",
      "content": "linearity spec shown in the table, e.g., calibration at 0.5*VDDQ and 0.95*VDDQ.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 318,
      "source": "text",
      "content": "NOTE 3 Measurement definition for RTT:tbd",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 318,
      "source": "text",
      "content": "NOTE 4 Loopback ODT mismatch within device variation for a given component including LBDQS and LBDQ",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 318,
      "source": "text",
      "content": "LBDQS-LBDQ Mismatch in a Device = x 100",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 319,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 319,
      "source": "text",
      "content": "6 AC & DC Operating Conditions",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 319,
      "source": "text",
      "content": "6.1 Absolute Maximum Ratings",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 319,
      "source": "text",
      "content": "Table 390 â Absolute Maximum DC Ratings",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 319,
      "source": "text",
      "content": "Symbol Parameter Rating Units NOTE",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 319,
      "source": "text",
      "content": "VDD Voltage on VDD pin relative to Vss -0.3 ~ 1.4 V 1,3",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 319,
      "source": "text",
      "content": "VDDQ Voltage on VDDQ pin relative to Vss -0.3 ~ 1.4 V 1,3",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 319,
      "source": "text",
      "content": "VPP Voltage on VPP pin relative to Vss -0.3 ~ 2.1 V 4",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 319,
      "source": "text",
      "content": "V IN, V OUT Voltage on any pin relative to Vss -0.3 ~ 1.4 V 1,3,5",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 319,
      "source": "text",
      "content": "T STG Storage Temperature -55 to +100 Â°C 1,2",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 319,
      "source": "text",
      "content": "NOTE 1 Stresses greater than those listed under âAbsolute Maximum Ratingsâ may cause permanent damage to the device. This is a stress",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 319,
      "source": "text",
      "content": "rating only and functional operation of the device at these or any other conditions exceeding those indicated in the operational sections",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 319,
      "source": "text",
      "content": "of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 319,
      "source": "text",
      "content": "NOTE 2 Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 319,
      "source": "text",
      "content": "refer to JESD51-2 standard.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 319,
      "source": "text",
      "content": "NOTE 3 VDD and VDDQ must be within 300 mV of each other at all times. When VDD and VDDQ are less than 500 mV",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 319,
      "source": "text",
      "content": "NOTE 4 VPP must be equal or greater than VDD/VDDQ at all times.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 319,
      "source": "text",
      "content": "NOTE 5 Overshoot area above 1.5 V is specified in Section8.3.4, Section8.3.5, and Section8.3.6.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 319,
      "source": "text",
      "content": "6.2 Recommended DC Operating Conditions",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 319,
      "source": "text",
      "content": "Table 391 â Recommended DC Operating Conditions",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 319,
      "source": "text",
      "content": "Low Freq Voltage Spec Z(f) Spec",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 319,
      "source": "text",
      "content": "Freq: DC to 2MHz Freq: 20Mhz",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 319,
      "source": "text",
      "content": "Symbol Parameter 10Mhz Notes",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 319,
      "source": "text",
      "content": "Min. Typ. Max. Unit Zmax Unit Zmax Unit",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 319,
      "source": "text",
      "content": "VDD Device Supply Voltage 1.1 V 10 mOhm 20 mOhm 1,2,3",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 319,
      "source": "text",
      "content": "VDDQ Supply Voltage for I/O 1.1 V 10 mOhm 20 mOhm 1,2,3",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 319,
      "source": "text",
      "content": "VPP Core Power Voltage 1.8 V 10 mOhm 20 mOhm 3",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 319,
      "source": "text",
      "content": "NOTE 1 VDD must be within 66mv of VDDQ",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 319,
      "source": "text",
      "content": "NOTE 2 AC parameters are measured with VDD and VDDQ tied together.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 319,
      "source": "text",
      "content": "NOTE 3 This includes all voltage noise from DC to 2 MHz at the DRAM package ball.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 319,
      "source": "text",
      "content": "NOTE 4 Z(f) is defined for all pins per voltage domain.Z(f) does not include the DRAM package and silicon die.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 319,
      "source": "text",
      "content": "Figure 171 â Zprofile/Z(f) of the System at the DRAM Package Solder Ball (without DRAM",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 319,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 319,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 320,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 320,
      "source": "text",
      "content": "6.2 Recommended DC Operating Conditions (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 320,
      "source": "text",
      "content": "A simplified electrical system load model for Z(F) with the general frequency response is shown in",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 320,
      "source": "text",
      "content": "Figure172. The resistance and inductance can be scaled to generalize the spec response to the DRAM pin.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 320,
      "source": "text",
      "content": "Figure 172 â Simplified Z(f) Electrical Model And Frequency Response of PDN at the DRAM Pin",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 320,
      "source": "text",
      "content": "without the DRAM Component",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 320,
      "source": "text",
      "content": "6.3 DRAM Component Operating Temperature Range",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 320,
      "source": "text",
      "content": "Table 392 â Recommended DC Operating Temperature Range",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 320,
      "source": "text",
      "content": "Symbol Parameter Ratings Units Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 320,
      "source": "text",
      "content": "Normal Operating Temperature Range 0 to 85 Â°C 1,2,3",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 320,
      "source": "text",
      "content": "Extended Operating Temperature Range 85 to 95 Â°C 1,2,3,4",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 320,
      "source": "text",
      "content": "NOTE 1 Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement condi-",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 320,
      "source": "text",
      "content": "tions, please refer to JESD51-2 standard.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 320,
      "source": "text",
      "content": "NOTE 2 The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 320,
      "source": "text",
      "content": "operation, the DRAM case temperature must be maintained between 0 to 85Â°C under all operating conditions.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 320,
      "source": "text",
      "content": "NOTE 3 Operating Temperature for 3DS needs to be derated by the number of DRAM dies as: [T â (2.5Â°C Ã log N)], where",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 320,
      "source": "text",
      "content": "N is the number of the stacked dies.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 320,
      "source": "text",
      "content": "NOTE 4 Some applications require operation of the DRAM in the Extended Temperature Range between 85Â°C and 95Â°C case",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 320,
      "source": "text",
      "content": "temperature. Full specifications are supported in this range, but the following additional conditions apply:",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 320,
      "source": "text",
      "content": "a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9us. It is also",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 320,
      "source": "text",
      "content": "possible to specify a component with 1X refresh (tREFI to 7.8us) in the Extended Temperature Range. Please refer to",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 320,
      "source": "text",
      "content": "supplierâs datasheet and/or the DIMM SPD for option availability.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 320,
      "source": "text",
      "content": "b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 320,
      "source": "text",
      "content": "Self-Refresh mode with Extended Temperature Range capability (MR2 A6=0b and MR2 A7=1b) or enable the",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 320,
      "source": "text",
      "content": "optional Auto Self-Refresh mode (MR2 A6=1b and MR2 A7=0b). Please refer to the supplierâs datasheet and/or the",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 320,
      "source": "text",
      "content": "DIMM SPD for Auto Self-Refresh option availability. Extended Temperature Range support and tREFI requirements",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 320,
      "source": "text",
      "content": "in the Extended Temperature Range.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 320,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 320,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 321,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 321,
      "source": "text",
      "content": "7 AC & DC Global Definitions",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 321,
      "source": "text",
      "content": "7.1 Transmitter (Tx), Receiver (Rx) and Channel Definitions",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 321,
      "source": "text",
      "content": "This section provides an overview of the Bit Error Rate (BER) and the desired Statistical Level of",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 321,
      "source": "text",
      "content": "7.2.2 General Equation",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 321,
      "source": "text",
      "content": "n = ----------- âlnï¨1 â SLCï© + ln ï¥ ------------------------",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 321,
      "source": "text",
      "content": "n = number of bits in a trial",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 321,
      "source": "text",
      "content": "SLC = statistical level of confidence",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 321,
      "source": "text",
      "content": "BER = Bit Error Rate",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 321,
      "source": "text",
      "content": "k = intermediate number of specific errors found in trial",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 321,
      "source": "text",
      "content": "N = number of errors recorded during trial",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 321,
      "source": "text",
      "content": "If no, errors are assumed in a given test period, the second term drops out and the equation becomes:",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 321,
      "source": "text",
      "content": "n = ----------- ïâlnï¨1 â SLCï©ï",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 321,
      "source": "text",
      "content": "JEDEC recommends testing to 99.5% confidence levels; however, one may choose a number that is viable",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 321,
      "source": "text",
      "content": "for their own manufacturing levels. To determine how many bits of data should be sent (again, assuming",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 321,
      "source": "text",
      "content": "zero errors, or N=0), using BER=E-9 and confidence level SLC=99.5%, the result is n=(1/BER)(-ln(1-",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 321,
      "source": "text",
      "content": "Results for commonly used confidence levels of 99.5% down to 70% are shown in Table393.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 322,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 322,
      "source": "text",
      "content": "7.2.2 General Equation (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 322,
      "source": "text",
      "content": "Table 393 â Estimated Number of Transmitted Bits (n) for the Confidence Level of 70% to 99.5%",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 322,
      "source": "text",
      "content": "99.5% 99% 95% 90% 85% 80% 75% 70%",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 322,
      "source": "text",
      "content": "0 5.298/BER 4.61/BER 2.99/BER 2.3/BER 1.90/BER 1.61/BER 1.39/BER 1.20/BER",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 322,
      "source": "text",
      "content": "7.2.3 Minimum Bit Error Rate (BER) Requirements",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 322,
      "source": "text",
      "content": "Table394 specifies the UIavg and Bit Error Rate requirements over which certain receiver and transmitter",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 322,
      "source": "text",
      "content": "timing and voltage specifications need to be validated assuming a 99.5% confidence level at BER=E-9.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 322,
      "source": "text",
      "content": "Table 394 â Minimum BER Requirements for Rx/Tx Timing and Voltage Tests for",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 322,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 322,
      "source": "text",
      "content": "Min Nom Max Min Nom Max",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 322,
      "source": "text",
      "content": "Average UI UI AVG 0 n. o9 m99 in* a l 1000/f 1 n. o0 m01 in* a l 0 n. o9 m99 in* a l 1000/f 1 n. o0 m01 in* a l ps 1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 322,
      "source": "text",
      "content": "Number of UI (min) N Min_UI_Validation 5.3x109 - - 5.3x109 - - UI 2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 322,
      "source": "text",
      "content": "Bit Error Rate BER Lane - - E-16 - - E-16 Events 3,4,5",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 322,
      "source": "text",
      "content": "NOTE 1 Average UI size, âfâ is data rate",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 322,
      "source": "text",
      "content": "NOTE 2 # of UI over which certain Rx/Tx timing and voltage specifications need to be validated assuming a 99.5% confidence level",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 322,
      "source": "text",
      "content": "NOTE 3 This is a system parameter. It is the raw bit error rate for every lane before any logical PHY or link layer based correction. It may not",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 322,
      "source": "text",
      "content": "be possible to have a validation methodology for this parameter for a standalone transmitter or standalone receiver, therefore, this",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 322,
      "source": "text",
      "content": "parameter has to be validated in selected systems using a suitable methodology as deemed by the platform.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 322,
      "source": "text",
      "content": "NOTE 4 Bit Error Rate per lane. This is a raw bit error rate before any correction. This parameter is primarily used to determine electrical",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 322,
      "source": "text",
      "content": "margins during electrical analysis and measurements that are located between two interconnected devices.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 322,
      "source": "text",
      "content": "NOTE 5 This is the minimum BER requirements for testing timing and voltage parameters listed in Input Clock Jitter, Rx DQS & DQ Voltage",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 322,
      "source": "text",
      "content": "Sensitivity, Rx DQS Jitter Sensitivity, Rx DQ Stressed Eye, Tx DQS Jitter, Tx DQ Jitter, and Tx DQ Stressed EH/EW specifications.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 322,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 322,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 323,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 323,
      "source": "text",
      "content": "7.3 Unit Interval and Jitter Definitions",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 323,
      "source": "text",
      "content": "This document describes the UI and NUI Jitter definitions associated with the Jitter parameters specified in",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 323,
      "source": "text",
      "content": "Rx Stressed Eye, Tx DQS Jitter, Tx DQ Jitter and Input Clock Jitter specifications.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 323,
      "source": "text",
      "content": "7.3.1 Unit Interval (UI)",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 323,
      "source": "text",
      "content": "The times at which the differential crossing points of the clock occur are defined at t1, t2, â¦, tn-1, tn,...,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 323,
      "source": "text",
      "content": "tK. The UI at index ânâ is defined as shown in <Bold>Figure 173 (with n=1,2,â¦) from an arbitrary time in",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 323,
      "source": "text",
      "content": "steady state, where n=0 is chosen as the starting crossing point.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 323,
      "source": "text",
      "content": "Mathematical definition of UI is shown in Figure173 and Figure174.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 323,
      "source": "text",
      "content": "Figure 173 â UI Definition in Terms of Adjacent Edge Timings",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 323,
      "source": "text",
      "content": "For the Single-Ended data, the unit interval time starts when the signal crosses a pre-specified reference",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 323,
      "source": "text",
      "content": "voltage. For the differential clock, the unit interval time starts when the CK_t and CK_c intersect (see",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 323,
      "source": "text",
      "content": "Figure 174 â UI Definition Using Clock Waveforms",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 323,
      "source": "text",
      "content": "7.3.2 UI Jitter Definition",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 323,
      "source": "text",
      "content": "If a number of UI edges are computed or measured at times t1, t2, â¦, tn-1, tn,..., tK, where K is the",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 323,
      "source": "text",
      "content": "maximum number of samples, then the UI jitter at any instance ânâ is defined in Figure175, where T = the",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 323,
      "source": "text",
      "content": "UI t t T , n=1,2,3,...,K",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 323,
      "source": "text",
      "content": "Figure 175 â UI Jitter for ânthâ UI Definition (in Terms of Ideal UI)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 323,
      "source": "text",
      "content": "In a large sample with random Gaussian-like jitter (therefore very close to symmetric distribution), the",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 323,
      "source": "text",
      "content": "average of all UI sizes usually turns out to be very close to the ideal UI size.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 323,
      "source": "text",
      "content": "The equation described in Figure175 assumes starting from an instant steady state, where n=0 is chosen as",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 323,
      "source": "text",
      "content": "1 UI = one bit, which means 2 UI = one full cycle or time period of the forwarded strobe. Example: For 6.4",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 323,
      "source": "text",
      "content": "GT/s signaling, the forwarded strobe frequency is 3.2 GHz, or 1 UI = 156.25 ps.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 323,
      "source": "text",
      "content": "Deterministic jitter is analyzed in terms of the peak-to-peak value and in terms of specific frequency",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 323,
      "source": "text",
      "content": "components present in the jitter, isolating the causes for each frequency. Random jitter is unbounded and",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 323,
      "source": "text",
      "content": "analyzed in terms of statistical distribution to convert to a bit error rate (BER) for the link.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 324,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 324,
      "source": "text",
      "content": "7.3.3 UI-UI Jitter Definition",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 324,
      "source": "text",
      "content": "UI-UI (read as âUI to UIâ) jitter is defined to be the jitter between two consecutive UI as shown in",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 324,
      "source": "text",
      "content": "ï UI = UI â UI n=2,3,...,K",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 324,
      "source": "text",
      "content": "Figure 176 â UI-UI Jitter Definitions",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 324,
      "source": "text",
      "content": "7.3.4 Accumulated Jitter (Over âNâ UI)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 324,
      "source": "text",
      "content": "Accumulated jitter is defined as the jitter accumulated over any consecutive âNâ UI as shown in",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 324,
      "source": "text",
      "content": "= (UI - UI) m=1,2,...,K-N",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 324,
      "source": "text",
      "content": "Figure 177 â Definition of Accumulated Jitter (over âNâ UI)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 324,
      "source": "text",
      "content": "where UI is defined in the equation shown in Figure178.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 324,
      "source": "text",
      "content": "UI = p=1,2,...,N,...,K",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 324,
      "source": "text",
      "content": "Figure 178 â Definition of UI",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 325,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 325,
      "source": "text",
      "content": "8 AC & DC Input Measurement Levels",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 325,
      "source": "text",
      "content": "8.1 Overshoot and Undershoot Specifications for CAC",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 325,
      "source": "text",
      "content": "8.2 CA Rx Voltage and Timings",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 325,
      "source": "text",
      "content": "Note that the following spec assumes internal CA VREF. If the VREF is external, the specs will be",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 325,
      "source": "text",
      "content": "modified accordingly.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 325,
      "source": "text",
      "content": "The command and address (CA) including CS input receiver compliance mask for voltage and timing is",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 325,
      "source": "text",
      "content": "shown in Figure179. All CA, CS signals apply the same compliance mask and operate in single data rate",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 325,
      "source": "text",
      "content": "The CA input receiver mask for voltage and timing is shown in Figure179 is applied across all CA pins.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 325,
      "source": "text",
      "content": "The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 325,
      "source": "text",
      "content": "DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 325,
      "source": "text",
      "content": "Figure 179 â CA Receiver (Rx) Mask",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 325,
      "source": "text",
      "content": "Figure 180 â Across Pin V CA Voltage Variation",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 325,
      "source": "text",
      "content": "Vcent_CA(pin mid) is defined as the midpoint between the largest Vcent_CA voltage level and the",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 325,
      "source": "text",
      "content": "smallest Vcent_CA voltage level across all CA and CS pins for a given DRAM component. Each CA",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 325,
      "source": "text",
      "content": "Vcent level is defined by the center, i.e., widest opening, of the cumulative data input eye as depicted in",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 325,
      "source": "text",
      "content": "Figure181. This clarifies that any DRAM component level variation must be accounted for within the",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 325,
      "source": "text",
      "content": "DRAM CA Rx mask. The component level V will be set by the system to account for Ron and ODT",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 325,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 325,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 326,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 326,
      "source": "text",
      "content": "8.2 CA Rx Voltage and Timings (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 326,
      "source": "text",
      "content": "Minimum CA Eye center aligned",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 326,
      "source": "text",
      "content": "Figure 181 â CA Timings at the DRAM Pins",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 326,
      "source": "text",
      "content": "All of the timing terms in Figure1 are measured from the CK_t/CK_c to the center (midpoint) of the",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 326,
      "source": "text",
      "content": "TcIVW window taken at the VcIVW_total voltage levels centered around Vcent_CA (pin mid).",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 326,
      "source": "text",
      "content": "NOTE 1 SRIN_cIVW=VcIVW_Total/(tr or tf), signal must be monotonic with tr and Tf range.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 326,
      "source": "text",
      "content": "Figure 182 â CA TcIPW and SRIN_cIVW Definition (for Each Input Pulse)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 326,
      "source": "text",
      "content": "Figure 183 â CA VIHL_AC Definition (for Each Input Pulse)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 326,
      "source": "text",
      "content": "CK_t, CK_c Data-in at DRAM Pin",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 326,
      "source": "text",
      "content": "TcIVW for all CA signals is defined as centered on",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 326,
      "source": "text",
      "content": "the CK_t/CK_c crossing at the DRAM pin.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 326,
      "source": "text",
      "content": "Rx Mask Rx Mask Rx Mask VcIVW",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 327,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 327,
      "source": "text",
      "content": "8.2 CA Rx Voltage and Timings (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 327,
      "source": "text",
      "content": "Table 395 â DRAM CA, CS Parametric Values for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 327,
      "source": "text",
      "content": "DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 327,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 327,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 327,
      "source": "text",
      "content": "Rx Mask voltage - p-p VciVW - 140 - 140 - 140 - 130 - 130 mV 1,2,4",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 327,
      "source": "text",
      "content": "Rx Timing Window TcIVW - 0.2 - 0.2 - 0.2 - 0.2 - 0.2 UI*",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 327,
      "source": "text",
      "content": "CA Input Pulse Amplitude VIHL_AC - 160 - 160 - 160 - 150 - 150 mV 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 327,
      "source": "text",
      "content": "CA Input Pulse Width TcIPW 0.58 0.58 0.58 0.58 0.58 UI* 5,8",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 327,
      "source": "text",
      "content": "Input Slew Rate over",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 327,
      "source": "text",
      "content": "SRIN_cIVW 1 7 1 7 1 7 1 7 1 7 V/ns 6",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 1 CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 2 Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 3 Rx differential CA to CK jitter total timing window at the VcIVW voltage levels.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 4 Defined over the CA internal V range. The Rx mask at the pin must be within the internal V CA range irrespective of the input",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 5 CA only minimum input pulse width defined at the Vcent_CA(pin mid).",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 6 Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 7 VIHL_AC does not have to be met when no transitions are occurring.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 8 * UI=tCK(avg)min",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 327,
      "source": "text",
      "content": "Table 396 â DRAM CA, CS Parametric Values for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 327,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 327,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 327,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 327,
      "source": "text",
      "content": "Rx Mask voltage - p-p VciVW - TBD - TBD - TBD - TBD mV 1,2,4",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 327,
      "source": "text",
      "content": "Rx Timing Window TcIVW - TBD - TBD - TBD - TBD UI*",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 327,
      "source": "text",
      "content": "CA Input Pulse Amplitude VIHL_AC - TBD - TBD - TBD - TBD mV 7",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 327,
      "source": "text",
      "content": "CA Input Pulse Width TcIPW TBD TBD TBD TBD UI* 5,8",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 327,
      "source": "text",
      "content": "Input Slew Rate over",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 327,
      "source": "text",
      "content": "SRIN_cIVW 1 7 1 7 1 7 1 7 V/ns 6",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 1 1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 2 Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 3 Rx differential CA to CK jitter total timing window at the VcIVW voltage levels.",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 4 Defined over the CA internal V range. The Rx mask at the pin must be within the internal V CA range irrespective of the input",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 5 CA only minimum input pulse width defined at the Vcent_CA(pin mid).",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 6 Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 327,
      "source": "text",
      "content": "NOTE 7 VIHL_AC does not have to be met when no transitions are occurring.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 327,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 327,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 328,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 328,
      "source": "text",
      "content": "8.3 Input Clock Jitter Specification",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 328,
      "source": "text",
      "content": "The clock is being driven to the DRAM either by the RCD for L/RDIMM modules, or by the host for",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 328,
      "source": "text",
      "content": "U/SODIMM modules (Figure184).",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 328,
      "source": "text",
      "content": "CC KK __ ct + - Tx Interconnect + -Rx CC KK __ ct",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 328,
      "source": "text",
      "content": "Figure 184 â Host Driving Clock Signals to the DRAM",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 328,
      "source": "text",
      "content": "8.3.2 Specification for DRAM Input Clock Jitter",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 328,
      "source": "text",
      "content": "The Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 328,
      "source": "text",
      "content": "Jitter (Dj) specified is bounded. Input clock violating the min/max jitter values may result in malfunction",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 328,
      "source": "text",
      "content": "of the DDR5 SDRAM device.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 328,
      "source": "text",
      "content": "Table 397 â DRAM Input Clock Jitter Specifications for DDR5-3200 to 4400",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 328,
      "source": "text",
      "content": "BUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 328,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 328,
      "source": "text",
      "content": "3200 3600 4000 4400 4800",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 328,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 328,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 328,
      "source": "text",
      "content": "D clR ocA kM fr eR qe ufe er ne cn yce tCK 0.9 f9 099* 1.0 f0 001* 0.9 f9 099* 1.0 f0 001* 0.9 f9 099* 1.0 f0 001* 0.9 f* 0999 1.0 f0 001* 0.9 f9 099* 1.0 f0 001* MHz 1,11",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 328,
      "source": "text",
      "content": "Duty Cycle Error tCK_Duty_UI_Error - 0.05 - 0.05 - - 0.05 0.05 UI 1,4,11",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 328,
      "source": "text",
      "content": "Rj RMS value of 1- tCK_1UI_R- UI",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 328,
      "source": "text",
      "content": "UI Jitter j_NoBUJ - 0.0037 - 0.0037 - 0.0037 - 0.0037 - 0.0037 (RMS) 3,5,11",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 328,
      "source": "text",
      "content": "Dj pp value of 1-UI tCK_1UI_D- - - 0.030 - 0.030 - 0.030 - 0.030",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 328,
      "source": "text",
      "content": "Jitter j_NoBUJ 0.030 UI 3,6,11",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 328,
      "source": "text",
      "content": "tCK_1UI_T- - - 0.090 - 0.090 - 0.090 - 0.090",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 328,
      "source": "text",
      "content": "Tj value of 1-UI Jitter j_NoBUJ 0.090 UI 3,6,11",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 328,
      "source": "text",
      "content": "Rj RMS value of N- tCK_NUI_R-",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 328,
      "source": "text",
      "content": "UI Jitter, where j_NoBUJ, 0.0040 0.0040 0.0040 0.0040 0.0040 3,7,11",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 328,
      "source": "text",
      "content": "N=2,3 where N=2,3 (RMS)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 328,
      "source": "text",
      "content": "Dj pp value of N-UI - - - - -",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 328,
      "source": "text",
      "content": "Jitter, where N=2,3 j_NoBUJ, 0.074 0.074 0.074 0.074 0.074 UI 3,7,11",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 328,
      "source": "text",
      "content": "Tj value of N-UI Jit-",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 328,
      "source": "text",
      "content": "- - 0.140 - 0.140 - 0.140 - 0.140",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 328,
      "source": "text",
      "content": "ter, where N=2,3 j_NoBUJ, where 0.140 UI 3,8,11",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 328,
      "source": "text",
      "content": "UI Jitter, where j_NoBUJ, - TBD - TBD - TBD - TBD - TBD UI 3,9,11,",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 328,
      "source": "text",
      "content": "N=4,5,6,...,30 where (RMS) 12",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 329,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 329,
      "source": "text",
      "content": "Table 397 â DRAM Input Clock Jitter Specifications for DDR5-3200 to 4400 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 329,
      "source": "text",
      "content": "BUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 329,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 329,
      "source": "text",
      "content": "3200 3600 4000 4400 4800",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 329,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 329,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 329,
      "source": "text",
      "content": "D Jij t tp ep r, v Na =lu 4e ,5 o ,6f ,N ...- ,U 30I j_NoBUJ, where - TBD - TBD - TBD - TBD - TBD UI 3 1, 210,11,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 329,
      "source": "text",
      "content": "T tej rv , a Nlu =e 4 ,o 5f , 6N ,.- .U .,3I 0Jit- t j_C NK o_ BN UU JI_ , T w- here - TBD - TBD - TBD - TBD - TBD UI 3 1, 210,11,",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 1 f0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 2 Rise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 3 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 329,
      "source": "text",
      "content": "socket in transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 329,
      "source": "text",
      "content": "tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component,",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 329,
      "source": "text",
      "content": "the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 329,
      "source": "text",
      "content": "of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 329,
      "source": "text",
      "content": "corresponding Rx receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 329,
      "source": "text",
      "content": "of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 4 Duty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 329,
      "source": "text",
      "content": "would equal absolute difference between average of all UI and average of all even UI.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 5 Rj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 6 Dj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 329,
      "source": "text",
      "content": "Dirac fitting, after software correction of DCD",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 7 Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 329,
      "source": "text",
      "content": "after software correction of DCD",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 8 Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 329,
      "source": "text",
      "content": "fitting, after software correction of DCD",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 9 Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 329,
      "source": "text",
      "content": "after software correction of DCD",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 10 Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj indicates Djdd of dual-",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 329,
      "source": "text",
      "content": "Dirac fitting, after software correction of DCD",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 11 The validation methodology for these parameters will be covered in future ballots",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 329,
      "source": "text",
      "content": "NOTE 12 If the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 329,
      "source": "text",
      "content": "optional. Tj is defined as Dj + 16.2*Rj for BER of 1E-16",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 329,
      "source": "text",
      "content": "Table 398 â DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 329,
      "source": "text",
      "content": "BUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 329,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 329,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 329,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 329,
      "source": "text",
      "content": "DRAM Reference clock 0.9999* 1.0001* 0.9999* 1.0001* 0.9999* 1.0001* 0.9999* 1.0001*",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 329,
      "source": "text",
      "content": "frequency tCK f0 f0 f0 f0 f0 f0 f0 f0 MHz 1,11",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 329,
      "source": "text",
      "content": "Duty Cycle Error tCK_Duty_UI_Error - TBD - TBD - TBD - TBD UI 1,4,11",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 329,
      "source": "text",
      "content": "Rj RMS value of 1-UI Jitter tCK_1UI_Rj_NoBUJ - - - - 3,5,11",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 329,
      "source": "text",
      "content": "Dj pp value of 1-UI Jitter tCK_1UI_Dj_NoBUJ TBD TBD TBD TBD UI 3,6,11",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 329,
      "source": "text",
      "content": "Tj value of 1-UI Jitter tCK_1UI_Tj_NoBUJ TBD TBD TBD TBD UI 3,6,11",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 329,
      "source": "text",
      "content": "Rj RMS value of N-UI Jit- tCK_NUI_Rj_NoBUJ, - - - - UI",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 329,
      "source": "text",
      "content": "ter, where N=2,3 where N=2,3 TBD TBD TBD TBD (RMS) 3,7,11",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 329,
      "source": "text",
      "content": "Dj pp value of N-UI Jitter, tCK_NUI_Dj_NoBUJ, - - - -",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 329,
      "source": "text",
      "content": "where N=2,3 where N=2,3 TBD TBD TBD TBD UI 3,7,11",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 329,
      "source": "text",
      "content": "Tj value of N-UI Jitter, tCK_NUI_Tj_NoBUJ, - - - -",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 329,
      "source": "text",
      "content": "where N=2,3 where N=2,3 TBD TBD TBD TBD UI 3,8,11",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 329,
      "source": "text",
      "content": "Rj RMS value of N-UI Jit- tCK_NUI_Rj_NoBUJ, - - - - UI",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 329,
      "source": "text",
      "content": "ter, where N=4,5,6,...,30 where N=4,5,6,...,30 TBD TBD TBD TBD (RMS) 3,9,11,12",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 330,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 330,
      "source": "text",
      "content": "Table 398 â DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 330,
      "source": "text",
      "content": "BUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 330,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 330,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 330,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 330,
      "source": "text",
      "content": "Dj pp value of N-UI Jitter, tCK_NUI_Dj_NoBUJ, - - - -",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 330,
      "source": "text",
      "content": "N=4,5,6,...,30 where N=4,5,6,...,30 TBD TBD TBD TBD UI 3,10,11,12",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 330,
      "source": "text",
      "content": "Tj value of N-UI Jitter, tCK_NUI_Tj_NoBUJ, - - - -",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 330,
      "source": "text",
      "content": "N=4,5,6,...,30 where N=4,5,6,...,30 TBD TBD TBD TBD UI 3,10,11,12",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 1 f0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 2 Rise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 3 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 330,
      "source": "text",
      "content": "in transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 330,
      "source": "text",
      "content": "tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 330,
      "source": "text",
      "content": "the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 330,
      "source": "text",
      "content": "selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 330,
      "source": "text",
      "content": "corresponding Rx receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 330,
      "source": "text",
      "content": "of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 4 Duty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 330,
      "source": "text",
      "content": "would equal absolute difference between average of all UI and average of all even UI.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 5 Rj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction of",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 6 Dj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 330,
      "source": "text",
      "content": "Dirac fitting, after software correction of DCD",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 7 Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 330,
      "source": "text",
      "content": "after software correction of DCD",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 8 Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 330,
      "source": "text",
      "content": "fitting, after software correction of DCD",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 9 Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 330,
      "source": "text",
      "content": "after software correction of DCD",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 10 Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj indicates Djdd of dual-",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 330,
      "source": "text",
      "content": "Dirac fitting, after software correction of DCD",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 11 The validation methodology for these parameters will be covered in future ballots",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 330,
      "source": "text",
      "content": "NOTE 12 If the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 330,
      "source": "text",
      "content": "optional. Tj is defined as Dj + 16.2*Rj for BER of 1E-16",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 331,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 331,
      "source": "text",
      "content": "8.3.2 Specification for DRAM Input Clock Jitter (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 331,
      "source": "text",
      "content": "Table 399 â DRAM Input Clock Jitter Specifications for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 331,
      "source": "text",
      "content": "[BUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak]",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 331,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 331,
      "source": "text",
      "content": "6800 7200 7600 8000 8400",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 331,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 331,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 331,
      "source": "text",
      "content": "DRAM Reference clock tCK 0.9999* 1.0001* 0.9999* 1.0001* 0.9999* 1.0001* 0.9999* 1.0001* 0.9999* 1.0001* MHz 1,11",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 331,
      "source": "text",
      "content": "frequency f0 f0 f0 f0 f0 f0 f0 f0 f0 f0",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 331,
      "source": "text",
      "content": "Duty Cycle Error tCK_Duty_UI_Error - TBD - TBD - TBD - TBD - TBD UI 1,4,11",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 331,
      "source": "text",
      "content": "Rj RMS value of 1-UI tCK_1UI_Rj_NoBUJ - TBD - TBD - TBD - TBD - TBD UI 3,5,11",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 331,
      "source": "text",
      "content": "Dj pp value of 1-UI Jitter tCK_1UI_Dj_NoBUJ - TBD - TBD - TBD - TBD - TBD UI 3,6,11",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 331,
      "source": "text",
      "content": "Tj value of 1-UI Jitter tCK_1UI_Tj_NoBUJ - TBD - TBD - TBD - TBD - TBD UI 3,6,11",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 331,
      "source": "text",
      "content": "Rj RMS value of N-UI tCK_NUI_Rj_NoBUJ, - - - - - UI",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 331,
      "source": "text",
      "content": "TBD TBD TBD TBD TBD 3,7,11",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 331,
      "source": "text",
      "content": "Jitter, where N=2,3 where N=2,3 (RMS)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 331,
      "source": "text",
      "content": "Dj pp value of N-UI Jitter, tCK_NUI_Dj_NoBUJ, - - - - -",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 331,
      "source": "text",
      "content": "TBD TBD TBD TBD TBD UI 3,7,11",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 331,
      "source": "text",
      "content": "where N=2,3 where N=2,3",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 331,
      "source": "text",
      "content": "Tj value of N-UI Jitter, tCK_NUI_Tj_NoBUJ, - - - - -",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 331,
      "source": "text",
      "content": "TBD TBD TBD TBD TBD UI 3,8,11",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 331,
      "source": "text",
      "content": "where N=2,3 where N=2,3",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 331,
      "source": "text",
      "content": "Rj RMS value of N-UI",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 331,
      "source": "text",
      "content": "Jitter, where tCK_NUI_Rj_NoBUJ, - TBD - TBD - TBD - TBD - TBD UI 3,9,11,12",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 331,
      "source": "text",
      "content": "where N=4,5,6,...,30 (RMS)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 331,
      "source": "text",
      "content": "Dj pp value of N-UI Jitter, tCK_NUI_Dj_NoBUJ, - - - - -",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 331,
      "source": "text",
      "content": "TBD TBD TBD TBD TBD UI 3,10,11,12",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 331,
      "source": "text",
      "content": "N=4,5,6,...,30 where N=4,5,6,...,30",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 331,
      "source": "text",
      "content": "Tj value of N-UI Jitter, tCK_NUI_Tj_NoBUJ, - - - - -",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 331,
      "source": "text",
      "content": "TBD TBD TBD TBD TBD UI 3,10,11,12",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 331,
      "source": "text",
      "content": "N=4,5,6,...,30 where N=4,5,6,...,30",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 1 f0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 2 Rise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 3 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 331,
      "source": "text",
      "content": "many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 331,
      "source": "text",
      "content": "present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 331,
      "source": "text",
      "content": "group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the corresponding Rx receivers so as",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 331,
      "source": "text",
      "content": "to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 331,
      "source": "text",
      "content": "analysis should be run to determine link feasibility",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 4 Duty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude would equal absolute difference between",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 331,
      "source": "text",
      "content": "average of all UI and average of all even UI.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 5 Rj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction of DCD",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 6 Dj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-Dirac fitting, after software correction of",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 7 Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done after software correction of DCD",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 8 Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 9 Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done after software correction of DCD",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 10 Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj indicates Djdd of dual-Dirac fitting, after software correction of",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 11 The validation methodology for these parameters will be covered in future ballots",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 331,
      "source": "text",
      "content": "NOTE 12 If the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered optional. Tj is defined as Dj + 16.2*Rj for",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 331,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 331,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 332,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 332,
      "source": "text",
      "content": "8.4 Differential Input Clock (CK_t, CK_c) Cross Point Voltage (VIX)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 332,
      "source": "text",
      "content": "Figure 185 â VIX Definition (CK)",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 332,
      "source": "text",
      "content": "Table 400 â Crosspoint Voltage (VIX) for Differential Input Clock",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 332,
      "source": "text",
      "content": "DDR5-3200 - 4800 DDR5-5200 - 6400 DDR5-6800 - 8400",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 332,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 332,
      "source": "text",
      "content": "Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 332,
      "source": "text",
      "content": "Clock differential input",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 332,
      "source": "text",
      "content": "VIX_CK_Ratio - TBD - TBD - TBD % 1,2",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 332,
      "source": "text",
      "content": "crosspoint voltage ratio",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 332,
      "source": "text",
      "content": "NOTE 1 The VIX_CK voltage is referenced to V /2(mean) = (CK_t voltage + CK_c voltage) /2, where the mean is over TBD UI",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 332,
      "source": "text",
      "content": "NOTE 2 VIX_CK_Ratio = (VIX_CK / V )*100%, where V = |CK_t voltage - CK_c voltage|",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 332,
      "source": "text",
      "content": "Table 401 â Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 332,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 332,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 332,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 332,
      "source": "text",
      "content": "Clock differential input",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 332,
      "source": "text",
      "content": "crosspoint voltage ratio VIX_CK_Ratio - TBD - TBD - TBD - TBD % 1,2",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 332,
      "source": "text",
      "content": "NOTE 1 The VIX_CK voltage is referenced to V /2(mean) = (CK_t voltage + CK_c voltage) /2, where the mean is over TBD UI",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 332,
      "source": "text",
      "content": "NOTE 2 VIX_CK_Ratio = (VIX_CK / V )*100%, where V = |CK_t voltage - CK_c voltage|*2",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 332,
      "source": "text",
      "content": "Table 402 â Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 332,
      "source": "text",
      "content": "DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 332,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 332,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 332,
      "source": "text",
      "content": "Clock differential input",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 332,
      "source": "text",
      "content": "crosspoint voltage VIX_CK_Ratio - TBD - TBD - TBD - TBD - TBD % 1,2",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 332,
      "source": "text",
      "content": "NOTE 1 The VIX_CK voltage is referenced to Vswing/2(mean) = (CK_t voltage + CK_c voltage) /2, where the mean is over TBD UI",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 332,
      "source": "text",
      "content": "NOTE 2 VIX_CK_Ratio = (VIX_CK / Vdiffpk-pk)*100%, where Vdiffpk-pk = |CK_t voltage - CK_c voltage|*2",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 332,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 332,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 333,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 333,
      "source": "text",
      "content": "8.5 Differential Input Clock Voltage Sensitivity",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 333,
      "source": "text",
      "content": "The differential input clock voltage sensitivity test provides the methodology for testing the receiverâs",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 333,
      "source": "text",
      "content": "sensitivity to clock by varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj,",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 333,
      "source": "text",
      "content": "Dj, DCD) and crosstalk noise. This specifies the Rx voltage sensitivity requirement. The system input",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 333,
      "source": "text",
      "content": "swing to the DRAM must be larger than the DRAM Rx at the specified BER",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 333,
      "source": "text",
      "content": "CC KK __ ct + - Interconnect + -",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 333,
      "source": "text",
      "content": "DQS_c + - Interconnect + -",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 333,
      "source": "text",
      "content": "Figure 186 â Example of DDR5 Memory Interconnect",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 333,
      "source": "text",
      "content": "8.5.1 Differential Input Clock Voltage Sensitivity Parameter",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 333,
      "source": "text",
      "content": "Differential input clock (CK_t, CK_c) VRx_CK is defined and measured as shown in Table403. The clock",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 333,
      "source": "text",
      "content": "receiver must pass the minimum BER requirements for DDR5.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 333,
      "source": "text",
      "content": "Table 403 â Differential Input Clock Voltage Sensitivity Parameter for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 333,
      "source": "text",
      "content": "DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 333,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 333,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 333,
      "source": "text",
      "content": "Input Clock Voltage VRx_CK - 200 - 200 - 180 - 180 - 160 mV 1,2",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 333,
      "source": "text",
      "content": "Sensitivity (differential pp)",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 333,
      "source": "text",
      "content": "NOTE 1 Refer to Section7.2.3 for the minimum BER requirements for DDR5",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 333,
      "source": "text",
      "content": "NOTE 2 The validation methodology for this parameter will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 333,
      "source": "text",
      "content": "Table 404 â Differential Input Clock Voltage Sensitivity Parameter for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 333,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 333,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 333,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 333,
      "source": "text",
      "content": "Input Clock Voltage Sensitivity VRx_CK - TBD - TBD - TBD - TBD mV 1,2",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 333,
      "source": "text",
      "content": "NOTE 1 Refer to Section7.2.3 for the minimum BER requirements for DDR5",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 333,
      "source": "text",
      "content": "NOTE 2 The validation methodology for this parameter will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 334,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 334,
      "source": "text",
      "content": "8.5.1 Differential Input Clock Voltage Sensitivity Parameter (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 334,
      "source": "text",
      "content": "Table 405 â Differential Input Clock Voltage Sensitivity Parameter for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 334,
      "source": "text",
      "content": "DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 334,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 334,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 334,
      "source": "text",
      "content": "Input Clock Voltage - - - -",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 334,
      "source": "text",
      "content": "VRx_CK - TBD TBD TBD TBD TBD mV 1,2",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 334,
      "source": "text",
      "content": "Sensitivity (differential pp)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 334,
      "source": "text",
      "content": "NOTE 1 Refer to the minimum BER requirements for DDR5",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 334,
      "source": "text",
      "content": "NOTE 2 The validation methodology for this parameter will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 334,
      "source": "text",
      "content": "8.5.2 Differential Input Voltage Levels for Clock",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 334,
      "source": "text",
      "content": "Table 406 â Differential Clock (CK_t, CK_c) Input Levels for DDR5-3200 to DDR5-6400",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 334,
      "source": "text",
      "content": "V IHdiffCK Differential input high measurement level (CK_t, CK_c) 0.75 x V diffpk-pk 1,2",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 334,
      "source": "text",
      "content": "V ILdiffCK Differential input low measurement level (CK_t, CK_c) 0.25 x V diffpk-pk 1,2",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 334,
      "source": "text",
      "content": "NOTE 1 V defined in Figure188",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 334,
      "source": "text",
      "content": "NOTE 2 Vdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 334,
      "source": "text",
      "content": "NOTE 3 All parameters are defined over the entire clock common mode range",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 334,
      "source": "text",
      "content": "Table 407 â Differential Clock (CK_t, CK_c) Input Levels for DDR5-6800 to DDR5-6800",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 334,
      "source": "text",
      "content": "V IHdiffCK Differential input high measurement level (CK_t, CK_c) 0.75 x V diffpk-pk 1,2",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 334,
      "source": "text",
      "content": "V ILdiffCK Differential input low measurement level (CK_t, CK_c) 0.25 x V diffpk-pk 1,2",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 334,
      "source": "text",
      "content": "NOTE 1 Vdiffpk-pk defined in Figure188",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 334,
      "source": "text",
      "content": "NOTE 2 Vdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 334,
      "source": "text",
      "content": "NOTE 3 All parameters are defined over the entire clock common mode range",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 334,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 334,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 335,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 335,
      "source": "text",
      "content": "8.5.3 Differential Input Slew Rate Definition for Clock (CK_t, CK_c)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 335,
      "source": "text",
      "content": "Input slew rate for differential signals (CK_t, CK_c) are defined and measured as shown in Figure188 and",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 335,
      "source": "text",
      "content": "Tables 408 through 410.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 335,
      "source": "text",
      "content": "delta TFdiff delta TRdiff",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 335,
      "source": "text",
      "content": "Figure 188 â Differential Input Slew Rate Definition for CK_t, CK_c",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 335,
      "source": "text",
      "content": "Table 408 â Differential Input Slew Rate Definition for CK_t, CK_c",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 335,
      "source": "text",
      "content": "Parameter Defined by Notes",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 335,
      "source": "text",
      "content": "D (Cif Kfe _r te -n Ctia Kl _In cp )ut slew rate for rising edge VIL diffCK",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 335,
      "source": "text",
      "content": "VIH diffCK (VIH diffCK - VIL diffCK) /deltaTRdiff",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 335,
      "source": "text",
      "content": "Differential Input slew rate for falling edge",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 335,
      "source": "text",
      "content": "VIH diffCK VIL diffCK (VIH diffCK - VIL diffCK) /deltaTFdiff",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 335,
      "source": "text",
      "content": "Table 409 â Differential Input Slew Rate for CK_t, CK_c for DDR5-3200 to DDR5-4800",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 335,
      "source": "text",
      "content": "DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 335,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 335,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 335,
      "source": "text",
      "content": "Differential Input Slew SRIdif-",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 335,
      "source": "text",
      "content": "2 14 2 14 2 14 2 14 2 14 V/ns",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 335,
      "source": "text",
      "content": "Rate for CK_t, CK_c f_CK",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 335,
      "source": "text",
      "content": "Table 410 â Differential Input Slew Rate for CK_t, CK_c for DDR5-5200 to DDR5-6400",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 335,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 335,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 335,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 335,
      "source": "text",
      "content": "Differential Input Slew Rate",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 335,
      "source": "text",
      "content": "SRIdiff_CK TBD TBD TBD TBD TBD TBD TBD TBD V/ns",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 335,
      "source": "text",
      "content": "Table 411 â Differential Input Slew Rate for CK_t, CK_c for DDR5-6800 to DDR5-8400",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 335,
      "source": "text",
      "content": "DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 335,
      "source": "text",
      "content": "Parameter Unit Notes",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 335,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 335,
      "source": "text",
      "content": "Differential Input Slew SRIdiff V/",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 335,
      "source": "text",
      "content": "TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 335,
      "source": "text",
      "content": "Rate for CK_t, CK_c _CK ns",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 335,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 335,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 336,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 336,
      "source": "text",
      "content": "8.6 Rx DQS Jitter Sensitivity",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 336,
      "source": "text",
      "content": "The receiver DQS jitter sensitivity test provides the methodology for testing the receiverâs strobe",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 336,
      "source": "text",
      "content": "sensitivity to an applied duty cycle distortion (DCD) and/or random jitter (Rj) at the forwarded strobe input",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 336,
      "source": "text",
      "content": "without adding jitter, noise and ISI to the data. The receiver must pass the appropriate BER rate when no",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 336,
      "source": "text",
      "content": "cross-talk nor ISI is applied, and must pass through the combination of applied DCD and Rj.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 336,
      "source": "text",
      "content": "DQ Interconnect +- DFE",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 336,
      "source": "text",
      "content": "+- Tx Interconnect +-Rx",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 336,
      "source": "text",
      "content": "Figure 189 â SDRAMâs Rx Forwarded Strobes for Jitter Sensitivity Testing",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 336,
      "source": "text",
      "content": "8.6.1 Rx DQS Jitter Sensitivity Specification",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 336,
      "source": "text",
      "content": "Table412 provides Rx DQS Jitter Sensitivity Specification for the DDR5 DRAM receivers when",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 336,
      "source": "text",
      "content": "operating at various possible transfer rates. These parameters are tested on the CTC2 card with neither",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 336,
      "source": "text",
      "content": "additive gain nor Rx Equalization set.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 336,
      "source": "text",
      "content": "Table 412 â Rx DQS Jitter Sensitivity Specification for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 336,
      "source": "text",
      "content": "BER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 336,
      "source": "text",
      "content": "DDR5-3200 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 336,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 336,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 336,
      "source": "text",
      "content": "DQ Timing Width tRx_DQ_tMargin 0.900 - 0.875 - 0.825 - 0.825 - 0.825 - UI 1 9, ,2 1, 03,8,",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 336,
      "source": "text",
      "content": "Degradation of timing width ïtRx_DQ_tMar- - - - - - 1,4,8,9,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 336,
      "source": "text",
      "content": "compared to tRx_DQ_tMargin, gin_DQS_DCD 0.06 0.06 0.06 0.06 0.06 UI 10",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 336,
      "source": "text",
      "content": "with DCD injection in DQS",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 336,
      "source": "text",
      "content": "Degradation of timing width ïtRx_DQ_tMar- - - - - - 1,5,8,9,",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 336,
      "source": "text",
      "content": "compared to tRx_DQ _tMargin, gin_DQS_Rj 0.09 0.09 0.09 0.09 0.09 UI 10",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 336,
      "source": "text",
      "content": "with Rj injection in DQS",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 337,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 337,
      "source": "text",
      "content": "Table 412 â Rx DQS Jitter Sensitivity Specification for DDR5-3200 to 4800 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 337,
      "source": "text",
      "content": "BER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 337,
      "source": "text",
      "content": "DDR5-3200 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 337,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 337,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 337,
      "source": "text",
      "content": "Degradation of timing width",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 337,
      "source": "text",
      "content": "compared to tRx_DQ_tMargin, ïtRx_DQ_tMar- - - - - - 1,2,6,8,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 337,
      "source": "text",
      "content": "with both DCD and Rj injection gin_DQS_DCD_Rj 0.15 0.15 0.15 0.15 0.15 UI 9,10",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 337,
      "source": "text",
      "content": "Delay of any data lane relative 1,7,8,9,",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 337,
      "source": "text",
      "content": "to the DQS_t/DQS_c crossing tRx_DQS2DQ 1 3 1 3 1 3 1 3.25 1 3.5 UI 10",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 337,
      "source": "text",
      "content": "NOTE 1 Validation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 337,
      "source": "text",
      "content": "NOTE 2 Each of ïtRx_DQ_tMargin_DQS_DCD, ïtRx_DQ_tMargin_DQS_Rj, and ïtRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 337,
      "source": "text",
      "content": "to 5% if tRx_DQ_tMargin exceeds the spec by 5% or more",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 337,
      "source": "text",
      "content": "NOTE 3 DQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 337,
      "source": "text",
      "content": "NOTE 4 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 337,
      "source": "text",
      "content": "DQS compared to tRx_DQ_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 337,
      "source": "text",
      "content": "Jitter Sensitivity Testing. Test using clock-like pattern of repeating 3 â1sâ and 3 â0sâ",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 337,
      "source": "text",
      "content": "NOTE 5 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 337,
      "source": "text",
      "content": "DQS measured at BER=E-9, compared to tRx_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 337,
      "source": "text",
      "content": "Sensitivity Testing.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 337,
      "source": "text",
      "content": "NOTE 6 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 337,
      "source": "text",
      "content": "strobe DQS measured at BER=E-9, compared to tRx_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 337,
      "source": "text",
      "content": "Rx DQS Jitter Sensitivity Testing.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 337,
      "source": "text",
      "content": "NOTE 7 Delay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 337,
      "source": "text",
      "content": "of data clock mismatches in Tx and on the medium connecting Tx and Rx.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 337,
      "source": "text",
      "content": "NOTE 8 All measurements at BER=E-9",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 337,
      "source": "text",
      "content": "NOTE 9 This test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 337,
      "source": "text",
      "content": "NOTE 10 The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 337,
      "source": "text",
      "content": "DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 337,
      "source": "text",
      "content": "Table 413 â Rx DQS Jitter Sensitivity Specification for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 337,
      "source": "text",
      "content": "BER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 337,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 337,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 337,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 337,
      "source": "text",
      "content": "DQ Timing Width tRx_DQ_tMargin 0.850 - 0.850 - 0.850 - 0.850 - UI 1 1, 02,3,8,9,",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 337,
      "source": "text",
      "content": "Degradation of timing width com- ïtRx_DQ_tMargin_D- - - - - 1,4,8,9,",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 337,
      "source": "text",
      "content": "pared to tRx_DQ_tMargin, with QS_DCD 0.05 0.05 0.05 0.05 UI 10",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 337,
      "source": "text",
      "content": "DCD injection in DQS",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 337,
      "source": "text",
      "content": "Degradation of timing width com- ïtRx_DQ_tMargin_D- - - - - 1,5,8,9,",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 337,
      "source": "text",
      "content": "pared to tRx_DQ _tMargin, with Rj QS_Rj 0.075 0.075 0.075 0.075 UI 10",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 337,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 337,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 338,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 338,
      "source": "text",
      "content": "Table 413 â Rx DQS Jitter Sensitivity Specification for DDR5-5200 to 6400 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 338,
      "source": "text",
      "content": "BER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 338,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 338,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 338,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 338,
      "source": "text",
      "content": "Degradation of timing width com- ïtRx_DQ_tMargin_D- - 0.125 - 0.125 - 0.125 - 0.125 1,2,6,8,9,",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 338,
      "source": "text",
      "content": "pared to tRx_DQ_tMargin, with QS_DCD_Rj UI 10",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 338,
      "source": "text",
      "content": "both DCD and Rj injection in DQS",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 338,
      "source": "text",
      "content": "Delay of any data lane relative to 1,7,8,9,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 338,
      "source": "text",
      "content": "the DQS_t/DQS_c crossing tRx_DQS2DQ 1 3 1 3 1 3 1 3 UI 10",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 338,
      "source": "text",
      "content": "NOTE 1 Validation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 338,
      "source": "text",
      "content": "NOTE 2 Each of ïtRx_DQ_tMargin_DQS_DCD, ïtRx_DQ_tMargin_DQS_Rj, and ïtRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 338,
      "source": "text",
      "content": "to 5% if tRx_DQ_tMargin exceeds the spec by 5% or more",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 338,
      "source": "text",
      "content": "NOTE 3 DQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 338,
      "source": "text",
      "content": "NOTE 4 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 338,
      "source": "text",
      "content": "DQS compared to tRx_DQ_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 338,
      "source": "text",
      "content": "Jitter Sensitivity Testing. Test using clock-like pattern of repeating 3 â1sâ and 3 â0sâ",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 338,
      "source": "text",
      "content": "NOTE 5 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 338,
      "source": "text",
      "content": "DQS measured at BER=E-9, compared to tRx_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 338,
      "source": "text",
      "content": "Sensitivity Testing.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 338,
      "source": "text",
      "content": "NOTE 6 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 338,
      "source": "text",
      "content": "strobe DQS measured at BER=E-9, compared to tRx_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 338,
      "source": "text",
      "content": "Rx DQS Jitter Sensitivity Testing.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 338,
      "source": "text",
      "content": "NOTE 7 Delay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 338,
      "source": "text",
      "content": "of data clock mismatches in Tx and on the medium connecting Tx and Rx.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 338,
      "source": "text",
      "content": "NOTE 8 All measurements at BER=E-9",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 338,
      "source": "text",
      "content": "NOTE 9 This test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 338,
      "source": "text",
      "content": "NOTE 10 The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 338,
      "source": "text",
      "content": "DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 338,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 338,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 339,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 339,
      "source": "text",
      "content": "8.6.1 Rx DQS Jitter Sensitivity Specification (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 339,
      "source": "text",
      "content": "Table 414 â Rx DQS Jitter Sensitivity Specification for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 339,
      "source": "text",
      "content": "[BER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter]",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 339,
      "source": "text",
      "content": "DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 339,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 339,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 339,
      "source": "text",
      "content": "DQ Timing Width tRx_DQ_tMargin 0.850 - 0.850 - 0.850 - 0.850 - 0.850 - UI 1,2,3,8,",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 339,
      "source": "text",
      "content": "Degradation of timing width ïtRx_DQ_tMargin_ 1,4,8,9,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 339,
      "source": "text",
      "content": "compared to tRx_DQ_tMargin, DQS_DCD - 0.05 - 0.05 - 0.05 - 0.05 - 0.05 UI 10",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 339,
      "source": "text",
      "content": "with DCD injection in DQS",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 339,
      "source": "text",
      "content": "Degradation of timing width",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 339,
      "source": "text",
      "content": "compared to tRx_DQ ïtRx_DQ_tMargin_ - 0.07 - 0.07 -",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 339,
      "source": "text",
      "content": "_tMargin, with Rj injection in DQS_Rj 5 5",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 339,
      "source": "text",
      "content": "Degradation of timing width",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 339,
      "source": "text",
      "content": "compared to tRx_DQ_tMargin, ïtRx_DQ_tMargin_ - 0. 512 - 0. 512 - 0.125 - 0.125 - 0.125",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 339,
      "source": "text",
      "content": "with both DCD and Rj injection DQS_DCD_Rj",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 339,
      "source": "text",
      "content": "Delay of any data lane relative tRx_DQS2DQ_ske 1,7,8,9,",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 339,
      "source": "text",
      "content": "1 3 1 3 1 3 1 3 1 3 UI 10",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 339,
      "source": "text",
      "content": "to the DQS_t/DQS_c crossing w",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 339,
      "source": "text",
      "content": "NOTE 1 1. Validation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 339,
      "source": "text",
      "content": "NOTE 1 2. Each of ïtRx_DQ_tMargin_DQS_DCD, ïtRx_DQ_tMargin_DQS_Rj, and ïtRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up to 5% if",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 339,
      "source": "text",
      "content": "tRx_DQ_tMargin exceeds the spec by 5% or more",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 339,
      "source": "text",
      "content": "NOTE 1 3. DQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 339,
      "source": "text",
      "content": "NOTE 1 4. Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe DQS compared to",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 339,
      "source": "text",
      "content": "tRx_DQ_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS Jitter Sensitivity Testing. Test using",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 339,
      "source": "text",
      "content": "clock-like pattern of repeating 3 â1sâ and 3 â0sâ",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 339,
      "source": "text",
      "content": "NOTE 1 5. Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe DQS measured at",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 339,
      "source": "text",
      "content": "BER=E-9, compared to tRx_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter Sensitivity Testing.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 339,
      "source": "text",
      "content": "NOTE 1 6. Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded strobe DQS",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 339,
      "source": "text",
      "content": "measured at BER=E-9, compared to tRx_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for Rx DQS Jitter Sensitivity",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 339,
      "source": "text",
      "content": "NOTE 1 7. Delay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects of data clock",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 339,
      "source": "text",
      "content": "mismatches in Tx and on the medium connecting Tx and Rx.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 339,
      "source": "text",
      "content": "NOTE 1 8. All measurements at BER=E-9",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 339,
      "source": "text",
      "content": "NOTE 1 9. This test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 339,
      "source": "text",
      "content": "NOTE 2 10. The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 339,
      "source": "text",
      "content": "input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 339,
      "source": "text",
      "content": "8.6.2 Test Conditions for Rx DQS Jitter Sensitivity Tests",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 339,
      "source": "text",
      "content": "Table415 lists the amount of Duty Cycle Distortion (DCD) and/or Random Jitter (Rj) that must be applied",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 339,
      "source": "text",
      "content": "to the forwarded strobe when measuring the Rx DQS Jitter Sensitivity parameters specified in Table412",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 339,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 339,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 340,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 340,
      "source": "text",
      "content": "8.6.2 Test Conditions for Rx DQS Jitter Sensitivity Tests (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 340,
      "source": "text",
      "content": "Table 415 â Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 340,
      "source": "text",
      "content": "DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 340,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 340,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 340,
      "source": "text",
      "content": "A thp ep Dlie Qd S DCD to tRx_DQS_DCD - 0.045 - 0.045 - 0.045 - 0.045 - 0.045 UI 1 7, ,2 1, 03,6,",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 340,
      "source": "text",
      "content": "A thp ep Dlie Qd S Rj RMS to tRx_DQS_Rj - 0.0075 - 0.0075 - 0.0075 - 0.0075 - 0.0075 (RU MI S) 1 8, ,2 1, 0,4,6,",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 340,
      "source": "text",
      "content": "Applied DCD and 0.045UI 0.045UI 0.045UI 0.045UI 0.045UI",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 340,
      "source": "text",
      "content": "Rj RMS to the tRx_DQS_DCD_Rj - 0D .0C 0D 75 + U I - 0D .0C 07D 5 + U I - 0D .0C 07D 5 + U I - 0D .0C 0D 75 + U I - 0D .0C 0D 75 + U I UI 1 7, ,2 9, ,5 1,6 0,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 340,
      "source": "text",
      "content": "DQS Rj RMS Rj RMS Rj RMS Rj RMS Rj RMS",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 340,
      "source": "text",
      "content": "NOTE 1 While imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 340,
      "source": "text",
      "content": "specified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 340,
      "source": "text",
      "content": "the specifications, for this test.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 340,
      "source": "text",
      "content": "NOTE 2 The jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 340,
      "source": "text",
      "content": "clock receiver. For this revision, no separate specification of jitter as a function of input amplitude is specified, instead the response",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 340,
      "source": "text",
      "content": "characterization done at the specified clock amplitude only. The specified voltages are at the Rx input pin",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 340,
      "source": "text",
      "content": "NOTE 3 Various DCD values should be tested, complying within the maximum limits",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 340,
      "source": "text",
      "content": "NOTE 4 Various Rj values should be tested, complying within the maximum limits",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 340,
      "source": "text",
      "content": "NOTE 5 Various combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 340,
      "source": "text",
      "content": "degradation as a result of these injected jitter is specified in Tables 412 and 413.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 340,
      "source": "text",
      "content": "NOTE 6 Although DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns. A",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 340,
      "source": "text",
      "content": "continuous strobe and continuous DQ are used for this parameter. The clock like pattern repeating 3 â1sâ and 3 â0sâ is used for this",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 340,
      "source": "text",
      "content": "NOTE 7 Duty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 340,
      "source": "text",
      "content": "NOTE 8 RMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 340,
      "source": "text",
      "content": "specified as % of UI)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 340,
      "source": "text",
      "content": "NOTE 9 Duty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 340,
      "source": "text",
      "content": "BERT (values of the edge jitter RMS values specified as % of UI)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 340,
      "source": "text",
      "content": "NOTE 10 The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 340,
      "source": "text",
      "content": "DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 341,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 341,
      "source": "text",
      "content": "8.6.2 Test Conditions for Rx DQS Jitter Sensitivity Tests (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 341,
      "source": "text",
      "content": "Table 416 â Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 341,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 341,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 341,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 341,
      "source": "text",
      "content": "Applied DCD to the - - - -",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 341,
      "source": "text",
      "content": "DQS tRx_DQS_DCD TBD TBD TBD TBD UI 1,2,3,6,7,10",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 341,
      "source": "text",
      "content": "Applied Rj RMS to the - - - - UI",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 341,
      "source": "text",
      "content": "DQS tRx_DQS_Rj TBD TBD TBD TBD (RMS) 1,2,4,6,8,10",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 341,
      "source": "text",
      "content": "Applied DCD and Rj - TBD - TBD - TBD - TBD",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 341,
      "source": "text",
      "content": "RMS to the DQS tRx_DQS_DCD_Rj UI 1,2,5,6,7,9,10",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 341,
      "source": "text",
      "content": "NOTE 1 While imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 341,
      "source": "text",
      "content": "specified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 341,
      "source": "text",
      "content": "the specifications, for this test.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 341,
      "source": "text",
      "content": "NOTE 2 The jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 341,
      "source": "text",
      "content": "clock receiver. For this revision, no separate specification of jitter as a function of input amplitude is specified, instead the response",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 341,
      "source": "text",
      "content": "characterization done at the specified clock amplitude only. The specified voltages are at the Rx input pin",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 341,
      "source": "text",
      "content": "NOTE 3 Various DCD values should be tested, complying within the maximum limits",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 341,
      "source": "text",
      "content": "NOTE 4 Various Rj values should be tested, complying within the maximum limits",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 341,
      "source": "text",
      "content": "NOTE 5 Various combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 341,
      "source": "text",
      "content": "degradation as a result of these injected jitter is specified in a separate table",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 341,
      "source": "text",
      "content": "NOTE 6 Although DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns. A",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 341,
      "source": "text",
      "content": "continuous strobe and continuous DQ are used for this parameter. The clock like pattern repeating 3 â1sâ and 3 â0sâ is used for this",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 341,
      "source": "text",
      "content": "NOTE 7 Duty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 341,
      "source": "text",
      "content": "NOTE 8 RMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 341,
      "source": "text",
      "content": "specified as % of UI)",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 341,
      "source": "text",
      "content": "NOTE 9 Duty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 341,
      "source": "text",
      "content": "BERT (values of the edge jitter RMS values specified as % of UI)",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 341,
      "source": "text",
      "content": "NOTE 10 The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 341,
      "source": "text",
      "content": "DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 341,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 341,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 342,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 342,
      "source": "text",
      "content": "8.6.2 Test Conditions for Rx DQS Jitter Sensitivity Tests (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 342,
      "source": "text",
      "content": "Table 417 â Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 342,
      "source": "text",
      "content": "DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 342,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 342,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 342,
      "source": "text",
      "content": "Applied DCD to the - - - - -",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 342,
      "source": "text",
      "content": "tRx_DQS_DCD TBD TBD TBD TBD TBD UI 3,6,7,10",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 342,
      "source": "text",
      "content": "Applied Rj RMS to UI",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 342,
      "source": "text",
      "content": "the DQS tRx_DQS_Rj - TBD - TBD - TBD - TBD - TBD (RMS 4,6,8,10",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 342,
      "source": "text",
      "content": "Applied DCD and tRx_DQS_DCD_ - TBD - TBD - TBD - TBD - TBD",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 342,
      "source": "text",
      "content": "Rj RMS to the DQS Rj",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 342,
      "source": "text",
      "content": "NOTE 1 While imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The specified voltages are at",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 342,
      "source": "text",
      "content": "the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 342,
      "source": "text",
      "content": "NOTE 2 The jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the clock receiver. For this",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 342,
      "source": "text",
      "content": "revision, no separate specification of jitter as a function of input amplitude is specified, instead the response characterization done at the specified clock",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 342,
      "source": "text",
      "content": "amplitude only. The specified voltages are at the Rx input pin",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 342,
      "source": "text",
      "content": "NOTE 3 Various DCD values should be tested, complying within the maximum limits",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 342,
      "source": "text",
      "content": "NOTE 4 Various Rj values should be tested, complying within the maximum limits",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 342,
      "source": "text",
      "content": "NOTE 5 Various combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin degradation as a result of",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 342,
      "source": "text",
      "content": "these injected jitter is specified in a separate table",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 342,
      "source": "text",
      "content": "NOTE 6 Although DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns. A continuous strobe and",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 342,
      "source": "text",
      "content": "continuous DQ are used for this parameter. The clock like pattern repeating 3 â1sâ and 3 â0sâ is used for this test.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 342,
      "source": "text",
      "content": "NOTE 7 Duty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 342,
      "source": "text",
      "content": "NOTE 8 RMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values specified as % of UI)",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 342,
      "source": "text",
      "content": "NOTE 9 Duty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from BERT (values of the",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 342,
      "source": "text",
      "content": "edge jitter RMS values specified as % of UI)",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 342,
      "source": "text",
      "content": "NOTE 10 The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ input",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 342,
      "source": "text",
      "content": "voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 342,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 342,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 343,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 343,
      "source": "text",
      "content": "8.7 Rx DQS Voltage Sensitivity",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 343,
      "source": "text",
      "content": "The receiver DQS (strobe) input voltage sensitivity test provides the methodology for testing the receiverâs",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 343,
      "source": "text",
      "content": "sensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD)",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 343,
      "source": "text",
      "content": "and crosstalk noise.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 343,
      "source": "text",
      "content": "DQ Interconnect + - DFE",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 343,
      "source": "text",
      "content": "DD QQ SS # + - Interconnect + -",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 343,
      "source": "text",
      "content": "Figure 190 â Example of DDR5 Memory Interconnect",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 343,
      "source": "text",
      "content": "8.7.2 Receiver DQS Voltage Sensitivity Parameter",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 343,
      "source": "text",
      "content": "Input differential (DQS_t, DQS_c) VRx_DQS is defined and measured as shown in Tables 418 and 419,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 343,
      "source": "text",
      "content": "and Figure191. The receiver must pass the minimum BER requirements for DDR5 (see Section7.2.3).",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 343,
      "source": "text",
      "content": "These parameters are tested on the CTC2 card with neither additive gain nor Rx Equalization set.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 343,
      "source": "text",
      "content": "Table 418 â Rx DQS Input Voltage Sensitivity Parameter for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 343,
      "source": "text",
      "content": "DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 343,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 343,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 343,
      "source": "text",
      "content": "DQS Rx Input Voltage Sensi-",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 343,
      "source": "text",
      "content": "VRx_DQS - 130 - 115 - 105 - 100 - 100 mV 1,2,3",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 343,
      "source": "text",
      "content": "tivity (differential pp)",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 343,
      "source": "text",
      "content": "NOTE 1 Refer to Section7.2.3 for the minimum BER requirements for DDR5",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 343,
      "source": "text",
      "content": "NOTE 2 The validation methodology for this parameter will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 343,
      "source": "text",
      "content": "NOTE 3 Test using clock like pattern of repeating 3 â1sâ and 3 â0sâ",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 343,
      "source": "text",
      "content": "Table 419 â Rx DQS Input Voltage Sensitivity Parameter for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 343,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 343,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 343,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 343,
      "source": "text",
      "content": "DQS Rx Input Voltage Sensitiv-",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 343,
      "source": "text",
      "content": "VRx_DQS - TBD - TBD - TBD - TBD mV 1,2,3",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 343,
      "source": "text",
      "content": "ity (differential pp)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 343,
      "source": "text",
      "content": "NOTE 1 Refer to Section7.2.3 for the minimum BER requirements for DDR5",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 343,
      "source": "text",
      "content": "NOTE 2 The validation methodology for this parameter will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 343,
      "source": "text",
      "content": "NOTE 3 Test using clock like pattern of repeating 3 â1sâ and 3 â0sâ",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 344,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 344,
      "source": "text",
      "content": "8.7.2 Receiver DQS Voltage Sensitivity Parameter (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 344,
      "source": "text",
      "content": "Table 420 â Rx DQS Input Voltage Sensitivity Parameter for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 344,
      "source": "text",
      "content": "DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 344,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 344,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 344,
      "source": "text",
      "content": "DQS Rx Input Voltage",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 344,
      "source": "text",
      "content": "VRx_DQS - TBD - TBD - TBD - TBD - TBD mV 1,2,3",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 344,
      "source": "text",
      "content": "Sensitivity (differential pp)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 344,
      "source": "text",
      "content": "NOTE 1 Refer to the minimum BER requirements for DDR5",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 344,
      "source": "text",
      "content": "NOTE 2 The validation methodology for this parameter will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 344,
      "source": "text",
      "content": "NOTE 3 Test using clock like pattern of repeating 3 â1sâ and 3 â0sâ",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 344,
      "source": "text",
      "content": "Figure 191 â VRx_DQS",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 344,
      "source": "text",
      "content": "8.8 Differential Strobe (DQS_t, DQS_c) Input Cross Point Voltage (VIX)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 344,
      "source": "text",
      "content": "Figure 192 â VIX Definition (DQS)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 344,
      "source": "text",
      "content": "Table 421 â Crosspoint Voltage (VIX) for DQS Differential Input Signals",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 344,
      "source": "text",
      "content": "DDR5-3200 - 4800 DDR5-5200 - 6400 DDR5-6800 - 8400",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 344,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 344,
      "source": "text",
      "content": "Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 344,
      "source": "text",
      "content": "DQS differential input",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 344,
      "source": "text",
      "content": "VIX_DQS_Ratio - TBD - TBD - TBD % 1,2",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 344,
      "source": "text",
      "content": "crosspoint voltage ratio",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 344,
      "source": "text",
      "content": "NOTE 1 The VIX_DQS voltage is referenced to V /2(mean) = (DQS_t voltage + DQS_c voltage) /2, where the mean is over TBD UI",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 344,
      "source": "text",
      "content": "NOTE 2 VIX_DQS_Ratio = (VIX_DQS / V )*100%, where V = |DQS_t voltage - DQS_c voltage|",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 344,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 344,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 345,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 345,
      "source": "text",
      "content": "8.8.1 Differential Input Levels for DQS",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 345,
      "source": "text",
      "content": "Table 422 â Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-3200 to DDR5-6400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 345,
      "source": "text",
      "content": "V IHdiffDQS Differential input high measurement level (DQS_t, DQS_c) 0.75 x V diffpk-pk 1,2,3",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 345,
      "source": "text",
      "content": "V ILdiffDQS Differential input low measurement level (DQS_t, DQS_c) 0.25 x V diffpk-pk 1,2,3",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 345,
      "source": "text",
      "content": "NOTE 1 Vdiffpk-pk defined in Figure193",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 345,
      "source": "text",
      "content": "NOTE 2 Vdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 345,
      "source": "text",
      "content": "NOTE 3 All parameters are defined over the entire clock common mode range",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 345,
      "source": "text",
      "content": "Table 423 â Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-6800 to DDR5-8400",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 345,
      "source": "text",
      "content": "V IHdiffDQS Differential input high measurement level (DQS_t, DQS_c) 0.75 x V diffpk-pk 1,2,3",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 345,
      "source": "text",
      "content": "V ILdiffDQS Differential input low measurement level (DQS_t, DQS_c) 0.25 x V diffpk-pk 1,2,3",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 345,
      "source": "text",
      "content": "NOTE 1 Vdiffpk-pk defined in Figure193",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 345,
      "source": "text",
      "content": "NOTE 2 Vdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 345,
      "source": "text",
      "content": "NOTE 3 All parameters are defined over the entire clock common mode range",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 345,
      "source": "text",
      "content": "8.8.2 Differential Input Slew Rate for DQS_t, DQS_c",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 345,
      "source": "text",
      "content": "Input slew rate for differential signals are defined and measured as shown in Figure193 and Tables 424",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 345,
      "source": "text",
      "content": "delta TFdiff delta TRdiff",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 345,
      "source": "text",
      "content": "Figure 193 â Differential Input Slew Rate Definition for DQS_t, DQS_c",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 345,
      "source": "text",
      "content": "Table 424 â Differential Input Slew Rate Definition for DQS_t, DQS_c",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 345,
      "source": "text",
      "content": "Parameter Defined by Notes",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 345,
      "source": "text",
      "content": "D Di Qffe Sr _e cn )tial Input slew rate for rising edge (DQS_t, VILdiffDQS VIHdiffDQS (V IHdiffDQS - V ILdiffDQS) /deltaTRdiff 1,2,3",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 345,
      "source": "text",
      "content": "D Di Qffe Sr _e cn )tial Input slew rate for falling edge (DQS_t, VIHdiffDQS VILdiffDQS (V IHdiffDQS - V ILdiffDQS) /deltaTFdiff 1,2,3",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 345,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 345,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 346,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 346,
      "source": "text",
      "content": "8.8.2 Differential Input Slew Rate for DQS_t, DQS_c (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 346,
      "source": "text",
      "content": "Table 425 â Differential Input Slew Rate for DQS_t, DQS_c for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 346,
      "source": "text",
      "content": "DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 346,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 346,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 346,
      "source": "text",
      "content": "Differential Input Slew Rate for SRIdif-",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 346,
      "source": "text",
      "content": "TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD V/ns 1",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 346,
      "source": "text",
      "content": "NOTE 1 Only applies when both DQS_t and DQS_c are transitioning.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 346,
      "source": "text",
      "content": "Table 426 â Differential Input Slew Rate for DQS_t, DQS_c for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 346,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 346,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 346,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 346,
      "source": "text",
      "content": "Differential Input Slew Rate for",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 346,
      "source": "text",
      "content": "SRIdiff_DQS TBD TBD TBD TBD TBD TBD TBD TBD V/ns 1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 346,
      "source": "text",
      "content": "NOTE 1 Only applies when both DQS_t and DQS_c are transitioning.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 346,
      "source": "text",
      "content": "Table 427 â Differential Input Slew Rate for DQS_t, DQS_c for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 346,
      "source": "text",
      "content": "DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 346,
      "source": "text",
      "content": "Parameter Unit Notes",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 346,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 346,
      "source": "text",
      "content": "Differential Input Slew SRIdiff V/",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 346,
      "source": "text",
      "content": "TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD 1",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 346,
      "source": "text",
      "content": "Rate for DQS_t, DQS_c _DQS ns",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 346,
      "source": "text",
      "content": "NOTE 1 1. Only applies when both DQS_t and DQS_c are transitioning.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 346,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 346,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 347,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 347,
      "source": "text",
      "content": "8.9 Rx DQ Voltage Sensitivity",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 347,
      "source": "text",
      "content": "The receiver data input voltage sensitivity test provides the methodology for testing the receiverâs",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 347,
      "source": "text",
      "content": "sensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD)",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 347,
      "source": "text",
      "content": "and crosstalk noise.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 347,
      "source": "text",
      "content": "DQ Interconnect + - DFE 10-6",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 347,
      "source": "text",
      "content": "DD QQ SS # + - Interconnect + - 10-12",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 347,
      "source": "text",
      "content": "Figure 194 â Example of DDR5 Memory Interconnect",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 347,
      "source": "text",
      "content": "8.9.2 Receiver DQ Input Voltage Sensitivity Parameters",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 347,
      "source": "text",
      "content": "Input single-ended VRx_DQ is defined and measured as shown in Tables 428 and 429, and Figure195.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 347,
      "source": "text",
      "content": "The receiver must pass the minimum BER requirements for DDR5 (see Section7.2.3). These parameters",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 347,
      "source": "text",
      "content": "are tested on the CTC2 card with neither additive gain nor Rx Equalization set.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 347,
      "source": "text",
      "content": "Table 428 â Rx DQ Input Voltage Sensitivity Parameters for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 347,
      "source": "text",
      "content": "DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 347,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 347,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 347,
      "source": "text",
      "content": "Minimum DQ Rx input voltage sen-",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 347,
      "source": "text",
      "content": "VRx_DQ - 85 - 75 - 70 - 65 - 65 mV 1,2,3",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 347,
      "source": "text",
      "content": "sitivity applied around Vref",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 347,
      "source": "text",
      "content": "NOTE 1 Refer to Section7.2.3 for the minimum BER requirements for DDR5",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 347,
      "source": "text",
      "content": "NOTE 2 The validation methodology for this parameter will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 347,
      "source": "text",
      "content": "NOTE 3 Recommend testing using clock like pattern such as repeating 3 â1sâ and 3 â0sâ",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 347,
      "source": "text",
      "content": "Table 429 â Rx DQ Input Voltage Sensitivity Parameters for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 347,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 347,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 347,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 347,
      "source": "text",
      "content": "Minimum DQ Rx input voltage sensi-",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 347,
      "source": "text",
      "content": "VRx_DQ - TBD - TBD - TBD - TBD mV 1,2,3",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 347,
      "source": "text",
      "content": "tivity applied around Vref",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 347,
      "source": "text",
      "content": "NOTE 1 Refer to Section7.2.3 for the minimum BER requirements for DDR5",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 347,
      "source": "text",
      "content": "NOTE 2 The validation methodology for this parameter will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 347,
      "source": "text",
      "content": "NOTE 3 Recommend testing using clock like pattern such as repeating 3 â1sâ and 3 â0sâ",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 348,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 348,
      "source": "text",
      "content": "8.9.2 Receiver DQ Input Voltage Sensitivity Parameters (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 348,
      "source": "text",
      "content": "Table 430 â Rx DQ Input Voltage Sensitivity Parameters for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 348,
      "source": "text",
      "content": "DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 348,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 348,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 348,
      "source": "text",
      "content": "Minimum DQ Rx input voltage - - - - -",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 348,
      "source": "text",
      "content": "VRx_DQ 85 75 70 65 65 mV 1,2,3",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 348,
      "source": "text",
      "content": "sensitivity applied around Vref",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 348,
      "source": "text",
      "content": "NOTE 1 1. Refer to the minimum BER requirements for DDR5",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 348,
      "source": "text",
      "content": "NOTE 2 2. The validation methodology for this parameter will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 348,
      "source": "text",
      "content": "NOTE 3 3. Recommend testing using clock like pattern such as repeating 3 â1sâ and 3 â0sâ",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 348,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 348,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 349,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 349,
      "source": "text",
      "content": "8.10 Rx Stressed Eye",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 349,
      "source": "text",
      "content": "The stressed eye tests provide the methodology for creating the appropriate stress for the DRAMâs receiver",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 349,
      "source": "text",
      "content": "with the combination of ISI (both loss and reflective), jitter (Rj, Dj, DCD), and crosstalk noise. The",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 349,
      "source": "text",
      "content": "receiver must pass the appropriate BER rate when the equivalent stressed eye is applied through the",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 349,
      "source": "text",
      "content": "combination of ISI, jitter and crosstalk.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 349,
      "source": "text",
      "content": "DQ Interconnect (ISI, Jitter, Xtalk) +- DFE",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 349,
      "source": "text",
      "content": "DD QQ SS # +- Tx Interconnect +-Rx",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 349,
      "source": "text",
      "content": "Figure 196 â Example of Rx Stressed Test Setup in the Presence of ISI, Jitter and Crosstalk",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 349,
      "source": "text",
      "content": "Figure 197 â Example of Rx Stressed Eye Height and Eye Width",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 349,
      "source": "text",
      "content": "8.10.1 Parameters for DDR5 Rx Stressed Eye Tests",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 349,
      "source": "text",
      "content": "Table 431 â Test Conditions for Rx Stressed Eye Tests for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 349,
      "source": "text",
      "content": "BER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 349,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 349,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 349,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 349,
      "source": "text",
      "content": "Eye height of stressed eye RxEH_Stressed_Eye_- 95 1,2,3,",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 349,
      "source": "text",
      "content": "for Golden Reference - - 85 - 80 - 75 - 70 mV 4,5,6,",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 349,
      "source": "text",
      "content": "Golden_Ref_Channel_1",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 349,
      "source": "text",
      "content": "Eye width of stressed eye RxEW_Stressed_Eye_- - - 0.25 - 0.25 - 0.25 - 0.25 1,2,3,",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 349,
      "source": "text",
      "content": "Golden Reference 0.25 UI 4,5,6,",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 349,
      "source": "text",
      "content": "Golden_Ref_Channel_1",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 349,
      "source": "text",
      "content": "Vswing stress to meet the Vswing_Stressed_Eye_- - -",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 349,
      "source": "text",
      "content": "- 600 - 600 - 600 600 600 mV 1.2",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 349,
      "source": "text",
      "content": "data eye Golden_Ref_Channel_1",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 349,
      "source": "text",
      "content": "Injected sinusoidal jitter at Sj_Stressed_Eye_Gold- 0.45 0.45 0.45 0.45 UI",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 349,
      "source": "text",
      "content": "200MHz to meet the data 0 0.45 0 0 0 0 1,2",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 349,
      "source": "text",
      "content": "en_Ref_Channel_1 p-p",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 349,
      "source": "text",
      "content": "Injected Random wide band Rj_Stressed_Eye_Gold- 0 0 0.04 0 0.04 0 0.04 0 0.04 UI",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 349,
      "source": "text",
      "content": "(10MHz-1GHz) Jitter to 0.04 1,2",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 349,
      "source": "text",
      "content": "en_Ref_Channel_1 RMS",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 349,
      "source": "text",
      "content": "Injected voltage noise as",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 349,
      "source": "text",
      "content": "PRBS23, or Vnoise_Stressed_Eye_-",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 349,
      "source": "text",
      "content": "0 125 0 125 0 125 0 125 0 125 mV p-p 1,2",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 349,
      "source": "text",
      "content": "Injected voltage noise at 2.1 Golden_Ref_Channel_1",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 349,
      "source": "text",
      "content": "Golden Reference Channel Golden_Ref_Chan- TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD 3",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 349,
      "source": "text",
      "content": "1 Characteristics as dB",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 349,
      "source": "text",
      "content": "nel_1_Characteristics",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 350,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 350,
      "source": "text",
      "content": "Table 431 â Test Conditions for Rx Stressed Eye Tests for DDR5-3200 to 4800 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 350,
      "source": "text",
      "content": "BER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 350,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 350,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 350,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 1 Must meet minimum BER requirement with eye at receiver after equalization",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 2 These parameters are applied on the defined golden reference channel with parameters TBD.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 3 DFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV (|Tap-2| + |Tap-3| + |Tap-4| <",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 4 Evaluated with no DC supply voltage drift.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 5 Evaluated with no temperature drift.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 6 Supply voltage noise limited according to DC bandwidth spec, see Section6.2",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 7 The stressed eye is to be assumed to have a diamond shape",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 8 The VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications,",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 350,
      "source": "text",
      "content": "for this test, including the limits placed in Note 3",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 350,
      "source": "text",
      "content": "Table 432 â Test Conditions for Rx Stressed Eye Tests for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 350,
      "source": "text",
      "content": "BER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 350,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 350,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 350,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 350,
      "source": "text",
      "content": "Eye height of stressed eye for RxEH_Stressed_Eye_Gold- - - 1,2,3,",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 350,
      "source": "text",
      "content": "- TBD - TBD TBD TBD mV 4,5,6,",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 350,
      "source": "text",
      "content": "Golden Reference Channel 1 en_Ref_Channel_1",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 350,
      "source": "text",
      "content": "Eye width of stressed eye RxEW_Stressed_Eye_Gold- - - - 1,2,3,",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 350,
      "source": "text",
      "content": "- TBD TBD TBD TBD UI 4,5,6,",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 350,
      "source": "text",
      "content": "Golden Reference Channel 1 en_Ref_Channel_1",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 350,
      "source": "text",
      "content": "Vswing stress to meet the data Vswing_Stressed_Eye_Gold- - - -",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 350,
      "source": "text",
      "content": "- TBD TBD TBD TBD mV 1.2",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 350,
      "source": "text",
      "content": "eye en_Ref_Channel_1",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 350,
      "source": "text",
      "content": "Injected sinusoidal jitter at Sj_Stressed_Eye_Gold- - - - UI",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 350,
      "source": "text",
      "content": "- TBD TBD TBD TBD 1,2",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 350,
      "source": "text",
      "content": "200MHz to meet the data eye en_Ref_Channel_1 p-p",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 350,
      "source": "text",
      "content": "Injected Random wide band Rj_Stressed_Eye_Gold- - - -",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 350,
      "source": "text",
      "content": "(10MHz-1GHz) Jitter to meet - TBD TBD TBD TBD UI RMS 1,2",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 350,
      "source": "text",
      "content": "Injected voltage noise as",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 350,
      "source": "text",
      "content": "PRBS23, or Vnoise_Stressed_Eye_Gold- - - - mV",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 350,
      "source": "text",
      "content": "- TBD TBD TBD TBD 1,2",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 350,
      "source": "text",
      "content": "Injected voltage noise en_Ref_Channel_1 p-p",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 350,
      "source": "text",
      "content": "Golden Reference Channel 1 Golden_Ref_Chan-",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 350,
      "source": "text",
      "content": "Characteristics as measured at TBD TBD TBD TBD TBD TBD TBD TBD dB 3",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 350,
      "source": "text",
      "content": "nel_1_Characteristics",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 1 Must meet minimum BER requirement with eye at receiver after equalization",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 2 These parameters are applied on the defined golden reference channel with parameters TBD.",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 3 DFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV (|Tap-2| + |Tap-3| + |Tap-4| <",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 4 Evaluated with no DC supply voltage drift.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 5 Evaluated with no temperature drift.",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 6 Supply voltage noise limited according to DC bandwidth spec, see Section6.2",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 7 The stressed eye is to be assumed to have a diamond shape",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 350,
      "source": "text",
      "content": "NOTE 8 The VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications,",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 350,
      "source": "text",
      "content": "for this test, including the limits placed in Note 3",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 350,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 350,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 351,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 351,
      "source": "text",
      "content": "8.10.1 Parameters for DDR5 Rx Stressed Eye Tests (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 351,
      "source": "text",
      "content": "Table 433 â Test Conditions for Rx Stressed Eye Tests for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 351,
      "source": "text",
      "content": "BER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 351,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 351,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 351,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 351,
      "source": "text",
      "content": "Eye height of stressed eye RxEH_Stressed_Eye_- - - - - 1,2,3,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 351,
      "source": "text",
      "content": "for Golden Reference - TBD TBD TBD TBD TBD mV 4,5,6,",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 351,
      "source": "text",
      "content": "Golden_Ref_Channel_1",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 351,
      "source": "text",
      "content": "Eye width of stressed eye RxEW_Stressed_Eye_- TBD - - - - 1,2,3,",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 351,
      "source": "text",
      "content": "Golden Reference - TBD TBD TBD TBD UI 4,5,6,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 351,
      "source": "text",
      "content": "Golden_Ref_Channel_1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 351,
      "source": "text",
      "content": "Vswing stress to meet the Vswing_Stressed_Eye_- TBD - - - -",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 351,
      "source": "text",
      "content": "- TBD TBD TBD TBD mV 1.2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 351,
      "source": "text",
      "content": "data eye Golden_Ref_Channel_1",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 351,
      "source": "text",
      "content": "Injected sinusoidal jitter at Sj_Stressed_Eye_Gold- TBD - - - - UI",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 351,
      "source": "text",
      "content": "200MHz to meet the data - TBD TBD TBD TBD 1,2",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 351,
      "source": "text",
      "content": "en_Ref_Channel_1 p-p",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 351,
      "source": "text",
      "content": "Injected Random wide band Rj_Stressed_Eye_Gold- TBD - - - - UI",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 351,
      "source": "text",
      "content": "(10MHz-1GHz) Jitter to - TBD TBD TBD TBD 1,2",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 351,
      "source": "text",
      "content": "en_Ref_Channel_1 RMS",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 351,
      "source": "text",
      "content": "Injected voltage noise as",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 351,
      "source": "text",
      "content": "PRBS23, or Vnoise_Stressed_Eye_- TBD - - - - mV",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 351,
      "source": "text",
      "content": "- TBD TBD TBD TBD 1,2",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 351,
      "source": "text",
      "content": "Injected voltage noise Golden_Ref_Channel_1 p-p",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 351,
      "source": "text",
      "content": "Golden Reference Channel Golden_Ref_Chan- TBD TBD",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 351,
      "source": "text",
      "content": "1 Characteristics as TBD TBD TBD TBD TBD TBD TBD TBD dB 3",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 351,
      "source": "text",
      "content": "nel_1_Characteristics",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 351,
      "source": "text",
      "content": "NOTE 1 1. Must meet minimum BER requirement with eye at receiver after equalization",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 351,
      "source": "text",
      "content": "NOTE 2 These parameters are applied on the defined golden reference channel with parameters TBD.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 351,
      "source": "text",
      "content": "NOTE 3 DFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV (|Tap-2| + |Tap-3| + |Tap-4| <",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 351,
      "source": "text",
      "content": "NOTE 4 Evaluated with no DC supply voltage drift.",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 351,
      "source": "text",
      "content": "NOTE 5 Evaluated with no temperature drift.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 351,
      "source": "text",
      "content": "NOTE 6 Supply voltage noise limited according to DC bandwidth spec, see Section6.2.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 351,
      "source": "text",
      "content": "NOTE 7 The stressed eye is to be assumed to have a diamond shape",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 351,
      "source": "text",
      "content": "NOTE 8 The VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications,",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 351,
      "source": "text",
      "content": "for this test, including the limits placed in Note 3",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 351,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 351,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 352,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 352,
      "source": "text",
      "content": "8.11 Connectivity Test Mode - Input level and Timing Requirement",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 352,
      "source": "text",
      "content": "During CT Mode, input levels are defined as follows.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 352,
      "source": "text",
      "content": "TEN pin: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 352,
      "source": "text",
      "content": "CS_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 352,
      "source": "text",
      "content": "Test Input pins: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 352,
      "source": "text",
      "content": "RESET_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 352,
      "source": "text",
      "content": "Prior to the assertion of the TEN pin, all voltage supplies must be valid and stable.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 352,
      "source": "text",
      "content": "Upon the assertion of the TEN pin, the CK_t and CK_c signals will be ignored and the DDR5 memory",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 352,
      "source": "text",
      "content": "device will enter into the CT mode after time tCT_Enable. In the CT mode, no refresh activities in the",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 352,
      "source": "text",
      "content": "memory arrays, initiated either externally (i.e., auto-refresh) or internally (i.e., self-refresh), will be",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 352,
      "source": "text",
      "content": "The TEN pin may be asserted after the DRAM has completed power-on, after RESET_n has de-asserted,",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 352,
      "source": "text",
      "content": "the wait time after the RESET_n de-assertion has elapsed, and prior to starting clocks (CK_t, CK_c).",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 352,
      "source": "text",
      "content": "The TEN pin may be de-asserted at any time in the CT mode. Upon exiting the CT mode, the states of the",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 352,
      "source": "text",
      "content": "DDR5 memory device are unknown and the integrity of the original content of the memory array is not",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 352,
      "source": "text",
      "content": "guaranteed; therefore, the reset initialization sequence is required.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 352,
      "source": "text",
      "content": "All output signals at the test output pins will be stable within tCT_valid after the test inputs have been",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 352,
      "source": "text",
      "content": "applied to the test input pins with TEN input and CS_n input maintained High and Low respectively.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 352,
      "source": "text",
      "content": "VALID Input VALID Input",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 352,
      "source": "text",
      "content": "CT Inputs VALID Input VALID Input",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 352,
      "source": "text",
      "content": "CT Outputs VALID VALID",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 352,
      "source": "text",
      "content": "Figure 198 â Timing Diagram for Connectivity Test (CT) Mode",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 352,
      "source": "text",
      "content": "Table 434 â AC Parameters for Connectivity Test (CT) Mode",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 353,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 353,
      "source": "text",
      "content": "8.11.1 Connectivity Test (CT) Mode Input Levels",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 353,
      "source": "text",
      "content": "The input parameters in Table435 will be applied for DDR5 SDRAM Input Signals during Connectivity",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 353,
      "source": "text",
      "content": "Table 435 â CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 353,
      "source": "text",
      "content": "Parameter Symbol Min Max Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 353,
      "source": "text",
      "content": "TEN AC Input High Voltage VIH(AC)_TEN 0.8 * VDDQ VDDQ V 1",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 353,
      "source": "text",
      "content": "TEN DC Input High Voltage VIH(DC)_TEN 0.7 * VDDQ VDDQ V",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 353,
      "source": "text",
      "content": "TEN DC Input Low Voltage VIL(DC)_TEN VSS 0.3 * VDDQ V",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 353,
      "source": "text",
      "content": "TEN AC Input Low Voltage VIL(AC)_TEN VSS 0.2 * VDDQ V 2",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 353,
      "source": "text",
      "content": "TEN Input signal Falling time TF_input_TEN - 10 ns",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 353,
      "source": "text",
      "content": "TEN Input signal Rising time TR_input_TEN - 10 ns",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 353,
      "source": "text",
      "content": "NOTE 1 Overshoot might occur. It should be limited by the Absolute Maximum DC Ratings (see Table390).",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 353,
      "source": "text",
      "content": "NOTE 2 Undershoot might occur. It should be limited by Absolute Maximum DC Ratings (see Table390).",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 353,
      "source": "text",
      "content": "TF_input_TEN TR_input_TEN",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 353,
      "source": "text",
      "content": "Figure 199 â TEN Input Slew Rate Definition",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 354,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 354,
      "source": "text",
      "content": "8.11.2 CMOS Rail to Rail Input Levels for RESET_n",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 354,
      "source": "text",
      "content": "Table 436 â CMOS Rail to Rail Input Levels for RESET_n",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 354,
      "source": "text",
      "content": "Parameter Symbol Min Max Unit NOTE",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 354,
      "source": "text",
      "content": "AC Input High Voltage VIH(AC)_RESET 0.8*VDDQ VDDQ V 5",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 354,
      "source": "text",
      "content": "DC Input High Voltage VIH(DC)_RESET 0.7*VDDQ VDDQ V 2",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 354,
      "source": "text",
      "content": "DC Input Low Voltage VIL(DC)_RESET VSS 0.3*VDDQ V 1",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 354,
      "source": "text",
      "content": "AC Input Low Voltage VIL(AC)_RESET VSS 0.2*VDDQ V 6",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 354,
      "source": "text",
      "content": "Rising time TR_RESET - 1.0 us",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 354,
      "source": "text",
      "content": "RESET pulse width tPW_RESET 1.0 - us 3,4",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 354,
      "source": "text",
      "content": "NOTE 1 After RESET_n is registered LOW, RESET_n level shall be maintained below VIL(DC)_RESET during tPW_RESET, otherwise,",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 354,
      "source": "text",
      "content": "SDRAM may not be reset.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 354,
      "source": "text",
      "content": "NOTE 2 Once RESET_n is registered HIGH, RESET_n level must be maintained above VIH(DC)_RESET, otherwise, SDRAM operation will",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 354,
      "source": "text",
      "content": "not be guaranteed until it is reset asserting RESET_n signal LOW.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 354,
      "source": "text",
      "content": "NOTE 3 RESET is destructive to data contents.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 354,
      "source": "text",
      "content": "NOTE 4 This definition is applied only for âReset Procedure at Power Stableâ.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 354,
      "source": "text",
      "content": "NOTE 5 Overshoot might occur. It should be limited by the Absolute Maximum DC Ratings (see Table390).",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 354,
      "source": "text",
      "content": "NOTE 6 Undershoot might occur. It should be limited by Absolute Maximum DC Ratings (see Table390).",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 354,
      "source": "text",
      "content": "Figure 200 â RESET_n Input Slew Rate Definition",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 355,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 355,
      "source": "text",
      "content": "9 AC & DC Output Measurement Levels and Timing",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 355,
      "source": "text",
      "content": "9.1 Output Driver DC Electrical Characteristics for DQS and DQ",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 355,
      "source": "text",
      "content": "The DDR5 driver supports two different Ron values. These Ron values are referred as strong (low Ron)",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 355,
      "source": "text",
      "content": "and weak mode (high Ron). A functional representation of the output buffer is shown in Figure201.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 355,
      "source": "text",
      "content": "Output driver impedance RON is defined as follows:",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 355,
      "source": "text",
      "content": "The individual pull-up and pull-down resistors (RON and RON ) are defined as follows:",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 355,
      "source": "text",
      "content": "RON Pu = I out under the condition that RONPd is off",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 355,
      "source": "text",
      "content": "RON Pd = I out under the condition that RONPu is off",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 355,
      "source": "text",
      "content": "Figure 201 â Output Drive, Chip In Drive Mode",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 355,
      "source": "text",
      "content": "Table 437 â Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 355,
      "source": "text",
      "content": "Operating Temperature Range; after Proper ZQ Calibration",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 355,
      "source": "text",
      "content": "RONNOM Resistor Vout Min Nom Max Unit NOTE",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 355,
      "source": "text",
      "content": "VOLdc= 0.5*VDDQ 0.8 1 1.1 RZQ/7 1,2",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 355,
      "source": "text",
      "content": "RON34Pd VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/7 1,2",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 355,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.9 1 1.25 RZQ/7 1,2",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 355,
      "source": "text",
      "content": "VOLdc= 0.5* VDDQ 0.9 1 1.25 RZQ/7 1,2",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 355,
      "source": "text",
      "content": "RON34Pu VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/7 1,2",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 355,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.8 1 1.1 RZQ/7 1,2",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 355,
      "source": "text",
      "content": "VOLdc= 0.5*VDDQ 0.8 1 1.1 RZQ/5 1,2",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 355,
      "source": "text",
      "content": "RON48Pd VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/5 1,2",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 355,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.9 1 1.25 RZQ/5 1,2",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 355,
      "source": "text",
      "content": "VOLdc= 0.5* VDDQ 0.9 1 1.25 RZQ/5 1,2",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 355,
      "source": "text",
      "content": "RON48Pu VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/5 1,2",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 355,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.8 1 1.1 RZQ/5 1,2",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 356,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 356,
      "source": "text",
      "content": "Table 437 â Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 356,
      "source": "text",
      "content": "Operating Temperature Range; after Proper ZQ Calibration (Contâd)",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 356,
      "source": "text",
      "content": "RONNOM Resistor Vout Min Nom Max Unit NOTE",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 356,
      "source": "text",
      "content": "Mismatch between pull-up and",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 356,
      "source": "text",
      "content": "VOMdc= 0.8* VDDQ -10 10 % 1,2,3,4",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 356,
      "source": "text",
      "content": "Mismatch DQ-DQ within byte",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 356,
      "source": "text",
      "content": "VOMdc= 0.8* VDDQ 10 % 1,2,4",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 356,
      "source": "text",
      "content": "variation pull-up, MMPudd",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 356,
      "source": "text",
      "content": "Mismatch DQ-DQ within byte",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 356,
      "source": "text",
      "content": "VOMdc= 0.8* VDDQ 10 % 1,2,4",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 356,
      "source": "text",
      "content": "variation pull-dn, MMPddd",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 356,
      "source": "text",
      "content": "NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 356,
      "source": "text",
      "content": "temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity (TBD).",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 356,
      "source": "text",
      "content": "NOTE 2 Pull-up and pull-dn output driver impedances are recommended to be calibrated at 0.8 * VDDQ. Other calibration schemes may be",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 356,
      "source": "text",
      "content": "used to achieve the linearity spec shown here, e.g., calibration at 0.5 * VDDQ and 0.95 * VDDQ.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 356,
      "source": "text",
      "content": "NOTE 3 Measurement definition for mismatch between pull-up and pull-down, MMPuPd : Measure RONPu and RONPD both at 0.8*VDD",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 356,
      "source": "text",
      "content": "separately; Ronnom is the nominal Ron value",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 356,
      "source": "text",
      "content": "NOTE 4 RON variance range ratio to RON Nominal value in a given component, including DQS_t and DQS_c.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 356,
      "source": "text",
      "content": "NOTE 5 This parameter of x16 device is specified for Upper byte and Lower byte.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 356,
      "source": "text",
      "content": "9.2 Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 356,
      "source": "text",
      "content": "The DDR5 Loopback driver supports 34 ohms. A functional representation of the output buffer is shown in",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 356,
      "source": "text",
      "content": "RON Pu = I out under the condition that RONPd is off",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 356,
      "source": "text",
      "content": "RON Pd = I out under the condition that RONPu is off",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 356,
      "source": "text",
      "content": "RCV, ... LBDQS, LBDQ",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 356,
      "source": "text",
      "content": "Figure 202 â Output Driver for Loopback Signals",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 357,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 357,
      "source": "text",
      "content": "9.2 Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 357,
      "source": "text",
      "content": "Table 438 â Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm Entire",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 357,
      "source": "text",
      "content": "Operating Temperature Range; after Proper ZQ Calibration",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 357,
      "source": "text",
      "content": "RONNOM Resistor Vout Min Nom Max Unit Notes",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 357,
      "source": "text",
      "content": "VOLdc= 0.5*VDDQ 0.8 1 1.1 RZQ/7 1,2",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 357,
      "source": "text",
      "content": "RON34Pd VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/7 1,2",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 357,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.9 1 1.25 RZQ/7 1,2",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 357,
      "source": "text",
      "content": "VOLdc= 0.5* VDDQ 0.9 1 1.25 RZQ/7 1,2",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 357,
      "source": "text",
      "content": "RON34Pu VOMdc= 0.8* VDDQ 0.9 1 1.1 RZQ/7 1,2",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 357,
      "source": "text",
      "content": "VOHdc= 0.95* VDDQ 0.8 1 1.1 RZQ/7 1,2",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 357,
      "source": "text",
      "content": "Mismatch between pull-up and",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 357,
      "source": "text",
      "content": "VOMdc= 0.8* VDDQ -10 10 % 1,2,3,4",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 357,
      "source": "text",
      "content": "Mismatch LBDQS-LBDQ within",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 357,
      "source": "text",
      "content": "VOMdc= 0.8* VDDQ 10 % 1,2,4",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 357,
      "source": "text",
      "content": "device variation pull-up, MMPudd",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 357,
      "source": "text",
      "content": "Mismatch LBDQS-LBDQ within",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 357,
      "source": "text",
      "content": "VOMdc= 0.8* VDDQ 10 % 1,2,4",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 357,
      "source": "text",
      "content": "device variation pull-dn, MMPddd",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 357,
      "source": "text",
      "content": "NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 357,
      "source": "text",
      "content": "temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity (TBD).",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 357,
      "source": "text",
      "content": "NOTE 2 Pull-up and pull-dn output driver impedances are recommended to be calibrated at 0.8 * VDDQ. Other calibration schemes may be",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 357,
      "source": "text",
      "content": "used to achieve the linearity spec shown , e.g., calibration at 0.5 * VDDQ and 0.95 * VDDQ.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 357,
      "source": "text",
      "content": "NOTE 3 Measurement definition for mismatch between pull-up and pull-down, MMPuPd : Measure RONPu and RONPD both at 0.8*VDD",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 357,
      "source": "text",
      "content": "separately; Ronnom is the nominal Ron value",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 357,
      "source": "text",
      "content": "NOTE 4 RON variance range ratio to RON Nominal value in a given component, including LBDQS and LBDQ.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 358,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 358,
      "source": "text",
      "content": "9.3 Loopback Output Timing",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 358,
      "source": "text",
      "content": "Loopback strobe LBDQS to Loopback data LBDQ relationship is illustrated in Figure203.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 358,
      "source": "text",
      "content": "- tLBQSH describes the single-ended LBDQS strobe high pulse width",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 358,
      "source": "text",
      "content": "- tLBQSL describes the single-ended LBDQS strobe low pulse width",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 358,
      "source": "text",
      "content": "- tLBDQSQ describes the latest valid transition of LBDQ measured at both rising and falling edges of LBDQS",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 358,
      "source": "text",
      "content": "- tLBQH describes the earliest invalid transition of LBDQ measured at both rising and falling edges of LBDQS",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 358,
      "source": "text",
      "content": "- tLBDVW describes the data valid window per device per UI and is derived from (tLBQH-tLBDQSQ) of each UI",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 358,
      "source": "text",
      "content": "Table 439 â Loopback Output Timing Parameters for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 358,
      "source": "text",
      "content": "Speed DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 358,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 358,
      "source": "text",
      "content": "Loopback LBDQS Output Low Time tLBQSL 0.7 - 0.7 - 0.7 - 0.7 - 0.7 - tCK 1",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 358,
      "source": "text",
      "content": "Loopback LBDQS Output High Time tLBQSH 0.7 - 0.7 - 0.7 - 0.7 - 0.7 - tCK 1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 358,
      "source": "text",
      "content": "Loopback LBDQS to LBDQ Skew tLBDQSQ 0.2 - 0.2 - 0.2 - 0.2 - 0.2 - tCK/2 1",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 358,
      "source": "text",
      "content": "L Lo Bo Dp Qb Sack LBDQ Output Time from tLBQH 3.6 - 3.6 - 3.6 - 3.6 - 3.6 - tCK/2 1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 358,
      "source": "text",
      "content": "L tLo Bo Dpb Qa Sc Qk )D oa ft a ea v ca hli d U Iw pin ed r o Dw R ( AtL MBQH- tLBDVW 3.4 - 3.4 - 3.4 - 3.4 - 3.4 - tCK/2 1",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 358,
      "source": "text",
      "content": "NOTE 1 Based on Loopback 4-way interleave setting (see Section3.5.54)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 358,
      "source": "text",
      "content": "Table 440 â Loopback Output Timing Parameters for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 358,
      "source": "text",
      "content": "Speed DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 358,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 358,
      "source": "text",
      "content": "Loopback LBDQS Output Low Time tLBQSL TBD - TBD - TBD - TBD - tCK 1",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 358,
      "source": "text",
      "content": "Loopback LBDQS Output High Time tLBQSH TBD - TBD - TBD - TBD - tCK 1",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 358,
      "source": "text",
      "content": "Loopback LBDQS to LBDQ Skew tLBDQSQ TBD - TBD - TBD - TBD - tCK/2 1",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 358,
      "source": "text",
      "content": "Loopback LBDQ Output Time from LBDQS tLBQH - - - - tCK/2 1",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 358,
      "source": "text",
      "content": "L Qo So Qpb ) a oc f k e aD ca ht a U v I a pl eid r w Di Rnd Ao Mw (tLBQH-tLBD- tLBDVW TBD - TBD - TBD - TBD - tCK/2 1",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 358,
      "source": "text",
      "content": "NOTE 1 Based on Loopback 4-way interleave setting (see Section3.5.54)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 359,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 359,
      "source": "text",
      "content": "9.3 Loopback Output Timing (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 359,
      "source": "text",
      "content": "Table 441 â Loopback Output Timing Parameters for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 359,
      "source": "text",
      "content": "Speed DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400 NOT",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 359,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX E",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 359,
      "source": "text",
      "content": "Loopback LBDQS Output Low Time",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 359,
      "source": "text",
      "content": "tLBQSL TBD - TBD - TBD - TBD - TBD - tCK 1",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 359,
      "source": "text",
      "content": "Loopback LBDQS Output High Time TBD TBD TBD TBD TBD",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 359,
      "source": "text",
      "content": "tLBQSH - - - - - tCK 1",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 359,
      "source": "text",
      "content": "Loopback LBDQS to LBDQ Skew TBD TBD TBD TBD TBD",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 359,
      "source": "text",
      "content": "tLBDQSQ - - - - - tCK/2 1",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 359,
      "source": "text",
      "content": "Loopback LBDQ Output Time from LB- TBD TBD TBD TBD TBD",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 359,
      "source": "text",
      "content": "tLBQH - - - - - tCK/2 1",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 359,
      "source": "text",
      "content": "Loopback Data valid window (tLBQH- TBD TBD TBD TBD TBD",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 359,
      "source": "text",
      "content": "tLBDVW - - - - - tCK/2 1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 359,
      "source": "text",
      "content": "tLBDQSQ) of each UI per DRAM",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 359,
      "source": "text",
      "content": "1: Based on Loopback 4-way interleave setting (see MR53)",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 359,
      "source": "text",
      "content": "tLBQSH tLBQSL tLBQSH tLBQSL",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 359,
      "source": "text",
      "content": "Figure 203 â Loopback Strobe to Data Relationship",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 359,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 359,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 360,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 360,
      "source": "text",
      "content": "9.3.1 Alert_n Output Drive Characteristic",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 360,
      "source": "text",
      "content": "A functional representation of the output buffer is shown in Figure204. Output driver impedance RON is",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 360,
      "source": "text",
      "content": "Pd l Iout l under the condition that RON is off",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 360,
      "source": "text",
      "content": "Figure 204 â Output Buffer Function",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 360,
      "source": "text",
      "content": "Table 442 â RON Vout Values",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 360,
      "source": "text",
      "content": "Resistor Vout Min Max Unit NOTE",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 360,
      "source": "text",
      "content": "VOLdc= 0.1* VDDQ 0.3 1.1 R ZQ/7",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 360,
      "source": "text",
      "content": "RON Pd V OMdc = 0.8* VDDQ 0.4 1.1 R ZQ/7",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 360,
      "source": "text",
      "content": "V OHdc = 0.95* VDDQ 0.4 1.25 R ZQ/7",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 361,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 361,
      "source": "text",
      "content": "9.3.2 Output Driver Characteristic of Connectivity Test (CT) Mode",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 361,
      "source": "text",
      "content": "Following Output driver impedance RON will be applied to the Test Output Pin during Connectivity Test",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 361,
      "source": "text",
      "content": "The individual pull-up and pull-down resistors (RONPu_CT and RONPd_CT) are defined as follows:",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 361,
      "source": "text",
      "content": "Figure 205 â Output Driver",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 361,
      "source": "text",
      "content": "Table 443 â RONNOM_CT Vout Values",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 361,
      "source": "text",
      "content": "RONNOM_CT Resistor Vout Max Units NOTE",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 361,
      "source": "text",
      "content": "VOBdc = 0.2 x VDDQ 1.9 R ZQ/7 1,2",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 361,
      "source": "text",
      "content": "VOLdc = 0.5 x VDDQ 2.0 R ZQ/7 1,2",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 361,
      "source": "text",
      "content": "VOMdc = 0.8 x VDDQ 2.2 R ZQ/7 1,2",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 361,
      "source": "text",
      "content": "VOHdc = 0.95 x VDDQ 2.5 R ZQ/7 1,2",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 361,
      "source": "text",
      "content": "VOBdc = 0.2 x VDDQ 1.9 R ZQ/7 1,2",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 361,
      "source": "text",
      "content": "VOLdc = 0.5 x VDDQ 2.0 R ZQ/7 1,2",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 361,
      "source": "text",
      "content": "VOMdc = 0.8 x VDDQ 2.2 R ZQ/7 1,2",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 361,
      "source": "text",
      "content": "VOHdc = 0.95 x VDDQ 2.5 R ZQ/7 1,2",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 361,
      "source": "text",
      "content": "NOTE 1 Connectivity test mode uses un-calibrated drivers, showing the full range over PVT. No mismatch between pull up and pull down is",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 361,
      "source": "text",
      "content": "NOTE 2 Uncalibrated drive strength tolerance is specified at +/- 30%",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 362,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 362,
      "source": "text",
      "content": "9.4 Single-Ended Output Levels - VOL/VOH",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 362,
      "source": "text",
      "content": "Table 444 â Single-Ended Output Levels for DDR5-3200 to DDR5-6400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 362,
      "source": "text",
      "content": "Symbol Parameter DDR5-3200-6400 Units Note",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 362,
      "source": "text",
      "content": "V OH Output high measurement level (for output SR) 0.75 x V pk-pk V 1",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 362,
      "source": "text",
      "content": "V OL Output low measurement level (for output SR) 0.25 x V pk-pk V 1",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 362,
      "source": "text",
      "content": "NOTE 1 V is the mean high voltage minus the mean low voltage over TBD samples.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 362,
      "source": "text",
      "content": "Table 445 â Single-Ended Output Levels for DDR5-6800 to DDR5-8400",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 362,
      "source": "text",
      "content": "Symbol Parameter DDR5-6800-8400 Units Notes",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 362,
      "source": "text",
      "content": "V Output high measurement level (for output SR) 0.75 x V V 1",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 362,
      "source": "text",
      "content": "V Output low measurement level (for output SR) 0.25 x V V 1",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 362,
      "source": "text",
      "content": "NOTE 1 V pk-pkis the mean high voltage minus the mean low voltage over TBD samples.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 362,
      "source": "text",
      "content": "9.5 Single-Ended Output Levels - VOL/VOH for Loopback Signals",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 362,
      "source": "text",
      "content": "Table 446 â Single-Ended Output Levels for Loopback Signals DDR5-3200 to DDR5-6400",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 362,
      "source": "text",
      "content": "Symbol Parameter DDR5-3200-6400 Units Notes",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 362,
      "source": "text",
      "content": "V OH Output high measurement level (for output SR) 0.75 x V pk-pk V 1",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 362,
      "source": "text",
      "content": "V OL Output low measurement level (for output SR) 0.25 x V pk-pk V 1",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 362,
      "source": "text",
      "content": "NOTE 1 V pk-pkis the mean high voltage minus the mean low voltage over TBD samples.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 362,
      "source": "text",
      "content": "Table 447 â Single-Ended Output Levels for Loopback Signals DDR5-6800 to DDR5-6800",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 362,
      "source": "text",
      "content": "Symbol Parameter DDR5-3200-6400 Units Notes",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 362,
      "source": "text",
      "content": "V Output high measurement level (for output SR) 0.75 x V V 1",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 362,
      "source": "text",
      "content": "V Output low measurement level (for output SR) 0.25 x V V 1",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 362,
      "source": "text",
      "content": "NOTE 1 V pk-pkis the mean high voltage minus the mean low voltage over TBD samples.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 362,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 362,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 363,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 363,
      "source": "text",
      "content": "9.6 Single-Ended Output Slew Rate",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 363,
      "source": "text",
      "content": "With the reference load for timing measurements, output slew rate for falling and rising edges is defined",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 363,
      "source": "text",
      "content": "and measured between V and V for single ended signals as shown in Table448 and Figure206.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 363,
      "source": "text",
      "content": "Table 448 â Single-Ended Output Slew Rate Definition",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 363,
      "source": "text",
      "content": "Description Defined by",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 363,
      "source": "text",
      "content": "Single ended output slew rate for rising edge V OL V OH [V OH-V OL] / delta TRse",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 363,
      "source": "text",
      "content": "Single ended output slew rate for falling edge V OH V OL [V OH-V OL] / delta TFse",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 363,
      "source": "text",
      "content": "NOTE 1 Output slew rate is verified by design and characterization, and may not be subject to production test.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 363,
      "source": "text",
      "content": "delta TFdiff delta TRdiff",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 363,
      "source": "text",
      "content": "Figure 206 â Single-Ended Output Slew Rate Definition",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 363,
      "source": "text",
      "content": "Table 449 â Single-Ended Output Slew Rate for DDR5-3200 to DDR5-4800",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 363,
      "source": "text",
      "content": "Speed DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 363,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 363,
      "source": "text",
      "content": "Single ended output slew rate SRQse 8 18 8 18 8 18 8 18 8 18 V/ns",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 363,
      "source": "text",
      "content": "Table 450 â Single-Ended Output Slew Rate for DDR5-5200 to DDR5-6400",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 363,
      "source": "text",
      "content": "Speed DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 363,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 363,
      "source": "text",
      "content": "Single ended output slew rate SRQse TBD TBD TBD TBD TBD TBD TBD TBD V/ns",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 363,
      "source": "text",
      "content": "Table 451 â Single-Ended Output Slew Rate for DDR5-6800 to DDR5-8400",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 363,
      "source": "text",
      "content": "Speed DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 363,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 363,
      "source": "text",
      "content": "Single ended output slew rate SRQse TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD V/ns",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 363,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 363,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 364,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 364,
      "source": "text",
      "content": "9.7 Differential Output Levels",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 364,
      "source": "text",
      "content": "Table 452 â Differential Output Levels for DDR5-3200 to DDR5-6400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 364,
      "source": "text",
      "content": "Symbol Parameter DDR5-3200-6400 Units Notes",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 364,
      "source": "text",
      "content": "V OHdiff Differential output high measurement level (for output SR) 0.75 x V diffpk-pk V 1",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 364,
      "source": "text",
      "content": "V OLdiff Differential output low measurement level (for output SR) 0.25 x V diffpk-pk V 1",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 364,
      "source": "text",
      "content": "NOTE 1 V diffpk-pkis the mean high voltage minus the mean low voltage over TBD samples.",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 364,
      "source": "text",
      "content": "Table 453 â Differential AC & DC Output Levels for DDR5-6800 to DDR5-8400",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 364,
      "source": "text",
      "content": "Symbol Parameter DDR5-6800-8400 Units Notes",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 364,
      "source": "text",
      "content": "V Differential output high measurement level (for output SR) 0.7 x V V 1",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 364,
      "source": "text",
      "content": "V Differential output low measurement level (for output SR) 0.3 x V V 1",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 364,
      "source": "text",
      "content": "NOTE 1 V diffpk-pkis the mean high voltage minus the mean low voltage over TBD samples.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 364,
      "source": "text",
      "content": "9.8 Differential Output Slew Rate",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 364,
      "source": "text",
      "content": "With the reference load for timing measurements, output slew rate for falling and rising edges is defined",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 364,
      "source": "text",
      "content": "and measured between V and V for differential signals as shown in Table454 and Figure207",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 364,
      "source": "text",
      "content": "Table 454 â Differential Output Slew Rate Definition",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 364,
      "source": "text",
      "content": "Description Defined by",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 364,
      "source": "text",
      "content": "Differential output slew rate for rising edge V OLdiff V OHdiff [V OHdiff-V OLdiff] / delta TRdiff",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 364,
      "source": "text",
      "content": "Differential output slew rate for falling edge V OHdiff V OLdiff [V OHdiff-V OLdiff] / delta TFdiff",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 364,
      "source": "text",
      "content": "NOTE Output slew rate is verified by design and characterization, and may not be subject to production test.",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 364,
      "source": "text",
      "content": "delta TFdiff delta TRdiff",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 364,
      "source": "text",
      "content": "Figure 207 â Differential Output Slew Rate Definition",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 364,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 364,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 365,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 365,
      "source": "text",
      "content": "9.8 Differential Output Slew Rate (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 365,
      "source": "text",
      "content": "Table 455 â Differential Output Slew Rate for DDR5-3200 to DDR5-4800",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 365,
      "source": "text",
      "content": "Speed DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 365,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 365,
      "source": "text",
      "content": "Differential output slew rate SRQdiff 16 36 16 36 16 36 16 36 16 36 V/ns",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 365,
      "source": "text",
      "content": "Table 456 â Differential Output Slew Rate for DDR5-5200 to DDR5-6400",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 365,
      "source": "text",
      "content": "Speed DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 365,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 365,
      "source": "text",
      "content": "Differential output slew rate SRQdiff TBD TBD TBD TBD TBD TBD TBD TBD V/ns",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 365,
      "source": "text",
      "content": "Table 457 â Differential Output Slew Rate for DDR5-6800 to DDR5-8400",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 365,
      "source": "text",
      "content": "Speed DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 365,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 365,
      "source": "text",
      "content": "Differential output slew rate SRQdiff TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD V/ns",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 365,
      "source": "text",
      "content": "The Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 365,
      "source": "text",
      "content": "Jitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 365,
      "source": "text",
      "content": "Figure 208 â Example of DDR5 Memory Interconnect â Tx DQS Jitter",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 365,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 365,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 366,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 366,
      "source": "text",
      "content": "9.9 Tx DQS Jitter (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 366,
      "source": "text",
      "content": "Table 458 â Tx DQS Jitter Parameters for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 366,
      "source": "text",
      "content": "Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 366,
      "source": "text",
      "content": "DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 366,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 366,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 366,
      "source": "text",
      "content": "tTx_D- _ 1UI_Rj_ 1UI_Rj_ 1UI_Rj_ 1UI_Rj_ UI 1,2,3,4,",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 366,
      "source": "text",
      "content": "Rj RMS Value of 1-UI QS_1UI_R- - NoBUJ - NoBUJ - NoBUJ - NoBUJ - NoBUJ (RMS 5,6,7,8,9,",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 366,
      "source": "text",
      "content": "Jitter without BUJ + + + +",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 366,
      "source": "text",
      "content": "j_NoBUJ + ) 10,11,12",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 366,
      "source": "text",
      "content": "0.002 0.002 0.002 0.002",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 366,
      "source": "text",
      "content": "Dj pp Value of 1-UI Jit- t QT Sx_ _D 1U- I_D- - 0.150 - 0.150 - 0.150 - 0.150 - 0.150 UI 1 7, ,2 8, ,3 9, ,5 1, 06 ,,",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 366,
      "source": "text",
      "content": "Rj RMS Value of N-UI tTx_D- NUI_Rj NUI_Rj NUI_Rj_ NUI_Rj_ NUI_Rj_ UI 1,2,3,5,6,",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 366,
      "source": "text",
      "content": "jitter without BUJ, QS_NUI_R- - _ - _ - NoBUJ - NoBUJ - NoBUJ (RMS 7,8,9,10,",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 366,
      "source": "text",
      "content": "where 1<N< 4 j_NoBUJ + + + ) 11,12",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 366,
      "source": "text",
      "content": "Dj pp Value of N-UI Jit- tTx_D- 1,2,3,5,6,",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 366,
      "source": "text",
      "content": "ter without BUJ, QS_NUI_D- - 0.150 - 0.150 - 0.150 - 0.150 - 0.150 UI 7,8,9,10,",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 366,
      "source": "text",
      "content": "where 1<N < 4 j_NoBUJ 11",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 1 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 366,
      "source": "text",
      "content": "socket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 366,
      "source": "text",
      "content": "within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 366,
      "source": "text",
      "content": "component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 366,
      "source": "text",
      "content": "small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 366,
      "source": "text",
      "content": "patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 366,
      "source": "text",
      "content": "cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 2 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 366,
      "source": "text",
      "content": "socket in the transmitter measurement setup, in many cases the contribution of BUJ is not significant or can be estimated within",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 366,
      "source": "text",
      "content": "tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component,",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 366,
      "source": "text",
      "content": "the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 366,
      "source": "text",
      "content": "of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 366,
      "source": "text",
      "content": "the corresponding RX receivers, so as to excite realistic on-die noise profile from device switching. Note that there may be cases when",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 366,
      "source": "text",
      "content": "one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 3 The validation methodology for these parameters will be covered in future ballots",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 4 Rj RMS value of 1-UI jitter. Without BUJ, but on-die system like noise present. This extraction is to be done after software correction",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 5 See Section7.2 for details on the minimum BER requirements",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 6 See Section7.3 for details on UI, NUI and Jitter definitions",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 7 Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 366,
      "source": "text",
      "content": "prior to running the Tx DQ Jitter test",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 8 The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44, and the Mode Registers for the Per Pin DCA of DQS are",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 9 Spread Spectrum Clocking (SSC) must be disabled while running the Tx DQ Jitter test",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 10 These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 366,
      "source": "text",
      "content": "out continuous MRR commands. The MR25 OP[3] is set to â1â to enable this feature.",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 11 Tested on the CTC2 card only",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 366,
      "source": "text",
      "content": "NOTE 12 The max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 367,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 367,
      "source": "text",
      "content": "9.9 Tx DQS Jitter (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 367,
      "source": "text",
      "content": "Table 459 â Tx DQS Jitter Parameters for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 367,
      "source": "text",
      "content": "Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 367,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 367,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 367,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 367,
      "source": "text",
      "content": "Strobe Duty Cycle Error tTx_DQS_Duty_UI - TBD - TBD - TBD - TBD UI 5,6,7,8,9,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 367,
      "source": "text",
      "content": "Strobe Duty Cycle Error tTx_DQS_Duty_UI - TBD - TBD - TBD - TBD UI 7,8,9,10,",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 367,
      "source": "text",
      "content": "Strobe Duty Cycle Error tTx_DQS_Duty_UI - TBD - TBD - TBD - TBD UI 7,8,9,10,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 367,
      "source": "text",
      "content": "Strobe Duty Cycle Error tTx_DQS_Duty_UI - TBD - TBD - TBD - TBD UI 7,8,9,10,",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 1 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 367,
      "source": "text",
      "content": "socket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 367,
      "source": "text",
      "content": "within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 367,
      "source": "text",
      "content": "component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 367,
      "source": "text",
      "content": "small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 367,
      "source": "text",
      "content": "patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 367,
      "source": "text",
      "content": "cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 2 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 367,
      "source": "text",
      "content": "socket in the transmitter measurement setup, in many cases the contribution of BUJ is not significant or can be estimated within",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 367,
      "source": "text",
      "content": "tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component,",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 367,
      "source": "text",
      "content": "the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 367,
      "source": "text",
      "content": "of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 367,
      "source": "text",
      "content": "the corresponding RX receivers, so as to excite realistic on-die noise profile from device switching. Note that there may be cases when",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 367,
      "source": "text",
      "content": "one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 3 The validation methodology for these parameters will be covered in future ballots",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 4 Rj RMS value of 1-UI jitter. Without BUJ, but on-die system like noise present. This extraction is to be done after software correction",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 5 See Section7.2 for details on the minimum BER requirements",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 6 See Section7.3 for details on UI, NUI and Jitter definitions",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 7 Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 367,
      "source": "text",
      "content": "prior to running the Tx DQ Jitter test",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 8 The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44, the Mode Register for the Per Pin DCA of DQS are MR103 -",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 9 Spread Spectrum Clocking (SSC) must be disabled while running the Tx DQ Jitter test",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 10 These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 367,
      "source": "text",
      "content": "out continuous MRR commands. The MR25 OP[3] is set to â1â to enable this feature.",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 11 Tested on the CTC2 card only",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 367,
      "source": "text",
      "content": "NOTE 12 The max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 367,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 367,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 368,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 368,
      "source": "text",
      "content": "9.9 Tx DQS Jitter (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 368,
      "source": "text",
      "content": "Table 460 â Tx DQS Jitter Parameters for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 368,
      "source": "text",
      "content": "[Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak]",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 368,
      "source": "text",
      "content": "DDR5-6800 DDR5-7200 DDR5-7600 DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 368,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 368,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 368,
      "source": "text",
      "content": "Rj RMS Value of 1-UI tTx_DQS_1UI_ - TBD - TBD - TBD - TBD - TBD UI 1,2,3,4",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 368,
      "source": "text",
      "content": "Jitter without BUJ Rj_NoBUJ (RMS ,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 368,
      "source": "text",
      "content": "Dj pp Value of 1-UI tTx_DQS_1UI_ - TBD - TBD - TBD - TBD - TBD UI 1,2,3,5",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 368,
      "source": "text",
      "content": "Jitter without BUJ Dj_NoBUJ ,6,7,8,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 368,
      "source": "text",
      "content": "Rj RMS Value of N-UI tTx_DQS_NUI_ - TBD - TBD - TBD - TBD - TBD UI 1,2,3,5",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 368,
      "source": "text",
      "content": "jitter without BUJ, Rj_NoBUJ (RMS ,6,7,8,",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 368,
      "source": "text",
      "content": "where 1<N< 4 ) 9,10,1",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 368,
      "source": "text",
      "content": "Dj pp Value of N-UI tTx_DQS_NUI_ - TBD - TBD - TBD - TBD - TBD UI 1,2,3,5",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 368,
      "source": "text",
      "content": "Jitter without BUJ, Dj_NoBUJ ,6,7,8,",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 368,
      "source": "text",
      "content": "where 1<N < 4 9,10,1",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 1 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 368,
      "source": "text",
      "content": "measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 368,
      "source": "text",
      "content": "transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 368,
      "source": "text",
      "content": "To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 368,
      "source": "text",
      "content": "(sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 368,
      "source": "text",
      "content": "switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 368,
      "source": "text",
      "content": "determine link feasibility",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 2 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 368,
      "source": "text",
      "content": "measurement setup, in many cases the contribution of BUJ is not significant or can be estimated within tolerable error even with all the transmitter lanes",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 368,
      "source": "text",
      "content": "sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 368,
      "source": "text",
      "content": "impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 368,
      "source": "text",
      "content": "the remaining TX lanes send patterns to the corresponding RX receivers, so as to excite realistic on-die noise profile from device switching. Note that",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 368,
      "source": "text",
      "content": "there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 3 The validation methodology for these parameters will be covered in future ballots",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 4 Rj RMS value of 1-UI jitter. Without BUJ, but on-die system like noise present. This extraction is to be done after software correction of DCD",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 5 See Section7.2 for details on the minimum BER requirements",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 6 See Section7.3 for details on UI, NUI and Jitter definitions",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 7 Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running the Tx DQ Jitter test",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 8 The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 9 Spread Spectrum Clocking (SSC) must be disabled while running the Tx DQ Jitter test",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 10 These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending out continuous",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 368,
      "source": "text",
      "content": "MRR commands. The MR25 OP[3] is set to â1â to enable this feature.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 11 Tested on the CTC2 card only",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 368,
      "source": "text",
      "content": "NOTE 12 The max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 368,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 368,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 369,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 369,
      "source": "text",
      "content": "The Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 369,
      "source": "text",
      "content": "Jitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 369,
      "source": "text",
      "content": "Figure 209 â Example of DDR5 Memory Interconnect â Tx DQ Jitter",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 370,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 370,
      "source": "text",
      "content": "9.10.2 Tx DQ Jitter Parameters",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 370,
      "source": "text",
      "content": "Table 461 â Tx DQ Jitter Parameters for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 370,
      "source": "text",
      "content": "Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 370,
      "source": "text",
      "content": "DDR5-3200 DDR5-3600 DDR5-4000 DDR5-4400 DDR5-4800",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 370,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 370,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 370,
      "source": "text",
      "content": "R tej r R wM ithS o o uf t 1 B- UU JI jit- t Q j_T _ Nx 1_ oUD BI- U_R J- - 1 N Ut oC I B +_K R U_ j J _ - 1 NU oI B +_ R Uj J_ - 1 NU oI B +_ R Uj J_ - 1 NU oI B +_ R Uj J_ - 1 NU oI B +_R Uj J_ (RU MI S) 1 8 1 11, , 43 9 ,1, ,4 1 2, 0 ,5 1,, 37 ,,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 370,
      "source": "text",
      "content": "0.002 0.002 0.002 0.002",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 370,
      "source": "text",
      "content": "D wj i tp hp o u1 t - BU UI j Jitter Q_1UI_D- - 0.150 - 0.150 - 0.150 - 0.150 - 0.150 UI 8 11,9 ,1,1 20 ,1, 3",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 370,
      "source": "text",
      "content": "tCK_ tCK_ tCK_ tCK_ tCK_",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 370,
      "source": "text",
      "content": "NUI_Rj_ NUI_Rj_ NUI_Rj_ NUI_Rj_ NUI_Rj_",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 370,
      "source": "text",
      "content": "t wR e hj r R ew rM eith S 1o <o u Nf t N <B 4- UU JI , jit- t Q j_T _ Nx N_ oD U B- UI_ JR- - N 0o .0B +",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 370,
      "source": "text",
      "content": "U 2J (RU MI S) 3 8 1 11, , 45 9 ,1, ,7 1 2, 0 ,1, 3,",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 370,
      "source": "text",
      "content": "Dj pp N-UI jitter tTx_D- 3,6,7,",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 370,
      "source": "text",
      "content": "without BUJ, where Q_NUI_D- - 0.150 - 0.150 - 0.150 - 0.150 - 0.150 UI 8 11,9 ,1,1 20 ,1, 3",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 370,
      "source": "text",
      "content": "D lae nl ea y re o laf ta ivn ey td oa ta t QT Sx_ 2D D- Q -0.100 0.100 -0.100 0.100 -0.100 0.100 -0.100 0.100 -0.100 0.100 UI 3 1 1, 0 35 ,, 16 1, ,7 1, 29 ,,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 1 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 370,
      "source": "text",
      "content": "socket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 370,
      "source": "text",
      "content": "within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 370,
      "source": "text",
      "content": "component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 370,
      "source": "text",
      "content": "small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 370,
      "source": "text",
      "content": "patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 370,
      "source": "text",
      "content": "cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 2 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 370,
      "source": "text",
      "content": "socket in the transmitter measurement setup, in many cases, the contribution of BUJ is not significant or can be estimated within",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 370,
      "source": "text",
      "content": "tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component,",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 370,
      "source": "text",
      "content": "the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 370,
      "source": "text",
      "content": "of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 370,
      "source": "text",
      "content": "the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 370,
      "source": "text",
      "content": "one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 3 The validation methodology for these parameters will be covered in future ballots",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 4 Rj RMS value of 1-UI jitter without BUJ, but on-die system like noise present. This extraction is to be done after software correction",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 5 Delay of any data lane relative to strobe lane, as measured at Tx output",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 6 Vref noise level to DQ jitter should be adjusted to minimize DCD",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 7 See Section7.2 for details on the minimum BER requirements",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 8 See Section7.3 for details on UI, NUI and Jitter definitions",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 9 Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 370,
      "source": "text",
      "content": "prior to running this test",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 10 The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQLx are",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 370,
      "source": "text",
      "content": "MR(133+8x) and MR(134+8x), where 0â¤xâ¤7, and the Mode Registers for the Per Pin DCA of DQUy are MR(197+8y) and",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 370,
      "source": "text",
      "content": "MR(198+8y), where 0â¤yâ¤7.",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 11 Spread Spectrum Clocking (SSC) must be disabled while running this test",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 12 These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 370,
      "source": "text",
      "content": "out continuous MRR commands. The MR25 OP[3] is set to â1â to enable this feature.",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 13 Tested on the CTC2 card only",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 370,
      "source": "text",
      "content": "NOTE 14 The max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 371,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 371,
      "source": "text",
      "content": "9.10.2 Tx DQ Jitter Parameters (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 371,
      "source": "text",
      "content": "Table 462 â Tx DQ Jitter Parameters for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 371,
      "source": "text",
      "content": "Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 371,
      "source": "text",
      "content": "DDR5-5200 DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 371,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 371,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 371,
      "source": "text",
      "content": "tTx_DQ_Du- 3,4,10,11,",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 371,
      "source": "text",
      "content": "DQ Duty Cycle Error ty_UI - TBD - TBD - TBD - TBD UI 12,13,14,15,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 371,
      "source": "text",
      "content": "wR ij t R hoM uS t Bo Uf 1 J-UI jitter t Q j_T _ Nx 1_ oUD BI- U_R J- - TBD - TBD - TBD - TBD (RU MI S) 1 1 1, 3 63 , ,, 1 15 4 7,9 , , 1, 11 851 ,, 12,",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 371,
      "source": "text",
      "content": "D ouj tp Bp U1 J-UI jitter with- t QT _x 1_ UD I- _D- - TBD - TBD - TBD - TBD UI 3 1 1, 2 56 , ,, 1 19 3 6,1 , ,1 11 4 7, ,",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 371,
      "source": "text",
      "content": "Rj RMS of N-UI jitter tTx_D- UI 3,7,9,11,",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 371,
      "source": "text",
      "content": "without BUJ, where Q_NUI_R- - TBD - TBD - TBD - TBD 12,13,14,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 371,
      "source": "text",
      "content": "1<N<4 j_NoBUJ (RMS) 15,16,17,18",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 371,
      "source": "text",
      "content": "Dj pp N-UI jitter with- tTx_D- 3,8,10,11,",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 371,
      "source": "text",
      "content": "out BUJ, where Q_NUI_D- - TBD - TBD - TBD - TBD UI 1 12 5, ,1 13 6, ,1 14 7,",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 371,
      "source": "text",
      "content": "Delay of any data 3,9,10,11,13,",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 371,
      "source": "text",
      "content": "lane relative to strobe tTx_DQS2DQ -TBD TBD -TBD TBD -TBD TBD -TBD TBD UI 14, 15,16,17",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 1 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 371,
      "source": "text",
      "content": "socket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 371,
      "source": "text",
      "content": "within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 371,
      "source": "text",
      "content": "component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 371,
      "source": "text",
      "content": "small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 371,
      "source": "text",
      "content": "patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 371,
      "source": "text",
      "content": "cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 2 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 371,
      "source": "text",
      "content": "socket in the transmitter measurement setup, in many cases, the contribution of BUJ is not significant or can be estimated within",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 371,
      "source": "text",
      "content": "tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component,",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 371,
      "source": "text",
      "content": "the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 371,
      "source": "text",
      "content": "of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 371,
      "source": "text",
      "content": "the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 371,
      "source": "text",
      "content": "when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 3 The validation methodology for these parameters will be covered in future ballots",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 4 Rj RMS value of 1-UI jitter without BUJ, but on-die system like noise present. This extraction is to be done after software correction",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 5 Delay of any data lane relative to strobe lane, as measured at Tx output",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 6 Vref noise level to DQ jitter should be adjusted to minimize DCD",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 7 See Section7.2 for details on the minimum BER requirements",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 8 See Section7.3 for details on UI, NUI and Jitter definitions",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 9 Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 371,
      "source": "text",
      "content": "prior to running this test",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 10 The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQLx are",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 371,
      "source": "text",
      "content": "MR(133+8x) and MR(134+8x), where 0â¤xâ¤7, and the Mode Registers for the Per Pin DCA of DQUy are MR(197+8y) and",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 371,
      "source": "text",
      "content": "MR(198+8y), where 0â¤yâ¤7.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 11 Spread Spectrum Clocking (SSC) must be disabled while running this test",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 12 These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 371,
      "source": "text",
      "content": "sending out continuous MRR commands. The MR25 OP[3] is set to â1â to enable this feature.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 13 Tested on the CTC2 card only",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 371,
      "source": "text",
      "content": "NOTE 14 The max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 371,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 371,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 372,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 372,
      "source": "text",
      "content": "9.10.2 Tx DQ Jitter Parameters (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 372,
      "source": "text",
      "content": "Table 463 â Tx DQ Jitter Parameters for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 372,
      "source": "text",
      "content": "[Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak]",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 372,
      "source": "text",
      "content": "DDR5-6800 DDR5-7200 DDR5-766000 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 372,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 372,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 372,
      "source": "text",
      "content": "DQ Duty Cycle tTx_DQ_Dut - TBD - TBD - TBD - TBD - TBD UI 3,4,10,",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 372,
      "source": "text",
      "content": "Error y_UI 11,12,13,1",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 372,
      "source": "text",
      "content": "Rj RMS of 1-UI tTx_DQ_1UI - TBD - TBD - TBD - TBD - TBD UI 1,3,5,9,11,",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 372,
      "source": "text",
      "content": "jitter without BUJ _Rj_NoBUJ (RMS 12,13,14,",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 372,
      "source": "text",
      "content": "Dj pp 1-UI jitter tTx_DQ_1UI - TBD - TBD - TBD - TBD - TBD UI 3,6,9,11,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 372,
      "source": "text",
      "content": "without BUJ _Dj_NoBUJ 12,13,14,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 372,
      "source": "text",
      "content": "Rj RMS of N-UI tTx_DQ_NUI - TBD - TBD - TBD - TBD - TBD UI 3,7,9,11,1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 372,
      "source": "text",
      "content": "jitter without BUJ, _Rj_NoBUJ (RMS 2,13,14,",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 372,
      "source": "text",
      "content": "where 1<N<4 ) 15,16,17,1",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 372,
      "source": "text",
      "content": "Dj pp N-UI jitter tTx_DQ_NUI - TBD - TBD - TBD - TBD - TBD UI 3,8,10,11,",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 372,
      "source": "text",
      "content": "without BUJ, _Dj_NoBUJ 12,13,14,",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 372,
      "source": "text",
      "content": "where 1<N<4 15,16,17",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 372,
      "source": "text",
      "content": "Delay of any data tTx_DQS2D -TBD TBD -TBD TBD -TBD TBD -TBD TBD -TBD TBD UI 3,9,10,",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 372,
      "source": "text",
      "content": "lane relative to Q 11,13,14,",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 372,
      "source": "text",
      "content": "strobe lane 15,16,17",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 1 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 372,
      "source": "text",
      "content": "measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 372,
      "source": "text",
      "content": "transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 372,
      "source": "text",
      "content": "To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 372,
      "source": "text",
      "content": "(sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 372,
      "source": "text",
      "content": "switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 372,
      "source": "text",
      "content": "determine link feasibility.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 2 On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 372,
      "source": "text",
      "content": "measurement setup, in many cases, the contribution of BUJ is not significant or can be estimated within tolerable error even with all the transmitter lanes",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 372,
      "source": "text",
      "content": "sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 372,
      "source": "text",
      "content": "impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 372,
      "source": "text",
      "content": "the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 372,
      "source": "text",
      "content": "may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 3 The validation methodology for these parameters will be covered in future ballots",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 4 Rj RMS value of 1-UI jitter without BUJ, but on-die system like noise present. This extraction is to be done after software correction of DCD",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 5 Delay of any data lane relative to strobe lane, as measured at Tx output",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 6 Vref noise level to DQ jitter should be adjusted to minimize DCD",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 7 See Chapter 7 for details on the minimum BER requirements",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 8 See Chapter 7 for details on UI, NUI and Jitter definitions",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 9 Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running this test",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 10 The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 11 Spread Spectrum Clocking (SSC) must be disabled while running this test",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 12 These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending out continuous",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 372,
      "source": "text",
      "content": "MRR commands. The MR25 OP[3] is set to â1â to enable this feature.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 13 Tested on the CTC2 card only",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 372,
      "source": "text",
      "content": "NOTE 14 The max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NU_NoBUJ can be 6mUI RMS",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 372,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 372,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 373,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 373,
      "source": "text",
      "content": "9.11 Tx DQ Stressed Eye",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 373,
      "source": "text",
      "content": "Tx DQ stressed eye height and eye width must meet minimum specification values at BER=E-9 and",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 373,
      "source": "text",
      "content": "confidence level 99.5%. Tx DQ Stressed Eye shows the DQS to DQ skew for both Eye Width and Eye",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 373,
      "source": "text",
      "content": "Height. In order to support different Host Receiver (Rx) designs, it is the responsibility of the Host to",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 373,
      "source": "text",
      "content": "ensure the advanced DQS edges are adjusted accordingly via the Read DQS Offset Timing mode register",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 373,
      "source": "text",
      "content": "settings (MR40 OP[3:0]).",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 373,
      "source": "text",
      "content": "Figure 210 â Example of DDR5 Memory Interconnect â Tx DQ Stressed Eye",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 373,
      "source": "text",
      "content": "Figure 211 â Read Burst Example for pin DQx Depicting Bit 0 and 5 Relative to the DQS Edge for",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 373,
      "source": "text",
      "content": "Figure 212 â Read Burst Example for Pin DQx Depicting Bit 0 and 5 Relative to the DQS Edge for",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 373,
      "source": "text",
      "content": "2 UI Skew with Read DQS Offset Timing set to 1 Clock (2UI)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 373,
      "source": "text",
      "content": "t-4 t-3 t-2 t-1 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 373,
      "source": "text",
      "content": "DQ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 373,
      "source": "text",
      "content": "t-4 t-3 t-2 t-1 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 373,
      "source": "text",
      "content": "DQ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9D10D11D12D13D14D15",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 374,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 374,
      "source": "text",
      "content": "9.11.1 Tx DQ Stressed Eye Parameters",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 374,
      "source": "text",
      "content": "Table 464 â Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 374,
      "source": "text",
      "content": "EH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 374,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 374,
      "source": "text",
      "content": "3200 3600 4000 4400 4800",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 374,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 374,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 374,
      "source": "text",
      "content": "Eye Height specified at TBD TBD TBD TBD TBD 1,2,3,4,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 374,
      "source": "text",
      "content": "the transmitter with a TxEH_DQ_SES_1UI - - - - - mV 6,7,8,9,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 374,
      "source": "text",
      "content": "skew between DQ and 10",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 374,
      "source": "text",
      "content": "E traye n sW mi id ttt eh r s wp ie thc i afi e sd k ea wt t he TxEW_DQ_SES_1UI 0.72 - 0.72 - 0.72 - 0.72 - 0.72 - UI 1 6, ,2 7, ,3 8, ,4 9, ,",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 374,
      "source": "text",
      "content": "between DQ and DQS of 10",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 374,
      "source": "text",
      "content": "Eye Height specified at 1,2,3,4,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 374,
      "source": "text",
      "content": "the transmitter with a TxEH_DQ_SES_2UI TBD - TBD - TBD - TBD - TBD - mV 6,7,8,9,",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 374,
      "source": "text",
      "content": "E traye n sW mi id ttt eh r s wp ie thc i afi e sd k ea wt t he TxEW_DQ_SES_2UI - 0.72 - 0.72 - 0.72 - 0.72 - UI 1 6, ,2 7, ,3 8, ,4 9, ,",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 374,
      "source": "text",
      "content": "between DQ and DQS of 10",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 374,
      "source": "text",
      "content": "Eye Height specified at TBD TBD TBD TBD TBD 1,2,3,4,",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 374,
      "source": "text",
      "content": "the transmitter with a TxEH_DQ_SES_3UI - - - - - mV 6,7,8,9,",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 374,
      "source": "text",
      "content": "skew between DQ and 10",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 374,
      "source": "text",
      "content": "E traye n sW mi id ttt eh r s wp ie thc i afi e sd k ea wt t he TxEW_DQ_SES_3UI 0.72 - 0.72 - 0.72 - 0.72 - 0.72 - UI 1 6, ,2 7, ,3 8, ,4 9, ,",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 374,
      "source": "text",
      "content": "between DQ and DQS of 10",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 374,
      "source": "text",
      "content": "E thy ee t rH ae ni sg mht i ts tep re wci if ti he d a at TxEH_DQ_SES_4UI TBD - TBD - TBD - TBD - TBD - mV 1 5, ,2 6, ,3 7, ,4 8, ,",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 374,
      "source": "text",
      "content": "skew between DQ and 9,10",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 374,
      "source": "text",
      "content": "E traye n sW mi id ttt eh r s wp ie thc i afi e sd k ea wt t he TxEW_DQ_SES_4UI TBD - TBD - TBD - TBD - TBD - UI 1 5, ,2 6, ,3 7, ,4 8, ,",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 374,
      "source": "text",
      "content": "between DQ and DQS of 9,10",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 374,
      "source": "text",
      "content": "Eye Height specified at TBD TBD TBD TBD TBD 1,2,3,4,",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 374,
      "source": "text",
      "content": "the transmitter with a TxEH_DQ_SES_5UI - - - - - mV 5,6,7,8,",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 374,
      "source": "text",
      "content": "skew between DQ and 9,10",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 375,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 375,
      "source": "text",
      "content": "Table 464 â Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 375,
      "source": "text",
      "content": "EH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 375,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 375,
      "source": "text",
      "content": "3200 3600 4000 4400 4800",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 375,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 375,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 375,
      "source": "text",
      "content": "E traye n sW mi id ttt eh r s wp ie thc i afi e sd k ea wt t he TxEW_DQ_SES_5UI TBD - TBD - TBD - TBD - TBD - UI 1 5, ,2 6, ,3 7, ,4 8, ,",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 375,
      "source": "text",
      "content": "between DQ and DQS of 9,10",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 375,
      "source": "text",
      "content": "NOTE 1 Minimum BER E-9 and Confidence Level of 99.5% per pin",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 375,
      "source": "text",
      "content": "NOTE 2 Refer to Section7.2.3",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 375,
      "source": "text",
      "content": "NOTE 3 The validation methodology for these parameters will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 375,
      "source": "text",
      "content": "NOTE 4 Mismatch is defined as DQS to DQ mismatch, in UI increments",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 375,
      "source": "text",
      "content": "NOTE 5 The number of UIâs accumulated will depend on the speed of the link. For higher speeds, higher UI accumulation may be specified.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 375,
      "source": "text",
      "content": "For lower speeds, N=4,5 UI may not be applicable",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 375,
      "source": "text",
      "content": "NOTE 6 Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 375,
      "source": "text",
      "content": "prior to running this test",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 375,
      "source": "text",
      "content": "NOTE 7 The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQS are",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 375,
      "source": "text",
      "content": "MR103-MR110, the Mode Registers for the Per Pin DCA of DQLx are MR(133+8x) and MR(134+8x), where 0â¤xâ¤7, and the Mode",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 375,
      "source": "text",
      "content": "Registers for the Per Pin DCA of DQUy are MR(197+8y) and MR(198+8y), where 0â¤yâ¤7.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 375,
      "source": "text",
      "content": "NOTE 8 Spread Spectrum Clocking (SSC) must be disabled while running this test",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 375,
      "source": "text",
      "content": "NOTE 9 These parameters are tested using the continuous PRBS8 LFSR training pattern which are sent out on all DQ lanes off the dram device",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 375,
      "source": "text",
      "content": "without the need for sending out continuous MRR commands. The MR25 OP[3] is set to â1â to enable this feature.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 375,
      "source": "text",
      "content": "NOTE 10 Tested on the CTC2 card only",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 375,
      "source": "text",
      "content": "NOTE 11 Matched DQS to DQ would require the DQs to be adjusted by 0.5UI to place it in the center of the DQ eye. 1UI mismatch would",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 375,
      "source": "text",
      "content": "require the DQS to be adjusted 1.5UI. Generally, for XUI mismatch the DQ must be adjusted XUI + 0.5UI to be placed in the center",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 376,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 376,
      "source": "text",
      "content": "9.11.1 Tx DQ Stressed Eye Parameters (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 376,
      "source": "text",
      "content": "Table 465 â Tx DQ Stressed Eye Parameters for DDR5-5200 to 6400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 376,
      "source": "text",
      "content": "EH=Eye Height, EW=Eye Width; BER=Bit Error Rate",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 376,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 376,
      "source": "text",
      "content": "Parameter Symbol Unit Notes",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 376,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 376,
      "source": "text",
      "content": "Eye Height specified at the transmitter 1,2,3,4,",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 376,
      "source": "text",
      "content": "with a skew between DQ and DQS of TxEH_DQ_SES_1UI - - - - mV 6,7,8,9,",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 376,
      "source": "text",
      "content": "Eye Width specified at the transmitter 1,2,3,4,",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 376,
      "source": "text",
      "content": "with a skew between DQ and DQS of TxEW_DQ_SES_1UI - - - - UI 6,7,8,9,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 376,
      "source": "text",
      "content": "Eye Height specified at the transmitter",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 376,
      "source": "text",
      "content": "TBD TBD TBD TBD 6,7,8,9",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 376,
      "source": "text",
      "content": "with a skew between DQ and DQS of TxEH_DQ_SES_2UI - - - - mV",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 376,
      "source": "text",
      "content": "Eye Width specified at the transmitter 1,2,3,4,",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 376,
      "source": "text",
      "content": "with a skew between DQ and DQS of TxEW_DQ_SES_2UI - - - - UI 6,7,8,9,",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 376,
      "source": "text",
      "content": "Eye Height specified at the transmitter 1,2,3,4,",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 376,
      "source": "text",
      "content": "with a skew between DQ and DQS of TxEH_DQ_SES_3UI - - - - mV 6,7,8,9,",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 376,
      "source": "text",
      "content": "Eye Width specified at the transmitter 1,2,3,4,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 376,
      "source": "text",
      "content": "with a skew between DQ and DQS of TxEW_DQ_SES_3UI - - - - UI 6,7,8,9,",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 376,
      "source": "text",
      "content": "Eye Height specified at the transmitter 1,2,3,4,",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 376,
      "source": "text",
      "content": "with a skew between DQ and DQS of TxEH_DQ_SES_4UI - - - - mV 5,6,7,8,",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 376,
      "source": "text",
      "content": "Eye Width specified at the transmitter 1,2,3,4,",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 376,
      "source": "text",
      "content": "with a skew between DQ and DQS of TxEW_DQ_SES_4UI - - - - UI 5,6,7,8,",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 376,
      "source": "text",
      "content": "Eye Height specified at the transmitter 1,2,3,4,",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 376,
      "source": "text",
      "content": "with a skew between DQ and DQS of TxEH_DQ_SES_5UI - - - - mV 5,6,7,8,",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 376,
      "source": "text",
      "content": "Eye Width specified at the transmitter 1,2,3,4,",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 376,
      "source": "text",
      "content": "with a skew between DQ and DQS of TxEW_DQ_SES_5UI - - - - UI 5,6,7,8,",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 376,
      "source": "text",
      "content": "NOTE 1 Minimum BER E-9 and Confidence Level of 99.5% per pin",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 376,
      "source": "text",
      "content": "NOTE 2 Refer to Section7.2.3",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 376,
      "source": "text",
      "content": "NOTE 3 The validation methodology for these parameters will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 376,
      "source": "text",
      "content": "NOTE 4 Mismatch is defined as DQS to DQ mismatch, in UI increments",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 376,
      "source": "text",
      "content": "NOTE 5 The number of UIâs accumulated will depend on the speed of the link. For higher speeds, higher UI accumulation may be specified.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 376,
      "source": "text",
      "content": "For lower speeds, N=4,5 UI may not be applicable",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 376,
      "source": "text",
      "content": "NOTE 6 Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature prior",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 376,
      "source": "text",
      "content": "to running this test",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 376,
      "source": "text",
      "content": "NOTE 7 The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQS are",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 376,
      "source": "text",
      "content": "MR103-MR110, the Mode Registers for the Per Pin DCA of DQLx are MR(133+8x) and MR(134+8x), where 0â¤xâ¤7, and the Mode",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 376,
      "source": "text",
      "content": "Registers for the Per Pin DCA of DQUy are MR(197+8y) and MR(198+8y), where 0â¤yâ¤7",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 376,
      "source": "text",
      "content": "NOTE 8 Spread Spectrum Clocking (SSC) must be disabled while running this test",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 376,
      "source": "text",
      "content": "NOTE 9 These parameters are tested using the continuous PRBS8 LFSR training pattern which are sent out on all DQ lanes off the dram device",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 376,
      "source": "text",
      "content": "without the need for sending out continuous MRR commands. The MR25 OP[3] is set to â1â to enable this feature.",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 376,
      "source": "text",
      "content": "NOTE 10 Tested on the CTC2 card only",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 377,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 377,
      "source": "text",
      "content": "9.11.1 Tx DQ Stressed Eye Parameters (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 377,
      "source": "text",
      "content": "Table 466 â Tx DQ Stressed Eye Parameters for DDR5-6800 to 8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 377,
      "source": "text",
      "content": "[EH=Eye Height, EW=Eye Width; BER=Bit Error Rate]",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 377,
      "source": "text",
      "content": "DDR5- DDR5- DDR5- DDR5- DDR5-",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 377,
      "source": "text",
      "content": "6800 7200 7600 8000 8400 Uni",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 377,
      "source": "text",
      "content": "Parameter Symbol Notes",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 377,
      "source": "text",
      "content": "Min Max Min Max Min Max Min Max Min Max",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 377,
      "source": "text",
      "content": "TxEH_DQ_SES_1UI - TBD - TBD - TBD - TBD - TBD mV 1,2,3,4",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 377,
      "source": "text",
      "content": "Eye Height specified at the transmit-",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 377,
      "source": "text",
      "content": "ter with a skew between DQ and",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 377,
      "source": "text",
      "content": "TxEW_DQ_SES_1U - TBD - TBD - TBD - TBD - TBD UI 1,2,3,4",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 377,
      "source": "text",
      "content": "Eye Width specified at the transmit-",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 377,
      "source": "text",
      "content": "ter with a skew between DQ and",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 377,
      "source": "text",
      "content": "TxEH_DQ_SES_2UI - TBD - TBD - TBD - TBD - TBD mV 1,2,3,4",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 377,
      "source": "text",
      "content": "Eye Height specified at the transmit-",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 377,
      "source": "text",
      "content": "ter with a skew between DQ and",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 377,
      "source": "text",
      "content": "TxEW_DQ_SES_2U - TBD - TBD - TBD - TBD - TBD UI 1,2,3,4",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 377,
      "source": "text",
      "content": "Eye Width specified at the transmit-",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 377,
      "source": "text",
      "content": "ter with a skew between DQ and",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 377,
      "source": "text",
      "content": "TxEH_DQ_SES_3UI - TBD - TBD - TBD - TBD - TBD mV 1,2,3,4",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 377,
      "source": "text",
      "content": "Eye Height specified at the transmit-",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 377,
      "source": "text",
      "content": "ter with a skew between DQ and",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 377,
      "source": "text",
      "content": "TxEW_DQ_SES_3U - TBD - TBD - TBD - TBD - TBD UI 1,2,3,4",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 377,
      "source": "text",
      "content": "Eye Width specified at the transmit-",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 377,
      "source": "text",
      "content": "ter with a skew between DQ and",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 377,
      "source": "text",
      "content": "TxEH_DQ_SES_4UI - TBD - TBD - TBD - TBD - TBD mV 1,2,3,4",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 377,
      "source": "text",
      "content": "Eye Height specified at the transmit-",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 377,
      "source": "text",
      "content": "ter with a skew between DQ and",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 377,
      "source": "text",
      "content": "TxEW_DQ_SES_4U - TBD - TBD - TBD - TBD - TBD UI 1,2,3,4",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 377,
      "source": "text",
      "content": "Eye Width specified at the transmit-",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 377,
      "source": "text",
      "content": "ter with a skew between DQ and",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 377,
      "source": "text",
      "content": "TxEH_DQ_SES_5UI - TBD - TBD - TBD - TBD - TBD mV 1,2,3,4",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 377,
      "source": "text",
      "content": "Eye Height specified at the transmit-",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 377,
      "source": "text",
      "content": "ter with a skew between DQ and",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 377,
      "source": "text",
      "content": "TxEW_DQ_SES_5U - TBD - TBD - TBD - TBD - TBD UI 1,2,3,4",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 377,
      "source": "text",
      "content": "Eye Width specified at the transmit-",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 377,
      "source": "text",
      "content": "ter with a skew between DQ and",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 377,
      "source": "text",
      "content": "NOTE 1 Minimum BER E-9 and Confidence Level of 99.5% per pin",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 377,
      "source": "text",
      "content": "NOTE 2 Refer to the minimum Bit Error Rate (BER) requirements for DDR5",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 377,
      "source": "text",
      "content": "NOTE 3 The validation methodology for these parameters will be covered in future ballot(s)",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 377,
      "source": "text",
      "content": "NOTE 4 Mismatch is defined as DQS to DQ mismatch, in UI increments",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 377,
      "source": "text",
      "content": "NOTE 5 The number of UIâs accumulated will depend on the speed of the link. For higher speeds, higher UI accumulation may be specified. For lower speeds, N=4,5",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 377,
      "source": "text",
      "content": "UI may not be applicable",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 377,
      "source": "text",
      "content": "NOTE 6 Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running this test",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 377,
      "source": "text",
      "content": "NOTE 7 The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 377,
      "source": "text",
      "content": "NOTE 8 Spread Spectrum Clocking (SSC) must be disabled while running this test",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 377,
      "source": "text",
      "content": "NOTE 9 These parameters are tested using the continuous PRBS8 LFSR training pattern which are sent out on all DQ lanes off the dram device without the need for",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 377,
      "source": "text",
      "content": "sending out continuous MRR commands. The MR25 OP[3] is set to â1â to enable this feature.",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 377,
      "source": "text",
      "content": "NOTE 10 Tested on the CTC2 card only",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 377,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 377,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 378,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 378,
      "source": "text",
      "content": "DDR5 Standard Speed Bins are defined as:",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 378,
      "source": "text",
      "content": "3200 / 3600 / 4000 / 4400 / 4800 / 5200 / 5600 / 6000 / 6400",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 378,
      "source": "text",
      "content": "Future Speed Bins, (which are just placeholders) are defined as:",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 378,
      "source": "text",
      "content": "6800 / 7200 / 7600 / 8000 / 8400",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 378,
      "source": "text",
      "content": "10.1 DDR5-3200 Speed Bins and Operations",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 378,
      "source": "text",
      "content": "Table 467 â DDR5-3200 Speed Bins and Operations",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 378,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 378,
      "source": "text",
      "content": "Speed Bin DDR5-3200A DDR5-3200B DDR5-3200C",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 378,
      "source": "text",
      "content": "CL-nRCD-nRP 22-22-22 26-26-26 28-28-28 Unit NOTE",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 378,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 378,
      "source": "text",
      "content": "Internal read command to",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 378,
      "source": "text",
      "content": "tAA 13.750 16.250 17.500 ns 7",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 378,
      "source": "text",
      "content": "ACT to internal read or",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 378,
      "source": "text",
      "content": "tRCD 13.750 16.250 17.500 ns 7",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 378,
      "source": "text",
      "content": "tRP 13.750 16.250 17.500 ns 7",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 378,
      "source": "text",
      "content": "ACT to PRE command 5 x 5 x 5 x",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 378,
      "source": "text",
      "content": "tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 378,
      "source": "text",
      "content": "period tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 378,
      "source": "text",
      "content": "ACT to ACT or REF com-",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 378,
      "source": "text",
      "content": "tRC 45.750 48.250 49.500 ns 7",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 378,
      "source": "text",
      "content": "CWL=CL-2 CWL=CL-2 CWL=CL-2",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 378,
      "source": "text",
      "content": "CAS Write Latency CWL ns",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 378,
      "source": "text",
      "content": "Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 378,
      "source": "text",
      "content": "CL=22, <= 1.010 <= 1.010 <= 1.010",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 378,
      "source": "text",
      "content": "20.944 tCK(AVG) 0.952 (2100) 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 378,
      "source": "text",
      "content": "CWL=20 (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 378,
      "source": "text",
      "content": "13.750 tCK(AVG) 0.625 (3200) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 378,
      "source": "text",
      "content": "16.250 tCK(AVG) 0.625 (3200) 0.625 (3200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 378,
      "source": "text",
      "content": "CWL=24 (2933) (2933)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 378,
      "source": "text",
      "content": "CL=28 <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 378,
      "source": "text",
      "content": "17.500 tCK(AVG) 0.625 (3200) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 378,
      "source": "text",
      "content": "CWL=26 (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 378,
      "source": "text",
      "content": "Supported CL 22,26,28 22,26,28 22,28 nCK 8",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 378,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 378,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 379,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 379,
      "source": "text",
      "content": "10.2 DDR5-3600 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 379,
      "source": "text",
      "content": "Table 468 â DDR5-3600 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 379,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 379,
      "source": "text",
      "content": "Speed Bin DDR5-3600A DDR5-3600B DDR5-3600C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 379,
      "source": "text",
      "content": "CL-nRCD-nRP 26-26-26 30-30-30 32-32-32 Unit NOTE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 379,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 379,
      "source": "text",
      "content": "Internal read command to 16.650 17.760",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 379,
      "source": "text",
      "content": "first data tAA 14.430 (16.250)5,7 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 379,
      "source": "text",
      "content": "ACT to internal read or 16.650 17.760",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 379,
      "source": "text",
      "content": "write delay time tRCD 14.430 (16.250)5,7 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 379,
      "source": "text",
      "content": "Row Precharge Time 16.650 17.760",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 379,
      "source": "text",
      "content": "tRP 14.430 (16.250)5,7 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 379,
      "source": "text",
      "content": "ACT to PRE command 5 x 5 x 5 x",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 379,
      "source": "text",
      "content": "tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 379,
      "source": "text",
      "content": "period tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 379,
      "source": "text",
      "content": "ACT to ACT or REF com- 48.650 49.760",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 379,
      "source": "text",
      "content": "mand period tRC 46.430 (48.250)5,7 (49.500)5,7 ns 7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 379,
      "source": "text",
      "content": "CWL=CL-2 CWL=CL-2 CWL=CL-2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 379,
      "source": "text",
      "content": "CAS Write Latency CWL ns",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 379,
      "source": "text",
      "content": "tAAmin (ns) Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 379,
      "source": "text",
      "content": "CL=22, <= 1.010 <=1.010 <=1.010",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 379,
      "source": "text",
      "content": "20.944 tCK(AVG) 0.952 (2100) 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 379,
      "source": "text",
      "content": "CWL=20 (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 379,
      "source": "text",
      "content": "13.750 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 379,
      "source": "text",
      "content": "16.250 tCK(AVG) 0.625 (3200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 379,
      "source": "text",
      "content": "CL=28 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 379,
      "source": "text",
      "content": "17.500 tCK(AVG) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 379,
      "source": "text",
      "content": "CWL=26 (2933) (2933)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 379,
      "source": "text",
      "content": "CL=32, <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 379,
      "source": "text",
      "content": "20.000 tCK(AVG) 0.625 (3200) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 379,
      "source": "text",
      "content": "CWL=30 (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 379,
      "source": "text",
      "content": "14.430 tCK(AVG) 0.555 (3600) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 379,
      "source": "text",
      "content": "CL=30, <0.625 <0.625",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 379,
      "source": "text",
      "content": "16.650 tCK(AVG) 0.555 (3600) 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 379,
      "source": "text",
      "content": "CWL=28 (3200) (3200)",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 379,
      "source": "text",
      "content": "CL=32, <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 379,
      "source": "text",
      "content": "17.760 tCK(AVG) 0.555 (3600) 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 379,
      "source": "text",
      "content": "CWL=30 (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 379,
      "source": "text",
      "content": "Supported CL 22,26,28,30,32 22,(26),28,30,32 22,(28),32 nCK 8",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 380,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 380,
      "source": "text",
      "content": "10.3 DDR5-4000 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 380,
      "source": "text",
      "content": "Table 469 â DDR5-4000 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 380,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 380,
      "source": "text",
      "content": "Speed Bin DDR5-4000A DDR5-4000B DDR5-4000C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 380,
      "source": "text",
      "content": "CL-nRCD-nRP 28-28-28 32-32-32 36-36-36 Unit NOTE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 380,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 380,
      "source": "text",
      "content": "Internal read command to 18.000",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 380,
      "source": "text",
      "content": "first data tAA 14.000 16.000 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 380,
      "source": "text",
      "content": "ACT to internal read or 18.000",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 380,
      "source": "text",
      "content": "write delay time tRCD 14.000 16.000 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 380,
      "source": "text",
      "content": "Row Precharge Time 18.000",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 380,
      "source": "text",
      "content": "tRP 14.000 16.000 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 380,
      "source": "text",
      "content": "ACT to PRE command 5 x 5 x 5 x",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 380,
      "source": "text",
      "content": "tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 380,
      "source": "text",
      "content": "period tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 380,
      "source": "text",
      "content": "ACT to ACT or REF com- 50.000",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 380,
      "source": "text",
      "content": "mand period tRC 46.000 48.000 (49.500)5,7 ns 7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 380,
      "source": "text",
      "content": "CWL=CL-2 CWL=CL-2 CWL=CL-2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 380,
      "source": "text",
      "content": "CAS Write Latency CWL ns",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 380,
      "source": "text",
      "content": "tAAmin Read CL Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 380,
      "source": "text",
      "content": "CL=22, <= 1.010 <=1.010 <= 1.010",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 380,
      "source": "text",
      "content": "20.944 tCK(AVG) 0.952 (2100) 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 380,
      "source": "text",
      "content": "CWL=20 (980) (1980) (1980)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 380,
      "source": "text",
      "content": "13.750 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 380,
      "source": "text",
      "content": "16.250 tCK(AVG) 0.625 (3200) 0.625 (3200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 380,
      "source": "text",
      "content": "CWL=24 (2933) (2933)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 380,
      "source": "text",
      "content": "CL=28 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 380,
      "source": "text",
      "content": "17.500 tCK(AVG) 0.625 (3200) 0.625 (3200) ns",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 380,
      "source": "text",
      "content": "CWL=26 (2933) (2933)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 380,
      "source": "text",
      "content": "CL=32, <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 380,
      "source": "text",
      "content": "20.000 tCK(AVG) 0.625 (3200) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 380,
      "source": "text",
      "content": "CWL=30 (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 380,
      "source": "text",
      "content": "14.430 tCK(AVG) 0.555 (3600) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 380,
      "source": "text",
      "content": "CL=30, <0.625 <0.625",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 380,
      "source": "text",
      "content": "16.650 tCK(AVG) 0.555 (3600) 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 380,
      "source": "text",
      "content": "CWL=28 (3200) (3200)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 380,
      "source": "text",
      "content": "CL=32, <0.625 <0.625 (3200)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 380,
      "source": "text",
      "content": "17.760 tCK(AVG) 0.555 (3600) 0.555 (3600) ns",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 380,
      "source": "text",
      "content": "CWL=30 (3200) (3200)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 380,
      "source": "text",
      "content": "CL=36, <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 380,
      "source": "text",
      "content": "19.980 tCK(AVG) 0.555 (3600) 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 380,
      "source": "text",
      "content": "CWL=34 (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 380,
      "source": "text",
      "content": "14.000 tCK(AVG) 0.500 (4000) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 380,
      "source": "text",
      "content": "CL=32, <0.555 <0.555",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 380,
      "source": "text",
      "content": "16.000 tCK(AVG) 0.500 (4000) 0.500 (4000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 380,
      "source": "text",
      "content": "CWL=30 (3600) (3600)",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 380,
      "source": "text",
      "content": "CL=36, <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 380,
      "source": "text",
      "content": "18.000 tCK(AVG) 0.500 (4000) 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 380,
      "source": "text",
      "content": "CWL=34 (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 380,
      "source": "text",
      "content": "Supported CL 22,26,28,30,32,36 22,26,28,30,32,36 22,(28),(32),36 nCK 8",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 381,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 381,
      "source": "text",
      "content": "10.4 DDR5-4400 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 381,
      "source": "text",
      "content": "Table 470 â DDR5-4400 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 381,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 381,
      "source": "text",
      "content": "Speed Bin DDR5-4400A DDR5-4400B DDR5-4400C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL-nRCD-nRP 32-32-32 36-36-36 40-40-40 Unit NOTE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 381,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 381,
      "source": "text",
      "content": "Internal read command to 16.344 18.160",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 381,
      "source": "text",
      "content": "first data tAA 14.528 (16.000)5,7 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 381,
      "source": "text",
      "content": "ACT to internal read or 16.344 18.160",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 381,
      "source": "text",
      "content": "write delay time tRCD 14.528 (16.000)5,7 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 381,
      "source": "text",
      "content": "Row Precharge Time tRP 14.528 (16.000)5,7 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 381,
      "source": "text",
      "content": "ACT to PRE command 5 x 5 x 5 x",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 381,
      "source": "text",
      "content": "tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 381,
      "source": "text",
      "content": "period tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 381,
      "source": "text",
      "content": "ACT to ACT or REF com- 48.344 50.160",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 381,
      "source": "text",
      "content": "mand period tRC 46.528 (48.000)5,7 (49.500)5,7 ns 7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 381,
      "source": "text",
      "content": "CWL=CL-2 CWL=CL-2 CWL=CL-2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 381,
      "source": "text",
      "content": "CAS Write Latency CWL ns",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 381,
      "source": "text",
      "content": "tAAmin Read CL Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL=22, <=1.010 <=1.010 <=1.010",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 381,
      "source": "text",
      "content": "20.944 tCK(AVG) 0.952 (2100) 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 381,
      "source": "text",
      "content": "CWL=20 (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 381,
      "source": "text",
      "content": "13.750 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 381,
      "source": "text",
      "content": "16.250 tCK(AVG) 0.625 (3200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL=28 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 381,
      "source": "text",
      "content": "17.500 tCK(AVG) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 381,
      "source": "text",
      "content": "CWL=26 (2933) (2933)",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL=32, <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 381,
      "source": "text",
      "content": "20.000 tCK(AVG) 0.625 (3200) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 381,
      "source": "text",
      "content": "CWL=30 (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 381,
      "source": "text",
      "content": "14.430 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL=30, <0.625 <0.625",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 381,
      "source": "text",
      "content": "16.650 tCK(AVG) 0.555 (3600) 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 381,
      "source": "text",
      "content": "CWL=28 (3200) (3200)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL=32, <0.625 <0.625 (3200)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 381,
      "source": "text",
      "content": "17.760 tCK(AVG) 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 381,
      "source": "text",
      "content": "CWL=30 (3200) (3200)",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL=36, <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 381,
      "source": "text",
      "content": "19.980 tCK(AVG) 0.555 (3600) 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 381,
      "source": "text",
      "content": "CWL=34 (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 381,
      "source": "text",
      "content": "14.000 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL=32, <0.555 (3600)",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 381,
      "source": "text",
      "content": "16.000 tCK(AVG) 0.500 (4000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL=36, <0.555 <0.555 (3600)",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 381,
      "source": "text",
      "content": "18.000 tCK(AVG) 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 381,
      "source": "text",
      "content": "CWL=34 (3600) (3600)",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL=40, <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 381,
      "source": "text",
      "content": "20.000 tCK(AVG) 0.500 (4000) 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 381,
      "source": "text",
      "content": "CWL=38 (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 381,
      "source": "text",
      "content": "14.528 tCK(AVG) 0.454 (4400) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 79
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL=36, <0.500 <0.500",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 381,
      "source": "text",
      "content": "16.344 tCK(AVG) 0.454 (4400) 0.454 (4400) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 82
    },
    {
      "page": 381,
      "source": "text",
      "content": "CWL=34 (4000) (4000)",
      "bbox": null,
      "block_index": 83
    },
    {
      "page": 381,
      "source": "text",
      "content": "CL=40, <0.500 <0.500 <0.500",
      "bbox": null,
      "block_index": 84
    },
    {
      "page": 381,
      "source": "text",
      "content": "18.160 tCK(AVG) 0.454 (4400) 0.454 (4400) 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 381,
      "source": "text",
      "content": "CWL=38 (4000) (4000) (4000)",
      "bbox": null,
      "block_index": 86
    },
    {
      "page": 381,
      "source": "text",
      "content": "Supported CL 22,26,28,30,32,36,40 22,(26),28,30,(32),36,40 22,(28),(32),(36),40 nCK 8",
      "bbox": null,
      "block_index": 87
    },
    {
      "page": 382,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 382,
      "source": "text",
      "content": "10.5 DDR5-4800 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 382,
      "source": "text",
      "content": "Table 471 â DDR5-4800 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 382,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 382,
      "source": "text",
      "content": "Speed Bin DDR5-4800A DDR5-4800B DDR5-4800C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 382,
      "source": "text",
      "content": "CL-nRCD-nRP 34-34-34 40-40-40 42-42-42 Unit NOTE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 382,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 382,
      "source": "text",
      "content": "Internal read command to 16.640",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 382,
      "source": "text",
      "content": "first data tAA 14.144 (16.000)5,7 17.472 ns 7",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 382,
      "source": "text",
      "content": "ACT to internal read or 16.640",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 382,
      "source": "text",
      "content": "write delay time tRCD 14.144 (16.000)5,7 17.472 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 382,
      "source": "text",
      "content": "Row Precharge Time 16.640",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 382,
      "source": "text",
      "content": "tRP 14.144 (16.000)5,7 17.472 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 382,
      "source": "text",
      "content": "ACT to PRE command 5 x 5 x 5 x",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 382,
      "source": "text",
      "content": "tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 382,
      "source": "text",
      "content": "period tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 382,
      "source": "text",
      "content": "ACT to ACT or REF com- 48.640",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 382,
      "source": "text",
      "content": "mand period tRC 46.144 (48.000)5,7 49.472 ns 7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 382,
      "source": "text",
      "content": "CWL=CL-2 CWL=CL-2 CWL=CL-2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 382,
      "source": "text",
      "content": "CAS Write Latency, CWL ns",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 382,
      "source": "text",
      "content": "tAAmin Read CL Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 382,
      "source": "text",
      "content": "CL=22, <=1.010 <=1.010 <=1.010",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 382,
      "source": "text",
      "content": "20.944 tCK(AVG) 0.952 (2100) 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 382,
      "source": "text",
      "content": "CWL=20 (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 382,
      "source": "text",
      "content": "13.750 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 382,
      "source": "text",
      "content": "16.250 tCK(AVG) 0.625 (3200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 382,
      "source": "text",
      "content": "CL=28 <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 382,
      "source": "text",
      "content": "17.500 tCK(AVG) 0.625 (3200) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 382,
      "source": "text",
      "content": "CWL=26 (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 382,
      "source": "text",
      "content": "14.430 tCK(AVG) 0.555 (3600) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 382,
      "source": "text",
      "content": "CL=30, <0.625 <0.625",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 382,
      "source": "text",
      "content": "16.650 tCK(AVG) 0.555 (3600) 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 382,
      "source": "text",
      "content": "CWL=28 (3200) (3200)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 382,
      "source": "text",
      "content": "CL=32, <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 382,
      "source": "text",
      "content": "17.760 tCK(AVG) 0.555 (3600) 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 382,
      "source": "text",
      "content": "CWL=30 (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 382,
      "source": "text",
      "content": "14.000 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 382,
      "source": "text",
      "content": "CL=32, <0.555 (3600)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 382,
      "source": "text",
      "content": "16.000 tCK(AVG) 0.500 (4000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 382,
      "source": "text",
      "content": "CL=36, <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 382,
      "source": "text",
      "content": "18.000 tCK(AVG) 0.500 (4000) 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 382,
      "source": "text",
      "content": "CWL=34 (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 382,
      "source": "text",
      "content": "14.528 tCK(AVG) 0.454 (4400) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 382,
      "source": "text",
      "content": "CL=36, <0.500 (4000)",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 382,
      "source": "text",
      "content": "16.344 tCK(AVG) 0.454 (4400) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 382,
      "source": "text",
      "content": "CL=40, <0.500 <0.500 <0.500",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 382,
      "source": "text",
      "content": "18.160 tCK(AVG) 0.454 (4400) 0.454 (4400) 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 382,
      "source": "text",
      "content": "CWL=38 (4000) (4000) (4000)",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 382,
      "source": "text",
      "content": "14.144 tCK(AVG) 0.416 (4800) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 382,
      "source": "text",
      "content": "CL=40, <0.454 <0.454",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 382,
      "source": "text",
      "content": "16.640 tCK(AVG) 0.416 (4800) 0.416 (4800) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 382,
      "source": "text",
      "content": "CWL=38 (4400) (4400)",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 382,
      "source": "text",
      "content": "CL=42, <0.454 <0.454 <0.454",
      "bbox": null,
      "block_index": 78
    },
    {
      "page": 382,
      "source": "text",
      "content": "17.472 tCK(AVG) 0.416 (4800) 0.416 (4800) 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 79
    },
    {
      "page": 382,
      "source": "text",
      "content": "CWL=40 (4400) (4400) (4400)",
      "bbox": null,
      "block_index": 80
    },
    {
      "page": 382,
      "source": "text",
      "content": "22,(26),28,30,(32),(36),40,",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 382,
      "source": "text",
      "content": "Supported CL 22,26,28,30,32,34,36,40,42 22,28,32,36,40,42 nCK 8",
      "bbox": null,
      "block_index": 82
    },
    {
      "page": 383,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 383,
      "source": "text",
      "content": "10.6 DDR5-5200 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 383,
      "source": "text",
      "content": "Table 472 â DDR5-5200 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 383,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 383,
      "source": "text",
      "content": "Speed Bin DDR5-5200A DDR5-5200B DDR5-5200C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL-nRCD-nRP 38-38-38 42-42-42 46-46-46 Unit NOTE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 383,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 383,
      "source": "text",
      "content": "Internal read command to 16.128 17.664",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 383,
      "source": "text",
      "content": "first data tAA 14.592 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 383,
      "source": "text",
      "content": "ACT to internal read or 16.128 17.664",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 383,
      "source": "text",
      "content": "write delay time tRCD 14.592 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 383,
      "source": "text",
      "content": "Row Precharge Time 16.128 17.664",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 383,
      "source": "text",
      "content": "tRP 14.592 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 383,
      "source": "text",
      "content": "ACT to PRE command 5 x 5 x 5 x",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 383,
      "source": "text",
      "content": "tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 383,
      "source": "text",
      "content": "period tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 383,
      "source": "text",
      "content": "ACT to ACT or REF com- 48.128 49.664",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 383,
      "source": "text",
      "content": "mand period tRC 46.592 (48.000)5,7 (49.472)5,7 ns 7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=CL-2 CWL=CL-2 CWL=CL-2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 383,
      "source": "text",
      "content": "CAS Write Latency, CWL ns",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 383,
      "source": "text",
      "content": "tAAmin Read CL Supported Frequency Table",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=22, <=1.010 <= 1.010 <=1.010",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 383,
      "source": "text",
      "content": "20.944 tCK(AVG) 0.952 (2100) 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=20 (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 383,
      "source": "text",
      "content": "13.750 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 383,
      "source": "text",
      "content": "16.250 tCK(AVG) 0.625 (3200) 0.625 (3200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=24 (2933) (2933)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=28 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 383,
      "source": "text",
      "content": "17.500 tCK(AVG) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=26 (2933) (2933)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=32, <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 383,
      "source": "text",
      "content": "20.000 tCK(AVG) 0.625 (3200) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=30 (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 383,
      "source": "text",
      "content": "14.430 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=30, <0.625 <0.625",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 383,
      "source": "text",
      "content": "16.650 tCK(AVG) 0.555 (3600) 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=28 (3200) (3200)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=32, <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 383,
      "source": "text",
      "content": "17.760 tCK(AVG) 0.555 (3600) 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=30 (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 383,
      "source": "text",
      "content": "14.000 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=32, <0.555 (3600)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 383,
      "source": "text",
      "content": "16.000 tCK(AVG) 0.500 (4000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=36, <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 383,
      "source": "text",
      "content": "18.000 tCK(AVG) 0.500 (4000) 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=34 (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 383,
      "source": "text",
      "content": "14.528 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=36, <0.500 <0.500",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 383,
      "source": "text",
      "content": "16.344 tCK(AVG) 0.454 (4400) 0.454 (4400) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=34 (4000) (4000)",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=40, <0.500 <0.500 <0.500",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 383,
      "source": "text",
      "content": "18.160 tCK(AVG) 0.454 (4400) 0.454 (4400) 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=38 (4000) (4000) (4000)",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 383,
      "source": "text",
      "content": "14.144 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=40, <0.454 <0.454",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 383,
      "source": "text",
      "content": "16.640 tCK(AVG) 0.416 (4800) 0.416 (4800) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=38 (4400) (4400)",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=42, <0.454 <0.454 (4400)",
      "bbox": null,
      "block_index": 80
    },
    {
      "page": 383,
      "source": "text",
      "content": "17.472 tCK(AVG) 0.416 (4800) 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=40 (4400) (4400)",
      "bbox": null,
      "block_index": 82
    },
    {
      "page": 383,
      "source": "text",
      "content": "CL=48, <0.454 <0.454 <0.454",
      "bbox": null,
      "block_index": 84
    },
    {
      "page": 383,
      "source": "text",
      "content": "19.968 tCK(AVG) 0.416 (4800) 0.416 (4800) 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 383,
      "source": "text",
      "content": "CWL=46 (4400) (4400) (4400)",
      "bbox": null,
      "block_index": 86
    },
    {
      "page": 383,
      "source": "text",
      "content": "14.592 tCK(AVG) 0.384 (5200) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 88
    },
    {
      "page": 384,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 384,
      "source": "text",
      "content": "Table 472 â DDR5-5200 Speed Bins and Operations (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 384,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 384,
      "source": "text",
      "content": "Speed Bin DDR5-5200A DDR5-5200B DDR5-5200C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 384,
      "source": "text",
      "content": "CL-nRCD-nRP 38-38-38 42-42-42 46-46-46 Unit NOTE",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 384,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 384,
      "source": "text",
      "content": "CL=42, <0.416 <0.416",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 384,
      "source": "text",
      "content": "16.128 tCK(AVG) 0.384 (5200) 0.384 (5200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 384,
      "source": "text",
      "content": "CWL=40 (4800) (4800)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 384,
      "source": "text",
      "content": "CL=46, <0.416 <0.416 <0.416",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 384,
      "source": "text",
      "content": "17.664 tCK(AVG) 0.384 (5200) 0.384 (5200) 0.384 (5200) ns 1,2,3",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 384,
      "source": "text",
      "content": "CWL=44 (4800) (4800) (4800)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 384,
      "source": "text",
      "content": "22,26,28,30,32,36,38,40, 22,26,28,30,(32),36,40,42,",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 384,
      "source": "text",
      "content": "Supported CL 22,(28),32,36,40,(42),46,48 nCK 8",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 385,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 385,
      "source": "text",
      "content": "10.7 DDR5-5600 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 385,
      "source": "text",
      "content": "Table 473 â DDR5-5600 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 385,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 385,
      "source": "text",
      "content": "Speed Bin DDR5-5600A DDR5-5600B DDR5-5600C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL-nRCD-nRP 40-40-40 46-46-46 50-50-50 Unit NOTE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 385,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 385,
      "source": "text",
      "content": "Internal read command to 16.422 17.850",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 385,
      "source": "text",
      "content": "first data tAA 14.280 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 385,
      "source": "text",
      "content": "ACT to internal read or 16.422 17.850",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 385,
      "source": "text",
      "content": "write delay time tRCD 14.280 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 385,
      "source": "text",
      "content": "Row Precharge Time 16.422 17.850",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 385,
      "source": "text",
      "content": "tRP 14.280 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 385,
      "source": "text",
      "content": "ACT to PRE command 5 x 5 x 5 x",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 385,
      "source": "text",
      "content": "tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 385,
      "source": "text",
      "content": "period tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 385,
      "source": "text",
      "content": "ACT to ACT or REF com- 48.422 49.850",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 385,
      "source": "text",
      "content": "mand period tRC 46.280 (48.000)5,7 (49.472)5,7 ns 7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 385,
      "source": "text",
      "content": "CWL=CL-2 CWL=CL-2 CWL=CL-2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 385,
      "source": "text",
      "content": "CAS Write Latency, CWL ns",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 385,
      "source": "text",
      "content": "tAAmin Read CL Supported Frequency Table",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL=22, <=1.010 <=1.010 <=1.010",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 385,
      "source": "text",
      "content": "20.944 tCK(AVG) 0.952 (2100) 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 385,
      "source": "text",
      "content": "CWL=20 (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 385,
      "source": "text",
      "content": "13.750 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 385,
      "source": "text",
      "content": "16.250 tCK(AVG) 0.625 (3200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL=28 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 385,
      "source": "text",
      "content": "17.500 tCK(AVG) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 385,
      "source": "text",
      "content": "CWL=26 (2933) (2933)",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL=32, <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 385,
      "source": "text",
      "content": "20.000 tCK(AVG) 0.625 (3200) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 385,
      "source": "text",
      "content": "CWL=30 (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 385,
      "source": "text",
      "content": "14.430 tCK(AVG) 0.555 (3600) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL=30, <0.625 <0.625",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 385,
      "source": "text",
      "content": "16.650 tCK(AVG) 0.555 (3600) 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 385,
      "source": "text",
      "content": "CWL=28 (3200) (3200)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL=32, <0.625 <0.625 (3200)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 385,
      "source": "text",
      "content": "17.760 tCK(AVG) 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 385,
      "source": "text",
      "content": "CWL=30 (3200) (3200)",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL=36, <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 385,
      "source": "text",
      "content": "19.980 tCK(AVG) 0.555 (3600) 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 385,
      "source": "text",
      "content": "CWL=34 (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 385,
      "source": "text",
      "content": "14.000 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL=32, <0.555 (3600)",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 385,
      "source": "text",
      "content": "16.000 tCK(AVG) 0.500 (4000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL=36, <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 385,
      "source": "text",
      "content": "18.000 tCK(AVG) 0.500 (4000) 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 385,
      "source": "text",
      "content": "CWL=34 (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 385,
      "source": "text",
      "content": "14.528 tCK(AVG) 0.454 (4400) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL=36, <0.500 (4000)",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 385,
      "source": "text",
      "content": "16.344 tCK(AVG) 0.454 (4400) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 78
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL=40, <0.500 <0.500 <0.500",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 385,
      "source": "text",
      "content": "18.160 tCK(AVG) 0.454 (4400) 0.454 (4400) 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 82
    },
    {
      "page": 385,
      "source": "text",
      "content": "CWL=38 (4000) (4000) (4000)",
      "bbox": null,
      "block_index": 83
    },
    {
      "page": 385,
      "source": "text",
      "content": "14.144 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 385,
      "source": "text",
      "content": "CL=40, <0.454 <0.454",
      "bbox": null,
      "block_index": 87
    },
    {
      "page": 385,
      "source": "text",
      "content": "16.640 tCK(AVG) 0.416 (4800) 0.416 (4800) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 88
    },
    {
      "page": 385,
      "source": "text",
      "content": "CWL=38 (4400) (4400)",
      "bbox": null,
      "block_index": 89
    },
    {
      "page": 386,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 386,
      "source": "text",
      "content": "Table 473 â DDR5-5600 Speed Bins and Operations (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 386,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 386,
      "source": "text",
      "content": "Speed Bin DDR5-5600A DDR5-5600B DDR5-5600C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 386,
      "source": "text",
      "content": "CL-nRCD-nRP 40-40-40 46-46-46 50-50-50 Unit NOTE",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 386,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 386,
      "source": "text",
      "content": "CL=42, <0.454 <0.454 (4400)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 386,
      "source": "text",
      "content": "17.472 tCK(AVG) 0.416 (4800) 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 386,
      "source": "text",
      "content": "CWL=40 (4400) (4400)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 386,
      "source": "text",
      "content": "CL=48, <0.454 <0.454 <0.454",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 386,
      "source": "text",
      "content": "19.968 tCK(AVG) 0.416 (4800) 0.416 (4800) 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 386,
      "source": "text",
      "content": "CWL=46 (4400) (4400) (4400)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 386,
      "source": "text",
      "content": "14.592 tCK(AVG) 0.384 (5200) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 386,
      "source": "text",
      "content": "CL=42, <0.416 (4800)",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 386,
      "source": "text",
      "content": "16.128 tCK(AVG) 0.384 (5200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 386,
      "source": "text",
      "content": "CL=46, <0.416 <0.416 (4800)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 386,
      "source": "text",
      "content": "17.664 tCK(AVG) 0.384 (5200) 0.384 (5200) ns 1,2,3",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 386,
      "source": "text",
      "content": "CWL=44 (4800) (4800)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 386,
      "source": "text",
      "content": "CL=52, <0.416 <0.416 <0.416",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 386,
      "source": "text",
      "content": "19.968 tCK(AVG) 0.384 (5200) 0.384 (5200) 0.384 (5200) ns 1,2,3",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 386,
      "source": "text",
      "content": "CWL=50 (4800) (4800) (4800)",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 386,
      "source": "text",
      "content": "14.280 tCK(AVG) 0.357 (5600) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 386,
      "source": "text",
      "content": "CL=46, <0.384 <0.384",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 386,
      "source": "text",
      "content": "16.422 tCK(AVG) 0.357 (5600) 0.357 (5600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 386,
      "source": "text",
      "content": "CWL=44 (5200) (5200)",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 386,
      "source": "text",
      "content": "CL=50, <0.384 <0.384 <0.384",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 386,
      "source": "text",
      "content": "17.850 tCK(AVG) 0.357 (5600) 0.357 (5600) 0.357 (5600) ns 1,2,3",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 386,
      "source": "text",
      "content": "CWL=48 (5200) (5200) (5200)",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 386,
      "source": "text",
      "content": "22,26,28,30,32,36,38,40, 22,(26),28,30,(32),(36),40,( 22,(28),(32),36,40,(42),(46),",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 386,
      "source": "text",
      "content": "42,46,48,50,52 42),46,48,50,52 48,50,52",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 387,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 387,
      "source": "text",
      "content": "10.8 DDR5-6000 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 387,
      "source": "text",
      "content": "Table 474 â DDR5-6000 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 387,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 387,
      "source": "text",
      "content": "Speed Bin DDR5-6000A DDR5-6000B DDR5-6000C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL-nRCD-nRP 42-42-42 50-50-50 54-54-54 Unit NOTE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 387,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 387,
      "source": "text",
      "content": "Internal read command to 16.650 17.982",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 387,
      "source": "text",
      "content": "first data tAA 13.986 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 387,
      "source": "text",
      "content": "ACT to internal read or 16.650 17.982",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 387,
      "source": "text",
      "content": "write delay time tRCD 13.986 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 387,
      "source": "text",
      "content": "Row Precharge Time 16.650 17.982",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 387,
      "source": "text",
      "content": "tRP 13.986 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 387,
      "source": "text",
      "content": "ACT to PRE command 5 x 5 x 5 x",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 387,
      "source": "text",
      "content": "tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 387,
      "source": "text",
      "content": "period tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 387,
      "source": "text",
      "content": "ACT to ACT or REF com- 48.650 49.982",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 387,
      "source": "text",
      "content": "mand period tRC 45.986 (48.000)5,7 (49.472)5,7 ns 7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 387,
      "source": "text",
      "content": "CWL=CL-2 CWL=CL-2 CWL=CL-2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 387,
      "source": "text",
      "content": "CAS Write Latency, CWL ns",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 387,
      "source": "text",
      "content": "tAAmin ReadCL Supported Frequency Table",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL=22, <= 1.010 <= 1.010 <=1.010",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 387,
      "source": "text",
      "content": "20.944 tCK(AVG) 0.952 (2100) 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 387,
      "source": "text",
      "content": "CWL=20 (1980) (1980) (980)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 387,
      "source": "text",
      "content": "13.750 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 387,
      "source": "text",
      "content": "16.250 tCK(AVG) 0.625 (3200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL=28 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 387,
      "source": "text",
      "content": "17.500 tCK(AVG) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 387,
      "source": "text",
      "content": "CWL=26 (2933) (2933)",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL=32, <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 387,
      "source": "text",
      "content": "20.000 tCK(AVG) 0.625 (3200) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 387,
      "source": "text",
      "content": "CWL=30 (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 387,
      "source": "text",
      "content": "14.430 tCK(AVG) 0.555 (3600) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL=30, <0.625 <0.625",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 387,
      "source": "text",
      "content": "16.650 tCK(AVG) 0.555 (3600) 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 387,
      "source": "text",
      "content": "CWL=28 (3200) (3200)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL=32, <0.625 <0.625 (3200)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 387,
      "source": "text",
      "content": "17.760 tCK(AVG) 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 387,
      "source": "text",
      "content": "CWL=30 (3200) (3200)",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL=36, <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 387,
      "source": "text",
      "content": "19.980 tCK(AVG) 0.555 (3600) 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 387,
      "source": "text",
      "content": "CWL=34 (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 387,
      "source": "text",
      "content": "14.000 tCK(AVG) 0.500 (4000) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL=32, <0.555 (3600)",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 387,
      "source": "text",
      "content": "16.000 tCK(AVG) 0.500 (4000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL=36, <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 387,
      "source": "text",
      "content": "18.000 tCK(AVG) 0.500 (4000) 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 387,
      "source": "text",
      "content": "CWL=34 (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 387,
      "source": "text",
      "content": "14.528 tCK(AVG) 0.454 (4400) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL=36, <0.500 (4000)",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 387,
      "source": "text",
      "content": "16.344 tCK(AVG) 0.454 (4400) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 78
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL=40, <0.500 <0.500 <0.500",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 387,
      "source": "text",
      "content": "18.160 tCK(AVG) 0.454 (4400) 0.454 (4400) 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 82
    },
    {
      "page": 387,
      "source": "text",
      "content": "CWL=38 (4000) (4000) (4000)",
      "bbox": null,
      "block_index": 83
    },
    {
      "page": 387,
      "source": "text",
      "content": "14.144 tCK(AVG) 0.416 (4800) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 387,
      "source": "text",
      "content": "CL=40, <0.454 (4400)",
      "bbox": null,
      "block_index": 89
    },
    {
      "page": 387,
      "source": "text",
      "content": "16.640 tCK(AVG) 0.416 (4800) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 90
    },
    {
      "page": 388,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 388,
      "source": "text",
      "content": "Table 474 â DDR5-6000 Speed Bins and Operations (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 388,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 388,
      "source": "text",
      "content": "Speed Bin DDR5-6000A DDR5-6000B DDR5-6000C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 388,
      "source": "text",
      "content": "CL-nRCD-nRP 42-42-42 50-50-50 54-54-54 Unit NOTE",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 388,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 388,
      "source": "text",
      "content": "CL=42, <0.454 <0.454 (4400)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 388,
      "source": "text",
      "content": "17.472 tCK(AVG) 0.416 (4800) 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 388,
      "source": "text",
      "content": "CWL=40 (4400) (4400)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 388,
      "source": "text",
      "content": "CL=48, <0.454 <0.454 <0.454",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 388,
      "source": "text",
      "content": "19.968 tCK(AVG) 0.416 (4800) 0.416 (4800) 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 388,
      "source": "text",
      "content": "CWL=46 (4400) (4400) (4400)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 388,
      "source": "text",
      "content": "14.592 tCK(AVG) 0.384 (5200) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 388,
      "source": "text",
      "content": "CL=42, <0.416 (4800)",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 388,
      "source": "text",
      "content": "16.128 tCK(AVG) 0.384 (5200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 388,
      "source": "text",
      "content": "CL=46, <0.416 <0.416 (4800)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 388,
      "source": "text",
      "content": "17.664 tCK(AVG) 0.384 (5200) 0.384 (5200) ns 1,2,3",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 388,
      "source": "text",
      "content": "CWL=44 (4800) (4800)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 388,
      "source": "text",
      "content": "CL=52, <0.416 <0.416 <0.416",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 388,
      "source": "text",
      "content": "19.968 tCK(AVG) 0.384 (5200) 0.384 (5200) 0.384 (5200) ns 1,2,3",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 388,
      "source": "text",
      "content": "CWL=50 (4800) (4800) (4800)",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 388,
      "source": "text",
      "content": "14.280 tCK(AVG) 0.357 (5600) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 388,
      "source": "text",
      "content": "CL=46, <0.384 (5200)",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 388,
      "source": "text",
      "content": "16.422 tCK(AVG) 0.357 (5600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 388,
      "source": "text",
      "content": "CL=50, <0.384 <0.384 (5200)",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 388,
      "source": "text",
      "content": "17.850 tCK(AVG) 0.357 (5600) 0.357 (5600) ns 1,2,3",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 388,
      "source": "text",
      "content": "CWL=48 (5200) (5200)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 388,
      "source": "text",
      "content": "CL=56, <0.384 <0.384 <0.384",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 388,
      "source": "text",
      "content": "19.992 tCK(AVG) 0.357 (5600) 0.357 (5600) 0.357 (5600) ns 1,2,3",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 388,
      "source": "text",
      "content": "CWL=54 (5200) (5200) (5200)",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 388,
      "source": "text",
      "content": "13.986 tCK(AVG) 0.333 (6000) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 388,
      "source": "text",
      "content": "CL=50, <0.357 <0.357",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 388,
      "source": "text",
      "content": "16.650 tCK(AVG) 0.333 (6000) 0.333 (6000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 388,
      "source": "text",
      "content": "CWL=48 (5600) (5600)",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 388,
      "source": "text",
      "content": "CL=54, <0.357 <0.357 <0.357",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 388,
      "source": "text",
      "content": "17.982 tCK(AVG) 0.333 (6000) 0.333 (6000) 0.333 (6000) ns 1,2,3",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 388,
      "source": "text",
      "content": "CWL=52 (5600) (5600) (5600)",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 388,
      "source": "text",
      "content": "22,(26),28,30,(32),(36),",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 388,
      "source": "text",
      "content": "22,26,28,30,32,34,36,38, 22,(28),(32),36,40,(42),",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 388,
      "source": "text",
      "content": "Supported CL (40),(42),(46),48,50,52,54,5 nCK 8",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 388,
      "source": "text",
      "content": "40,42,46,48,50,52,54,56 (46),48,(50),52,54,56",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 389,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 389,
      "source": "text",
      "content": "10.9 DDR5-6400 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 389,
      "source": "text",
      "content": "Table 475 â DDR5-6400 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 389,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 389,
      "source": "text",
      "content": "Speed Bin DDR5-6400A DDR5-6400B DDR5-6400C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL-nRCD-nRP 46-46-46 52-52-52 56-56-56 Unit NOTE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 389,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 389,
      "source": "text",
      "content": "Internal read command to 16.224",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 389,
      "source": "text",
      "content": "first data tAA 14.352 (16.000)5,7 17.472 ns 7",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 389,
      "source": "text",
      "content": "ACT to internal read or 16.224",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 389,
      "source": "text",
      "content": "write delay time tRCD 14.352 (16.000)5,7 17.472 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 389,
      "source": "text",
      "content": "Row Precharge Time 16.224",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 389,
      "source": "text",
      "content": "tRP 14.352 (16.000)5,7 17.472 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 389,
      "source": "text",
      "content": "ACT to PRE command 5 x 5 x 5 x",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 389,
      "source": "text",
      "content": "tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 389,
      "source": "text",
      "content": "period tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 389,
      "source": "text",
      "content": "ACT to ACT or REF com- 48.224",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 389,
      "source": "text",
      "content": "mand period tRC 46.352 (48.000)5,7 49.472 ns 7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=CL-2 CWL=CL-2 CWL=CL-2",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 389,
      "source": "text",
      "content": "CAS Write Latency, CWL ns",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 389,
      "source": "text",
      "content": "tAAmin Read CL Supported Frequency Table",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=22, <=1.010 <=1.010 <=1.010",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 389,
      "source": "text",
      "content": "20.944 tCK(AVG) 0.952 (2100) 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=20 (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 389,
      "source": "text",
      "content": "13.750 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 389,
      "source": "text",
      "content": "16.250 tCK(AVG) 0.625 (3200) 0.625 (3200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=24 (2933) (2933)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=28 <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 389,
      "source": "text",
      "content": "17.500 tCK(AVG) 0.625 (3200) 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=26 (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 389,
      "source": "text",
      "content": "14.430 tCK(AVG) 0.555 (4400) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=30, <0.625 <0.625",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 389,
      "source": "text",
      "content": "16.650 tCK(AVG) 0.555 (3600) 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=28 (3200) (3200)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=32, <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 389,
      "source": "text",
      "content": "17.760 tCK(AVG) 0.555 (3600) 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=30 (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 389,
      "source": "text",
      "content": "14.000 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=32, <0.555 (3600)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 389,
      "source": "text",
      "content": "16.000 tCK(AVG) 0.500 (4000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=36, <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 389,
      "source": "text",
      "content": "18.000 tCK(AVG) 0.500 (4000) 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=34 (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 389,
      "source": "text",
      "content": "14.528 tCK(AVG) 0.454 (4400) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=36, <0.500 <0.500",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 389,
      "source": "text",
      "content": "16.344 tCK(AVG) 0.454 (4400) 0.454 (4400) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=34 (4000) (4000)",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=40, <0.500 <0.500 <0.500",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 389,
      "source": "text",
      "content": "18.160 tCK(AVG) 0.454 (4400) 0.454 (4400) 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=38 (4000) (4000) (4000)",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 389,
      "source": "text",
      "content": "14.144 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=40, <0.454 <0.454",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 389,
      "source": "text",
      "content": "16.640 tCK(AVG) 0.416 (4800) 0.416 (4800) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=38 (4400) (4400)",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=42, <0.454 <0.454 <0.454",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 389,
      "source": "text",
      "content": "17.472 tCK(AVG) 0.416 (4800) 0.416 (4800) 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=40 (4400) (4400) (4400)",
      "bbox": null,
      "block_index": 74
    },
    {
      "page": 389,
      "source": "text",
      "content": "14.592 tCK(AVG) 0.384 (5200) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=42, <0.416 (4800)",
      "bbox": null,
      "block_index": 80
    },
    {
      "page": 389,
      "source": "text",
      "content": "16.128 tCK(AVG) 0.384 (5200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=46, <0.416 <0.416 <0.416",
      "bbox": null,
      "block_index": 84
    },
    {
      "page": 389,
      "source": "text",
      "content": "17.664 tCK(AVG) 0.384 (5200) 0.384 (5200) 0.384 (5200) ns 1,2,3",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=44 (4800) (4800) (4800)",
      "bbox": null,
      "block_index": 86
    },
    {
      "page": 389,
      "source": "text",
      "content": "14.280 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 88
    },
    {
      "page": 389,
      "source": "text",
      "content": "CL=46, <0.384 <0.384",
      "bbox": null,
      "block_index": 90
    },
    {
      "page": 389,
      "source": "text",
      "content": "16.422 tCK(AVG) 0.357 (5600) 0.357 (5600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 91
    },
    {
      "page": 389,
      "source": "text",
      "content": "CWL=44 (5200) (5200)",
      "bbox": null,
      "block_index": 92
    },
    {
      "page": 390,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 390,
      "source": "text",
      "content": "Table 475 â DDR5-6400 Speed Bins and Operations (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 390,
      "source": "text",
      "content": "Table Notes are in provided in Section10.10.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 390,
      "source": "text",
      "content": "Speed Bin DDR5-6400A DDR5-6400B DDR5-6400C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 390,
      "source": "text",
      "content": "CL-nRCD-nRP 46-46-46 52-52-52 56-56-56 Unit NOTE",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 390,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 390,
      "source": "text",
      "content": "CL=50, <0.384 <0.384 <0.384",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 390,
      "source": "text",
      "content": "17.850 tCK(AVG) 0.357 (5600) 0.357 (5600) 0.357 (5600) ns 1,2,3",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 390,
      "source": "text",
      "content": "CWL=48 (5200) (5200) (5200)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 390,
      "source": "text",
      "content": "13.986 tCK(AVG) RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 390,
      "source": "text",
      "content": "CL=50, <0.357 <0.357",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 390,
      "source": "text",
      "content": "16.650 tCK(AVG) 0.333 (6000) 0.333 (6000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 390,
      "source": "text",
      "content": "CWL=48 (5600) (5600)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 390,
      "source": "text",
      "content": "CL=54, <0.357 <0.357 <0.357",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 390,
      "source": "text",
      "content": "17.982 tCK(AVG) 0.333 (6000) 0.333 (6000) 0.333 (6000) ns 1,2,3",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 390,
      "source": "text",
      "content": "CWL=52 (5600) (5600) (5600)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 390,
      "source": "text",
      "content": "14.352 tCK(AVG) 0.312 (6400) RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 390,
      "source": "text",
      "content": "CL=52, <0.333 <0.333",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 390,
      "source": "text",
      "content": "16.224 tCK(AVG) 0.312 (6400) 0.312 (6400) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 390,
      "source": "text",
      "content": "CWL=50 (6000) (6000)",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 390,
      "source": "text",
      "content": "CL=56, <0.333 <0.333 <0.333",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 390,
      "source": "text",
      "content": "17.472 tCK(AVG) 0.312 (6400) 0.312 (6400) 0.312 (6400) ns 1,2,3",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 390,
      "source": "text",
      "content": "CWL=54 (6000) (6000) (6000)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 390,
      "source": "text",
      "content": "22,26,28,30,32,36,40,42, 22,26,28,30,(32),36,40, 22,28,32,36,40,42,46,50,54,",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 390,
      "source": "text",
      "content": "46,48,50,52,54,56 (42),46,50,52,54,56 56",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 391,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 391,
      "source": "text",
      "content": "10.10 DDR5 Speed Bin Table Notes for Tables 467 through 475",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 1 tCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 2 The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 391,
      "source": "text",
      "content": "a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 3 tCK(avg).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 391,
      "source": "text",
      "content": "by the DLL - all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 391,
      "source": "text",
      "content": "from tAA following rounding algorithm defined in Section13.2.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 4 âReservedâ settings are not allowed. User must program a different value.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 5 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 391,
      "source": "text",
      "content": "mandatory feature. Any combination of the âoptionalâ CLâs is supported. The associated âoptionalâ tAA,",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 391,
      "source": "text",
      "content": "tRCD, tRP, and tRC values must be adjusted based upon the CL combination supported.Refer to supplier's",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 391,
      "source": "text",
      "content": "data sheet and/or the DIMM SPD information if and how this setting is supported.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 6 DDR5-3200 AC timing apply if DRAM operates at lower than 3200 MT/s data rate.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 7 Parameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 391,
      "source": "text",
      "content": "in the Speed Bin Tables.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 8 CL number in parentheses, it means that these numbers are optional.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 9 fCK(min) of 1980Mbps defined to allow for 1% SSC down-spreading at a fCK(avg) of 2000Mbps.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 10 Each speed bin lists the timing requirements that need to be supported in order for a given DRAM to be",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 391,
      "source": "text",
      "content": "JEDEC compliant. JEDEC compliance does not require support for all speed bins within a given speed.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 391,
      "source": "text",
      "content": "JEDEC compliance requires meeting the parameters for a least one of the listed speed bins.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 11 Any DDR5-3600 speed bin also supports functional operation at lower frequencies as shown in the table",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 391,
      "source": "text",
      "content": "which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 12 Any DDR5-4000 speed bin also supports functional operation at lower frequencies as shown in the table",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 391,
      "source": "text",
      "content": "which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 13 Any DDR5-4400 speed bin also supports functional operation at lower frequencies as shown in the table",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 391,
      "source": "text",
      "content": "which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 14 Any DDR5-4800 speed bin also supports functional operation at lower frequencies as shown in the table",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 391,
      "source": "text",
      "content": "which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 15 Any DDR5-5200 speed bin also supports functional operation at lower frequencies as shown in the table",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 391,
      "source": "text",
      "content": "which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 16 Any DDR5-5600 speed bin also supports functional operation at lower frequencies as shown in the table",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 391,
      "source": "text",
      "content": "which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 17 Any DDR5-6000 speed bin also supports functional operation at lower frequencies as shown in the table",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 391,
      "source": "text",
      "content": "which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 391,
      "source": "text",
      "content": "NOTE 18 Any DDR5-6400 speed bin also supports functional operation at lower frequencies as shown in the table",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 391,
      "source": "text",
      "content": "which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 392,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 392,
      "source": "text",
      "content": "10.11 DDR5-6800 Speed Bins and Operations - (Future Bin Placeholder)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 392,
      "source": "text",
      "content": "Table 476 â DDR5-6800 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 392,
      "source": "text",
      "content": "Speed Bin DDR5-6800A DDR5-6800B DDR5-6800C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 392,
      "source": "text",
      "content": "CL-nRCD-nRP Unit NOTE",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 392,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 392,
      "source": "text",
      "content": "tAA 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 392,
      "source": "text",
      "content": "ACT to internal read or",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 392,
      "source": "text",
      "content": "tRCD 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 392,
      "source": "text",
      "content": "tRP 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 392,
      "source": "text",
      "content": "tRAS 9 x tREFI 9 x tREFI 9 x tREFI ns",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 392,
      "source": "text",
      "content": "CWL=CL CWL=CL CWL=CL",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 392,
      "source": "text",
      "content": "CAS Write Latency, CWL ns",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 392,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 392,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 392,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 392,
      "source": "text",
      "content": "Supported CL, CWL Settings nCK",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 392,
      "source": "text",
      "content": "10.12 DDR5-7200 Speed Bins and Operations - (Future Bin Placeholder)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 392,
      "source": "text",
      "content": "Table 477 â DDR5-7200 Speed Bins and Operations",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 392,
      "source": "text",
      "content": "Speed Bin DDR5-7200A DDR5-7200B DDR5-7200C",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 392,
      "source": "text",
      "content": "CL-nRCD-nRP Unit NOTE",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 392,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 392,
      "source": "text",
      "content": "tAA 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 392,
      "source": "text",
      "content": "ACT to internal read or",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 392,
      "source": "text",
      "content": "tRCD 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 392,
      "source": "text",
      "content": "tRP 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 392,
      "source": "text",
      "content": "tRAS 9 x tREFI 9 x tREFI 9 x tREFI ns",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 392,
      "source": "text",
      "content": "CWL=CL CWL=CL CWL=CL",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 392,
      "source": "text",
      "content": "CAS Write Latency, CWL ns",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 392,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 392,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 392,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 392,
      "source": "text",
      "content": "Supported CL, CWL Settings nCK",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 392,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 392,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 393,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 393,
      "source": "text",
      "content": "10.13 DDR5-7600 Speed Bins and Operations - (Future Bin Placeholder)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 393,
      "source": "text",
      "content": "Table 478 â DDR5-7600 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 393,
      "source": "text",
      "content": "Speed Bin DDR5-7600A DDR5-7600B DDR5-7600C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 393,
      "source": "text",
      "content": "CL-nRCD-nRP Unit NOTE",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 393,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 393,
      "source": "text",
      "content": "tAA 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 393,
      "source": "text",
      "content": "ACT to internal read or",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 393,
      "source": "text",
      "content": "tRCD 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 393,
      "source": "text",
      "content": "tRP 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 393,
      "source": "text",
      "content": "tRAS 9 x tREFI 9 x tREFI 9 x tREFI ns",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 393,
      "source": "text",
      "content": "CWL=CL CWL=CL CWL=CL",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 393,
      "source": "text",
      "content": "CAS Write Latency, CWL ns",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 393,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 393,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 393,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 393,
      "source": "text",
      "content": "Supported CL, CWL Settings nCK",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 393,
      "source": "text",
      "content": "10.14 DDR5-8000 Speed Bins and Operations - (Future Bin Placeholder)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 393,
      "source": "text",
      "content": "Table 479 â DDR5-8000 Speed Bins and Operations",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 393,
      "source": "text",
      "content": "Speed Bin DDR5-8000A DDR5-8000B DDR5-8000C",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 393,
      "source": "text",
      "content": "CL-nRCD-nRP Unit NOTE",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 393,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 393,
      "source": "text",
      "content": "tAA 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 393,
      "source": "text",
      "content": "ACT to internal read or",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 393,
      "source": "text",
      "content": "tRCD 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 393,
      "source": "text",
      "content": "tRP 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 393,
      "source": "text",
      "content": "tRAS 9 x tREFI 9 x tREFI 9 x tREFI ns",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 393,
      "source": "text",
      "content": "CWL=CL CWL=CL CWL=CL",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 393,
      "source": "text",
      "content": "CAS Write Latency, CWL ns",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 393,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 393,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 393,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 393,
      "source": "text",
      "content": "Supported CL, CWL Settings nCK",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 393,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 393,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 394,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 394,
      "source": "text",
      "content": "10.15 DDR5-8400 Speed Bins and Operations - (Future Bin Placeholder)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 394,
      "source": "text",
      "content": "Table 480 â DDR5-8400 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 394,
      "source": "text",
      "content": "Speed Bin DDR5-8400A DDR5-8400B DDR5-8400C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 394,
      "source": "text",
      "content": "CL-nRCD-nRP Unit NOTE",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 394,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 394,
      "source": "text",
      "content": "tAA 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 394,
      "source": "text",
      "content": "ACT to internal read or",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 394,
      "source": "text",
      "content": "tRCD 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 394,
      "source": "text",
      "content": "tRP 15.00 16.50 18.00 ns",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 394,
      "source": "text",
      "content": "tRAS 9 x tREFI 9 x tREFI 9 x tREFI ns",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 394,
      "source": "text",
      "content": "CWL=CL CWL=CL CWL=CL",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 394,
      "source": "text",
      "content": "CAS Write Latency, CWL ns",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 394,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 394,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 394,
      "source": "text",
      "content": "CWL=CL=TBD tCK(AVG) ns",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 394,
      "source": "text",
      "content": "Supported CL, CWL Settings nCK",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 394,
      "source": "text",
      "content": "10.16 3DS DDR5-3200 Speed Bins and Operations",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 394,
      "source": "text",
      "content": "Table 481 â 3DS DDR5-3200 Speed Bins and Operations",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 394,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 394,
      "source": "text",
      "content": "DDR5-3200A DDR5-3200B DDR5-3200C",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 394,
      "source": "text",
      "content": "CL-nRCD-nRP 26-22-22 30-26-26 32-28-28 Unit NOTE",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 394,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 394,
      "source": "text",
      "content": "Internal read command to first data tAA 16.250 18.750 20.000 ns 7",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 394,
      "source": "text",
      "content": "ACT to internal read or write delay",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 394,
      "source": "text",
      "content": "tRCD 13.750 16.250 17.500 ns 7",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 394,
      "source": "text",
      "content": "tRP 13.750 16.250 17.500 ns 7",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 394,
      "source": "text",
      "content": "ACT to PRE command period tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 394,
      "source": "text",
      "content": "tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 394,
      "source": "text",
      "content": "ACT to ACT or REF command",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 394,
      "source": "text",
      "content": "tRC 45.750 48.250 49.500 ns 7",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 394,
      "source": "text",
      "content": "CAS Write Latency CWL CL-2 CL-2 CL-2 ns",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 394,
      "source": "text",
      "content": "Read CL Write Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 394,
      "source": "text",
      "content": "CL=22, tCK 0.952 <=1.010 0.952 <=1.010 0.952 <=1.010",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 394,
      "source": "text",
      "content": "CWL=20 (AVG) (2100) (1980) (2100) (1980) (2100) (1980)",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 394,
      "source": "text",
      "content": "CL=26, tCK 0.625 <0.681",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 394,
      "source": "text",
      "content": "16.250 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 394,
      "source": "text",
      "content": "CWL=24 (AVG) (3200) (2933)",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 394,
      "source": "text",
      "content": "CL=30, tCK 0.625 <0.681 0.625 <0.681",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 394,
      "source": "text",
      "content": "18.750 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 394,
      "source": "text",
      "content": "CWL=28 (AVG) (3200) (2933) (3200) (2933)",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 394,
      "source": "text",
      "content": "CL=32, tCK 0.625 <0.681 0.625 <0.681 0.625 <0.681",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 394,
      "source": "text",
      "content": "CWL=30 (AVG) (3200) (2933) (3200) (2933) (3200) (2933)",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 394,
      "source": "text",
      "content": "Supported CL 22,26,30,32 22,30,32 22,32 nCK 8",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 394,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 394,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 395,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 395,
      "source": "text",
      "content": "10.17 3DS DDR5-3600 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 395,
      "source": "text",
      "content": "Table 482 â 3DS DDR5-3600 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 395,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 395,
      "source": "text",
      "content": "DDR5-3600A DDR5-3600B DDR5-3600C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 395,
      "source": "text",
      "content": "CL-nRCD-nRP 30-26-26 34-30-30 36-32-32 Unit NOTE",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 395,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 395,
      "source": "text",
      "content": "Internal read command to first 18.870",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 395,
      "source": "text",
      "content": "data tAA 16.650 (18.750)5,7 19.980 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 395,
      "source": "text",
      "content": "ACT to internal read or write 16.650 17.760",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 395,
      "source": "text",
      "content": "delay time tRCD 14.430 (16.250)5,7 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 395,
      "source": "text",
      "content": "Row Precharge Time 16.650 17.760",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 395,
      "source": "text",
      "content": "tRP 14.430 (16.250)5,7 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 395,
      "source": "text",
      "content": "ACT to PRE command period tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 395,
      "source": "text",
      "content": "tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 395,
      "source": "text",
      "content": "ACT to ACT or REF command 48.650 49.760",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 395,
      "source": "text",
      "content": "period tRC 46.430 (48.250)5,7 (49.500)5,7 ns 7",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 395,
      "source": "text",
      "content": "CAS Write Latency CWL CL-2 CL-2 CL-2 ns",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 395,
      "source": "text",
      "content": "Read CL Write Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 395,
      "source": "text",
      "content": "CL=22, tCK 0.952 <=1.010 <=1.010 <=1.010",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 395,
      "source": "text",
      "content": "20.944 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 395,
      "source": "text",
      "content": "CWL=20 (AVG) (2100) (1980) (1980) (21980)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 395,
      "source": "text",
      "content": "16.250 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 395,
      "source": "text",
      "content": "CL=30, tCK 0.625 <0.681 (2933)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 395,
      "source": "text",
      "content": "18.750 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 395,
      "source": "text",
      "content": "CWL=28 (AVG) (3200) (2933)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 395,
      "source": "text",
      "content": "CL=32, tCK 0.625 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 395,
      "source": "text",
      "content": "20.000 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 395,
      "source": "text",
      "content": "CWL=30 (AVG) (3200) (2933) (2933)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 395,
      "source": "text",
      "content": "CL=34, tCK 0.625 <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 395,
      "source": "text",
      "content": "21.250 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 395,
      "source": "text",
      "content": "CWL=32 (AVG) (3200) (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 395,
      "source": "text",
      "content": "CL=30 tCK 0.555 <0.625",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 395,
      "source": "text",
      "content": "16.650 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 395,
      "source": "text",
      "content": "CWL=28 (AVG) (3600) (3200)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 395,
      "source": "text",
      "content": "CL=34, tCK 0.555 <0.625 <0.625",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 395,
      "source": "text",
      "content": "18.870 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 395,
      "source": "text",
      "content": "CWL=32 (AVG) (3600) (3200) (3200)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 395,
      "source": "text",
      "content": "CL=36, tCK 0.555 <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 395,
      "source": "text",
      "content": "19.980 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 395,
      "source": "text",
      "content": "CWL=34 (AVG) (3600) (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 395,
      "source": "text",
      "content": "Supported CL 22,30,32,34,36 22,(30),32,34,36 22,(32),34,36 nCK 8",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 396,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 396,
      "source": "text",
      "content": "10.18 3DS DDR5-4000 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 396,
      "source": "text",
      "content": "Table 483 â 3DS DDR5-4000 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 396,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 396,
      "source": "text",
      "content": "DDR5-4000A DDR5-4000B DDR5-4000C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL-nRCD-nRP 32-28-28 38-32-32 40-36-36 Unit NOTE",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 396,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 396,
      "source": "text",
      "content": "Internal read command to first 19.000 20.000",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 396,
      "source": "text",
      "content": "data tAA 16.000 (18.750)5,7 (19.980)5,7 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 396,
      "source": "text",
      "content": "ACT to internal read or write 18.000",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 396,
      "source": "text",
      "content": "delay time tRCD 14.000 16.000 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 396,
      "source": "text",
      "content": "Row Precharge Time 18.000",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 396,
      "source": "text",
      "content": "tRP 14.000 16.000 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 396,
      "source": "text",
      "content": "ACT to PRE command period tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 396,
      "source": "text",
      "content": "tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 396,
      "source": "text",
      "content": "ACT to ACT or REF command 50.000",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 396,
      "source": "text",
      "content": "period tRC 46.000 48.000 (49.500)5,7 ns 7",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 396,
      "source": "text",
      "content": "CAS Write Latency CWL CL-2 CL-2 CL-2 ns",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 396,
      "source": "text",
      "content": "Read CL Write Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL=22, tCK 0.952 <=1.010 <=1.010 <=1.010",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 396,
      "source": "text",
      "content": "20.944 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 396,
      "source": "text",
      "content": "CWL=20 (AVG) (2100) (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 396,
      "source": "text",
      "content": "16.250 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL=30, tCK 0.625 <0.681 (2933)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 396,
      "source": "text",
      "content": "18.750 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 396,
      "source": "text",
      "content": "CWL=28 (AVG) (3200) (2933)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL=32, tCK 0.625 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 396,
      "source": "text",
      "content": "20.000 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 396,
      "source": "text",
      "content": "CWL=30 (AVG) (3200) (2933) (2933)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL=34, tCK 0.625 <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 396,
      "source": "text",
      "content": "21.250 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 396,
      "source": "text",
      "content": "CWL=32 (AVG) (3200) (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL=30 tCK 0.555 <0.625",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 396,
      "source": "text",
      "content": "16.650 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 396,
      "source": "text",
      "content": "CWL=28 (AVG) (3600) (3200)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL=34, tCK 0.555 <0.625 (3200)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 396,
      "source": "text",
      "content": "18.870 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 396,
      "source": "text",
      "content": "CWL=32 (AVG) (3600) (3200)",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL=36, tCK 0.555 <0.625 <0.625 (3200)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 396,
      "source": "text",
      "content": "19.980 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 396,
      "source": "text",
      "content": "CWL=34 (AVG) (3600) (3200) (3200)",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL=38, tCK 0.555 <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 396,
      "source": "text",
      "content": "21.090 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 396,
      "source": "text",
      "content": "CWL=36 (AVG) (3600) (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL=32, tCK 0.500 <0.555",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 396,
      "source": "text",
      "content": "16.000 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 396,
      "source": "text",
      "content": "CWL=30 (AVG) (4000) (3600)",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL=38, tCK 0.500 <0.555 <0.555",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 396,
      "source": "text",
      "content": "19.000 0.500 (4000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 396,
      "source": "text",
      "content": "CWL=36 (AVG) (4000) (3600) (3600)",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 396,
      "source": "text",
      "content": "CL=40, tCK 0.500 <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 396,
      "source": "text",
      "content": "20.000 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 396,
      "source": "text",
      "content": "CWL=38 (AVG) (4000) (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 74
    },
    {
      "page": 396,
      "source": "text",
      "content": "Supported CL 22,30,32,34,36,38,40 22,(30),32,(34),36,38, 40 22,(32),34,(36),38,40 nCK 8",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 397,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 397,
      "source": "text",
      "content": "10.19 3DS DDR5-4400 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 397,
      "source": "text",
      "content": "Table 484 â 3DS DDR5-4400 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 397,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 397,
      "source": "text",
      "content": "DDR5-4400A DDR5-4400B DDR5-4400C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL-nRCD-nRP 36-32-32 42-36-36 44-40-40 Unit NOTE",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 397,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 397,
      "source": "text",
      "content": "Internal read command to first 19.068",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 397,
      "source": "text",
      "content": "data tAA 16.344 (18.750)5,7 19.976 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 397,
      "source": "text",
      "content": "ACT to internal read or write 16.344 18.160",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 397,
      "source": "text",
      "content": "delay time tRCD 14.528 (16.000)5,7 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 397,
      "source": "text",
      "content": "Row Precharge Time 16.344 18.160",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 397,
      "source": "text",
      "content": "tRP 14.528 (16.000)5,7 (17.500)5,7 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 397,
      "source": "text",
      "content": "ACT to PRE command period tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 397,
      "source": "text",
      "content": "tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 397,
      "source": "text",
      "content": "ACT to ACT or REF command 48.344 50.160",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 397,
      "source": "text",
      "content": "period tRC 46.528 (48.000)5,7 (49.500)5,7 ns 7",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 397,
      "source": "text",
      "content": "CAS Write Latency CWL CL-2 CL-2 CL-2 ns",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 397,
      "source": "text",
      "content": "Read CL Write Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=22, tCK 0.952 <=1.010 <=1.010 <=1.010",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 397,
      "source": "text",
      "content": "20.944 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=20 (AVG) (2100) (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 397,
      "source": "text",
      "content": "16.250 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=30, tCK 0.625 <0.681 (2933)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 397,
      "source": "text",
      "content": "18.750 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=28 (AVG) (3200) (2933)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=32, tCK 0.625 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 397,
      "source": "text",
      "content": "20.000 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=30 (AVG) (3200) (2933) (2933)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=34, tCK 0.625 <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 397,
      "source": "text",
      "content": "21.250 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=32 (AVG) (3200) (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 397,
      "source": "text",
      "content": "16.650 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=34, tCK 0.555 <0.625 (3200)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 397,
      "source": "text",
      "content": "18.870 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=32 (AVG) (3600) (3200)",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=36, tCK 0.555 <0.625 <0.625 (3200)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 397,
      "source": "text",
      "content": "19.980 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=34 (AVG) (3600) (3200) (3200)",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=38, tCK 0.555 <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 397,
      "source": "text",
      "content": "21.090 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=36 (AVG) (3600) (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 397,
      "source": "text",
      "content": "16.000 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=38, tCK 0.500 <0.555 (3600)",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 397,
      "source": "text",
      "content": "19.000 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=36 (AVG) (4000) (3600)",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=40, tCK 0.500 <0.555 <0.555 (3600)",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 397,
      "source": "text",
      "content": "20.000 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 78
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=38 (AVG) (4000) (3600) (3600)",
      "bbox": null,
      "block_index": 79
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=42, tCK 0.500 <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 397,
      "source": "text",
      "content": "21.000 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 82
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=40 (AVG) (4000) (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 83
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=36, tCK 0.454 <0.500",
      "bbox": null,
      "block_index": 84
    },
    {
      "page": 397,
      "source": "text",
      "content": "16.344 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=34 (AVG) (4400) (4000)",
      "bbox": null,
      "block_index": 86
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=42, tCK 0.454 <0.500 <0.500",
      "bbox": null,
      "block_index": 87
    },
    {
      "page": 397,
      "source": "text",
      "content": "19.068 0.454 (4400) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 88
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=40 (AVG) (4400) (4000) (4000)",
      "bbox": null,
      "block_index": 89
    },
    {
      "page": 397,
      "source": "text",
      "content": "CL=44, tCK 0.454 <0.500 <0.500 <0.500",
      "bbox": null,
      "block_index": 90
    },
    {
      "page": 397,
      "source": "text",
      "content": "19.976 0.454 (4400) 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 91
    },
    {
      "page": 397,
      "source": "text",
      "content": "CWL=42 (AVG) (4400) (4000) (4000) (4000)",
      "bbox": null,
      "block_index": 92
    },
    {
      "page": 397,
      "source": "text",
      "content": "22,30,32,34,36,38,40, 22,(30),32,(34),36,(38),40, 22,(32),34,(36),38,(40),",
      "bbox": null,
      "block_index": 93
    },
    {
      "page": 398,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 398,
      "source": "text",
      "content": "10.20 3DS DDR5-4800 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 398,
      "source": "text",
      "content": "Table 485 â 3DS DDR5-4800 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 398,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 398,
      "source": "text",
      "content": "DDR5-4800A DDR5-4800B DDR5-4800C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL-nRCD-nRP 40-34-34 46-40-40 48-42-42 Unit NOTE",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 398,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 398,
      "source": "text",
      "content": "Internal read command to first 19.136",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 398,
      "source": "text",
      "content": "data tAA 16.640 (18.750)5,7 19.968 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 398,
      "source": "text",
      "content": "ACT to internal read or write delay 16.640",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 398,
      "source": "text",
      "content": "time tRCD 14.144 (16.000)5,7 17.472 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 398,
      "source": "text",
      "content": "Row Precharge Time 16.640",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 398,
      "source": "text",
      "content": "tRP 14.144 (16.000)5,7 17.472 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 398,
      "source": "text",
      "content": "ACT to PRE command period tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 398,
      "source": "text",
      "content": "tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 398,
      "source": "text",
      "content": "ACT to ACT or REF command 48.640",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 398,
      "source": "text",
      "content": "period tRC 46.144 (48.000)5,7 49.472 ns 7",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 398,
      "source": "text",
      "content": "CAS Write Latency CWL CL-2 CL-2 CL-2 ns",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 398,
      "source": "text",
      "content": "Read CL Write Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=22, tCK 0.952 <=1.010 <=1.010 0.952 <=1.010",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 398,
      "source": "text",
      "content": "20.944 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=20 (AVG) (2100) (1980) (1980) (2100) (1980)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 398,
      "source": "text",
      "content": "16.250 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=30, tCK 0.625 <0.681 (2933)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 398,
      "source": "text",
      "content": "18.750 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=28 (AVG) (3200) (2933)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=32, tCK 0.625 <0.681 <0.681 0.625 <0.681",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 398,
      "source": "text",
      "content": "20.000 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=30 (AVG) (3200) (2933) (2933) (3200) (2933)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=30 tCK 0.555 <0.625",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 398,
      "source": "text",
      "content": "16.650 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=28 (AVG) (3600) (3200)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=34, tCK 0.555 <0.625 (3200)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 398,
      "source": "text",
      "content": "18.870 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=32 (AVG) (3600) (3200)",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=36, tCK 0.555 <0.625 <0.625 0.555 <0.625",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 398,
      "source": "text",
      "content": "19.980 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=34 (AVG) (3600) (3200) (3200) (3600) (3200)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 398,
      "source": "text",
      "content": "16.000 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=38, tCK 0.500 <0.555 (3600)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 398,
      "source": "text",
      "content": "19.000 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=36 (AVG) (4000) (3600)",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=40, tCK 0.500 <0.555 <0.555 0.500 <0.555",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 398,
      "source": "text",
      "content": "20.000 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=38 (AVG) (4000) (3600) (3600) (4000) (3600)",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 398,
      "source": "text",
      "content": "16.344 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=42, tCK 0.454 <0.500 (4000)",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 398,
      "source": "text",
      "content": "19.068 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=40 (AVG) (4400) (4000)",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=44, tCK 0.454 <0.500 <0.500 0.454 <0.500",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 398,
      "source": "text",
      "content": "19.976 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=42 (AVG) (4400) (4000) (4000) (4400) (4000)",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=40, tCK 0.416 <0.454",
      "bbox": null,
      "block_index": 78
    },
    {
      "page": 398,
      "source": "text",
      "content": "16.640 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 79
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=38 (AVG) (4800) (4400)",
      "bbox": null,
      "block_index": 80
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=46, tCK 0.416 <0.454 <0.454",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 398,
      "source": "text",
      "content": "19.136 0.416 (4800) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 82
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=44 (AVG) (4800) (4400) (4400)",
      "bbox": null,
      "block_index": 83
    },
    {
      "page": 398,
      "source": "text",
      "content": "CL=48, tCK 0.416 <0.454 <0.454 0.416 <0.454",
      "bbox": null,
      "block_index": 84
    },
    {
      "page": 398,
      "source": "text",
      "content": "19.968 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 398,
      "source": "text",
      "content": "CWL=46 (AVG) (4800) (4400) (4400) (4800) (4400)",
      "bbox": null,
      "block_index": 86
    },
    {
      "page": 398,
      "source": "text",
      "content": "22,30,32,34,36,38,40, 22,(30),32,(34),36,",
      "bbox": null,
      "block_index": 87
    },
    {
      "page": 398,
      "source": "text",
      "content": "Supported CL 22,32,36,40,44, 48 nCK 8",
      "bbox": null,
      "block_index": 88
    },
    {
      "page": 398,
      "source": "text",
      "content": "42,44,46,48 (38),40,(42),44,46,48",
      "bbox": null,
      "block_index": 89
    },
    {
      "page": 399,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 399,
      "source": "text",
      "content": "10.21 3DS DDR5-5200 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 399,
      "source": "text",
      "content": "Table 486 â 3DS DDR5-5200 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 399,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 399,
      "source": "text",
      "content": "DDR5-5200A DDR5-5200B DDR5-5200C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL-nRCD-nRP 44-38-38 48-42-42 52-46-46 Unit NOTE",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 399,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 399,
      "source": "text",
      "content": "Internal read command to first",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 399,
      "source": "text",
      "content": "tAA 16.896 18.432 19.968 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 399,
      "source": "text",
      "content": "ACT to internal read or write 16.128 17.664",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 399,
      "source": "text",
      "content": "delay time tRCD 14.592 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 399,
      "source": "text",
      "content": "Row Precharge Time 16.128 17.664",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 399,
      "source": "text",
      "content": "tRP 14.592 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 399,
      "source": "text",
      "content": "ACT to PRE command period tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 399,
      "source": "text",
      "content": "tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 399,
      "source": "text",
      "content": "ACT to ACT or REF command 48.128 49.664",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 399,
      "source": "text",
      "content": "period tRC 46.592 (48.000)5,7 (49.472)5,7 ns 7",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 399,
      "source": "text",
      "content": "CAS Write Latency CWL CL-2 CL-2 CL-2 ns",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 399,
      "source": "text",
      "content": "Read CL Write Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=22, tCK 0.952 <=1.010 <=1.010 <=1.010",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 399,
      "source": "text",
      "content": "20.944 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=20 (AVG) (2100) (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 399,
      "source": "text",
      "content": "16.250 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=30, tCK 0.625 <0.681 <0.681",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 399,
      "source": "text",
      "content": "18.750 0.625 (3200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=28 (AVG) (3200) (2933) (2933)",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=32, tCK 0.625 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 399,
      "source": "text",
      "content": "20.000 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=30 (AVG) (3200) (2933) (2933)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=34, tCK 0.625 <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 399,
      "source": "text",
      "content": "21.250 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=32 (AVG) (3200) (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=30 tCK 0.555 <0.625",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 399,
      "source": "text",
      "content": "16.650 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=28 (AVG) (3600) (3200)",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=34, tCK 0.555 <0.625 <0.625",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 399,
      "source": "text",
      "content": "18.870 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=32 (AVG) (3600) (3200) (3200)",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=36, tCK 0.555 <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 399,
      "source": "text",
      "content": "19.980 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=34 (AVG) (3600) (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 399,
      "source": "text",
      "content": "16.000 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=38, tCK 0.500 <0.555 (3600)",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 399,
      "source": "text",
      "content": "19.000 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=36 (AVG) (4000) (3600)",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=40, tCK 0.500 <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 399,
      "source": "text",
      "content": "20.000 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=38 (AVG) (4000) (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 399,
      "source": "text",
      "content": "16.344 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=42, tCK 0.454 <0.500 <0.500",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 399,
      "source": "text",
      "content": "19.068 0.454 (4400) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=40 (AVG) (4400) (4000) (4000)",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=44, tCK 0.454 <0.500 <0.500 <0.500",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 399,
      "source": "text",
      "content": "19.976 0.454 (4400) 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 74
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=42 (AVG) (4400) (4000) (4000) (4000)",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 399,
      "source": "text",
      "content": "16.640 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=46, tCK 0.416 <0.454 <0.454",
      "bbox": null,
      "block_index": 79
    },
    {
      "page": 399,
      "source": "text",
      "content": "19.136 0.416 (4800) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 80
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=44 (AVG) (4800) (4400) (4400)",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=48, tCK 0.416 <0.454 <0.454 (4400)",
      "bbox": null,
      "block_index": 84
    },
    {
      "page": 399,
      "source": "text",
      "content": "19.968 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=46 (AVG) (4800) (4400) (4400)",
      "bbox": null,
      "block_index": 86
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=52, tCK 0.416 <0.454 <0.454 <0.454",
      "bbox": null,
      "block_index": 88
    },
    {
      "page": 399,
      "source": "text",
      "content": "21.632 0.416 (4800) 0.416 (4800) 1,2,3",
      "bbox": null,
      "block_index": 89
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=50 (AVG) (4800) (4400) (4400) (4400)",
      "bbox": null,
      "block_index": 90
    },
    {
      "page": 399,
      "source": "text",
      "content": "CL=44, tCK 0.384 <0.416",
      "bbox": null,
      "block_index": 91
    },
    {
      "page": 399,
      "source": "text",
      "content": "16.896 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 92
    },
    {
      "page": 399,
      "source": "text",
      "content": "CWL=42 (AVG) (5200) (4800)",
      "bbox": null,
      "block_index": 93
    },
    {
      "page": 400,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 400,
      "source": "text",
      "content": "Table 486 â 3DS DDR5-5200 Speed Bins and Operations (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 400,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 400,
      "source": "text",
      "content": "DDR5-5200A DDR5-5200B DDR5-5200C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 400,
      "source": "text",
      "content": "CL-nRCD-nRP 44-38-38 48-42-42 52-46-46 Unit NOTE",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 400,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 400,
      "source": "text",
      "content": "CL=48, tCK 0.384 <0.416 <0.416",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 400,
      "source": "text",
      "content": "18.432 0.384 (5200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 400,
      "source": "text",
      "content": "CWL=46 (AVG) (5200) (4800) (4800)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 400,
      "source": "text",
      "content": "CL=52, tCK 0.384 <0.416 <0.416 <0.416",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 400,
      "source": "text",
      "content": "19.968 0.384 (5200) 0.384 (5200) ns 1,2,3",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 400,
      "source": "text",
      "content": "CWL=50 (AVG) (5200) (4800) (4800) (4800)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 400,
      "source": "text",
      "content": "22,30,32,34,36,38,40, 22,30,32,34,36,(38), 22,(32),34,36,40,44,",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 400,
      "source": "text",
      "content": "42,44,46,48,52 40,42,44,46,48,52 (48),52",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 401,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 401,
      "source": "text",
      "content": "10.22 3DS DDR5-5600 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 401,
      "source": "text",
      "content": "Table 487 â 3DS DDR5-5600 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 401,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 401,
      "source": "text",
      "content": "DDR5-5600A DDR5-5600B DDR5-5600C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL-nRCD-nRP 46-40-40 52-46-46 56-50-50 Unit NOTE",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 401,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 401,
      "source": "text",
      "content": "Internal read command to first 18.564 19.992",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 401,
      "source": "text",
      "content": "data tAA 16.422 (18.432)5,7 (19.968)5,7 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 401,
      "source": "text",
      "content": "ACT to internal read or write 16.650 17.850",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 401,
      "source": "text",
      "content": "delay time tRCD 14.280 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 401,
      "source": "text",
      "content": "Row Precharge Time 16.422 17.850",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 401,
      "source": "text",
      "content": "tRP 14.280 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 401,
      "source": "text",
      "content": "ACT to PRE command period tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 401,
      "source": "text",
      "content": "tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 401,
      "source": "text",
      "content": "ACT to ACT or REF command 48.422 49.850",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 401,
      "source": "text",
      "content": "period tRC 46.280 (48.000)5,7 (49.472)5,7 ns 7",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 401,
      "source": "text",
      "content": "CAS Write Latency CWL CL-2 CL-2 CL-2 ns",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 401,
      "source": "text",
      "content": "Read CL Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=22, tCK 0.952 <=1.010 <=1.010 <=1.010",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 401,
      "source": "text",
      "content": "20.944 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=20 (AVG) (2100) (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 401,
      "source": "text",
      "content": "16.250 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=30, tCK 0.625 <0.681 (2933)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 401,
      "source": "text",
      "content": "18.750 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=28 (AVG) (3200) (2933)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=32, tCK 0.625 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 401,
      "source": "text",
      "content": "20.000 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=30 (AVG) (3200) (2933) (2933)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=34, tCK 0.625 <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 401,
      "source": "text",
      "content": "21.250 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=32 (AVG) (3200) (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=30 tCK 0.555 <0.625",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 401,
      "source": "text",
      "content": "16.650 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=28 (AVG) (3600) (3200)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=34, tCK 0.555 <0.625 <0.625",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 401,
      "source": "text",
      "content": "18.870 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=32 (AVG) (3600) (3200) (3200)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=36, tCK 0.555 <0.625 <0.625 (3200)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 401,
      "source": "text",
      "content": "19.980 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=34 (AVG) (3600) (3200) (3200)",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=38, tCK 0.555 <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 401,
      "source": "text",
      "content": "21.090 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=36 (AVG) (3600) (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 401,
      "source": "text",
      "content": "16.000 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=38, tCK 0.500 <0.555 (3600)",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 401,
      "source": "text",
      "content": "19.000 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=36 (AVG) (4000) (3600)",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=40, tCK 0.500 <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 401,
      "source": "text",
      "content": "20.000 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=38 (AVG) (4000) (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 74
    },
    {
      "page": 401,
      "source": "text",
      "content": "16.344 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=42, tCK 0.454 <0.500 (4000)",
      "bbox": null,
      "block_index": 80
    },
    {
      "page": 401,
      "source": "text",
      "content": "19.068 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=40 (AVG) (4400) (4000)",
      "bbox": null,
      "block_index": 82
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=44, tCK 0.454 <0.500 <0.500 <0.500",
      "bbox": null,
      "block_index": 84
    },
    {
      "page": 401,
      "source": "text",
      "content": "19.976 0.454 (4400) 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=42 (AVG) (4400) (4000) (4000) (4000)",
      "bbox": null,
      "block_index": 86
    },
    {
      "page": 401,
      "source": "text",
      "content": "16.640 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 88
    },
    {
      "page": 401,
      "source": "text",
      "content": "CL=46, tCK 0.416 <0.454 <0.454",
      "bbox": null,
      "block_index": 90
    },
    {
      "page": 401,
      "source": "text",
      "content": "19.136 0.416 (4800) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 91
    },
    {
      "page": 401,
      "source": "text",
      "content": "CWL=44 (AVG) (4800) (4400) (4400)",
      "bbox": null,
      "block_index": 92
    },
    {
      "page": 402,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 402,
      "source": "text",
      "content": "Table 487 â 3DS DDR5-5600 Speed Bins and Operations (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 402,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 402,
      "source": "text",
      "content": "DDR5-5600A DDR5-5600B DDR5-5600C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 402,
      "source": "text",
      "content": "CL-nRCD-nRP 46-40-40 52-46-46 56-50-50 Unit NOTE",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 402,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 402,
      "source": "text",
      "content": "CL=48, tCK 0.416 <0.454 <0.454 (4400)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 402,
      "source": "text",
      "content": "19.968 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 402,
      "source": "text",
      "content": "CWL=46 (AVG) (4800) (4400) (4400)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 402,
      "source": "text",
      "content": "CL=52, tCK 0.416 <0.454 <0.454 <0.454",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 402,
      "source": "text",
      "content": "21.632 0.416 (4800) 0.416 (4800) 1,2,3",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 402,
      "source": "text",
      "content": "CWL=50 (AVG) (4800) (4400) (4400) (4400)",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 402,
      "source": "text",
      "content": "CL=44, tCK 0.384 <0.416",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 402,
      "source": "text",
      "content": "16.896 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 402,
      "source": "text",
      "content": "CWL=42 (AVG) (5200) (4800)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 402,
      "source": "text",
      "content": "CL=48, tCK 0.384 <0.416 (4800)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 402,
      "source": "text",
      "content": "18.432 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 402,
      "source": "text",
      "content": "CWL=46 (AVG) (5200) (4800)",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 402,
      "source": "text",
      "content": "CL=52, tCK 0.384 <0.416 <0.416 (4800)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 402,
      "source": "text",
      "content": "19.968 0.384 (5200) ns 1,2,3",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 402,
      "source": "text",
      "content": "CWL=50 (AVG) (5200) (4800) (4800)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 402,
      "source": "text",
      "content": "CL=56, tCK 0.384 <0.416 <0.416 <0.416",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 402,
      "source": "text",
      "content": "21.504 0.384 (5200) 0.384 (5200) ns 1,2,3",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 402,
      "source": "text",
      "content": "CWL=54 (AVG) (5200) (4800) (4800) (4800)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 402,
      "source": "text",
      "content": "CL=46, tCK 0.357 <0.384",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 402,
      "source": "text",
      "content": "16.422 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 402,
      "source": "text",
      "content": "CWL=44 (AVG) (5600) (5200)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 402,
      "source": "text",
      "content": "CL=52, tCK 0.357 <0.384 <0.384",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 402,
      "source": "text",
      "content": "18.564 0.357 (5600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 402,
      "source": "text",
      "content": "CWL=50 (AVG) (5600) (5200) (5200)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 402,
      "source": "text",
      "content": "CL=56, tCK 0.357 <0.384 <0.384 <0.384",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 402,
      "source": "text",
      "content": "19.992 0.357 (5600) 0.357 (5600) ns 1,2,3",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 402,
      "source": "text",
      "content": "CWL=54 (AVG) (5600) (5200) (5200) (5200)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 402,
      "source": "text",
      "content": "22,30,32,34,36,38,40, 22,(30),32,34,36,(38), 22,(32),34,(36),38,40,44,(",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 402,
      "source": "text",
      "content": "42,44,46,48,52,56 40,(42),44,46,(48),52,56 48),(52),56",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 403,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 403,
      "source": "text",
      "content": "10.23 3DS DDR5-6000 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 403,
      "source": "text",
      "content": "Table 488 â 3DS DDR5-6000 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 403,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 403,
      "source": "text",
      "content": "DDR5-6000A DDR5-6000B DDR5-6000C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL-nRCD-nRP 50-42-42 58-50-50 60-54-54 Unit NOTE",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 403,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 403,
      "source": "text",
      "content": "Internal read command to first 19.314 19.980",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 403,
      "source": "text",
      "content": "data tAA 16.650 (18.432)5,7 (19.968)5,7 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 403,
      "source": "text",
      "content": "ACT to internal read or write 16.650 17.982",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 403,
      "source": "text",
      "content": "delay time tRCD 13.986 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 403,
      "source": "text",
      "content": "Row Precharge Time 16.650 17.982",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 403,
      "source": "text",
      "content": "tRP 13.986 (16.000)5,7 (17.472)5,7 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 403,
      "source": "text",
      "content": "ACT to PRE command period tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 403,
      "source": "text",
      "content": "tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 403,
      "source": "text",
      "content": "ACT to ACT or REF command 48.650 49.982",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 403,
      "source": "text",
      "content": "period tRC 45.986 (48.000)5,7 (49.472)5,7 ns 7",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 403,
      "source": "text",
      "content": "CAS Write Latency CWL CL-2 CL-2 CL-2 ns",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 403,
      "source": "text",
      "content": "Read CL Write Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=22, tCK 0.952 <=1.010 <=1.010 <=1.010",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 403,
      "source": "text",
      "content": "20.944 0.952 (2100) 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=20 (AVG) (2100) (1980) (1980) (1980)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 403,
      "source": "text",
      "content": "16.250 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=30, tCK 0.625 <0.681 (2933)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 403,
      "source": "text",
      "content": "18.750 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=28 (AVG) (3200) (2933)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=32, tCK 0.625 <0.681 <0.681 (2933)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 403,
      "source": "text",
      "content": "20.000 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=30 (AVG) (3200) (2933) (2933)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=34, tCK 0.625 <0.681 <0.681 <0.681",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 403,
      "source": "text",
      "content": "21.250 0.625 (3200) 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=32 (AVG) (3200) (2933) (2933) (2933)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=30 tCK 0.555 <0.625",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 403,
      "source": "text",
      "content": "16.650 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=28 (AVG) (3600) (3200)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=34, tCK 0.555 <0.625 <0.625",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 403,
      "source": "text",
      "content": "18.870 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=32 (AVG) (3600) (3200) (3200)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=36, tCK 0.555 <0.625 <0.625 (3200)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 403,
      "source": "text",
      "content": "19.980 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=34 (AVG) (3600) (3200) (3200)",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=38, tCK 0.555 <0.625 <0.625 <0.625",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 403,
      "source": "text",
      "content": "21.090 0.555 (3600) 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=36 (AVG) (3600) (3200) (3200) (3200)",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 403,
      "source": "text",
      "content": "16.000 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=38, tCK 0.500 <0.555 (3600)",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 403,
      "source": "text",
      "content": "19.000 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=36 (AVG) (4000) (3600)",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=40, tCK 0.500 <0.555 <0.555 <0.555",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 403,
      "source": "text",
      "content": "20.000 0.500 (4000) 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=38 (AVG) (4000) (3600) (3600) (3600)",
      "bbox": null,
      "block_index": 74
    },
    {
      "page": 403,
      "source": "text",
      "content": "16.344 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=42, tCK 0.454 <0.500 (4000)",
      "bbox": null,
      "block_index": 80
    },
    {
      "page": 403,
      "source": "text",
      "content": "19.068 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=40 (AVG) (4400) (4000)",
      "bbox": null,
      "block_index": 82
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=44, tCK 0.454 <0.500 <0.500 <0.500",
      "bbox": null,
      "block_index": 84
    },
    {
      "page": 403,
      "source": "text",
      "content": "19.976 0.454 (4400) 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=42 (AVG) (4400) (4000) (4000) (4000)",
      "bbox": null,
      "block_index": 86
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=40, tCK 0.416 <0.454",
      "bbox": null,
      "block_index": 87
    },
    {
      "page": 403,
      "source": "text",
      "content": "16.640 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 88
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=38 (AVG) (4800) (4400)",
      "bbox": null,
      "block_index": 89
    },
    {
      "page": 403,
      "source": "text",
      "content": "CL=46, tCK 0.416 <0.454 (4400)",
      "bbox": null,
      "block_index": 92
    },
    {
      "page": 403,
      "source": "text",
      "content": "19.136 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 93
    },
    {
      "page": 403,
      "source": "text",
      "content": "CWL=44 (AVG) (4800) (4400)",
      "bbox": null,
      "block_index": 94
    },
    {
      "page": 404,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 404,
      "source": "text",
      "content": "Table 488 â 3DS DDR5-6000 Speed Bins and Operations (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 404,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 404,
      "source": "text",
      "content": "DDR5-6000A DDR5-6000B DDR5-6000C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL-nRCD-nRP 50-42-42 58-50-50 60-54-54 Unit NOTE",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 404,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL=48, tCK 0.416 <0.454 <0.454 (4400)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 404,
      "source": "text",
      "content": "19.968 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 404,
      "source": "text",
      "content": "CWL=46 (AVG) (4800) (4400) (4400)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL=52, tCK 0.416 <0.454 <0.454 <0.454",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 404,
      "source": "text",
      "content": "21.632 0.416 (4800) 0.416 (4800) 1,2,3",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 404,
      "source": "text",
      "content": "CWL=50 (AVG) (4800) (4400) (4400) (4400)",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL=44, tCK 0.384 <0.416",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 404,
      "source": "text",
      "content": "16.896 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 404,
      "source": "text",
      "content": "CWL=42 (AVG) (5200) (4800)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL=48, tCK 0.384 <0.416 (4800)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 404,
      "source": "text",
      "content": "18.432 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 404,
      "source": "text",
      "content": "CWL=46 (AVG) (5200) (4800)",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL=52, tCK 0.384 <0.416 <0.416 <0.416",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 404,
      "source": "text",
      "content": "19.968 0.384 (5200) 0.384 (5200) ns 1,2,3",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 404,
      "source": "text",
      "content": "CWL=50 (AVG) (5200) (4800) (4800) (4800)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 404,
      "source": "text",
      "content": "16.422 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL=52, tCK 0.357 <0.384 (5200)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 404,
      "source": "text",
      "content": "18.564 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 404,
      "source": "text",
      "content": "CWL=50 (AVG) (5600) (5200)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL=56, tCK 0.357 <0.384 <0.384 (5200)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 404,
      "source": "text",
      "content": "19.992 0.357 (5600) ns 1,2,3",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 404,
      "source": "text",
      "content": "CWL=54 (AVG) (5600) (5200) (5200)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL=60, tCK 0.357 <0.384 <0.384 <0.384",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 404,
      "source": "text",
      "content": "21.420 0.357 (5600) 0.357 (5600) ns 1,2,3",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 404,
      "source": "text",
      "content": "CWL=58 (AVG) (5600) (5200) (5200) (5200)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL=50, tCK 0.333 <0.357",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 404,
      "source": "text",
      "content": "16.650 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 404,
      "source": "text",
      "content": "CWL=48 (AVG) (6000) (5600)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL=58, tCK 0.333 <0.357 <0.357",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 404,
      "source": "text",
      "content": "19.314 0.333 (6000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 404,
      "source": "text",
      "content": "CWL=56 (AVG) (6000) (5600) (5600)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 404,
      "source": "text",
      "content": "CL=60, tCK 0.333 <0.357 <0.357 <0.357",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 404,
      "source": "text",
      "content": "19.980 0.333 (6000) 0.333 (6000) ns 1,2,3",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 404,
      "source": "text",
      "content": "CWL=58 (AVG) (6000) (5600) (5600) (5600)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 404,
      "source": "text",
      "content": "22,30,32,34,36,38,40, 22,30,32,34,36,(38),",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 404,
      "source": "text",
      "content": "22,(32).34,(36),38,40,",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 404,
      "source": "text",
      "content": "Supported CL 42,44,46,48,50,52,56, 40,(42),44,(46),(48),50, nCK 8",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 405,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 405,
      "source": "text",
      "content": "10.24 3DS DDR5-6400 Speed Bins and Operations",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 405,
      "source": "text",
      "content": "Table 489 â 3DS DDR5-6400 Speed Bins and Operations",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 405,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 405,
      "source": "text",
      "content": "DDR5-6400A DDR5-6400B DDR5-6400C",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL-nRCD-nRP 52-46-46 60-52-52 64-56-56 Unit NOTE",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 405,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 405,
      "source": "text",
      "content": "Internal read command to first 18.720",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 405,
      "source": "text",
      "content": "data tAA 16.224 (18.432)5,7 19.968 ns 7",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 405,
      "source": "text",
      "content": "ACT to internal read or write 16.224",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 405,
      "source": "text",
      "content": "delay time tRCD 14.352 (16.000)5,7 17.472 ns 7",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 405,
      "source": "text",
      "content": "Row Precharge Time 16.224",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 405,
      "source": "text",
      "content": "tRP 14.352 (16.000)5,7 17.472 ns 7",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 405,
      "source": "text",
      "content": "ACT to PRE command period tRAS 32.00 32.00 32.00 ns 7",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 405,
      "source": "text",
      "content": "tREFI1 tREFI1 tREFI1",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 405,
      "source": "text",
      "content": "ACT to ACT or REF command 48.244",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 405,
      "source": "text",
      "content": "period tRC 46.352 (48.000)5,7 49.472 ns 7",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 405,
      "source": "text",
      "content": "CAS Write Latency CWL CL-2 CL-2 CL-2 ns",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 405,
      "source": "text",
      "content": "Read CL Write Supported Frequency Down Bins",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=22, tCK 0.952 <=1.010 <=1.010 0.952 <=1.010",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 405,
      "source": "text",
      "content": "20.944 0.952 (2100) ns 1,2,3,6,9",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=20 (AVG) (2100) (1980) (1980) (2100) (1980)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 405,
      "source": "text",
      "content": "16.250 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=30 tCK 0.625 <0.681 <0.681",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 405,
      "source": "text",
      "content": "18.750 0.625 (3200) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=28 (AVG) (3200) (2933) (2933)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=32 tCK 0.625 <0.681 <0.681 0.625 <0.681",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 405,
      "source": "text",
      "content": "20.000 0.625 (3200) ns 1,2,3",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=30 (AVG) (3200) (2933) (2933) (3200) (2933)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=30 tCK 0.555 <0.625",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 405,
      "source": "text",
      "content": "16.650 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=28 (AVG) (3600) (3200)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=34, tCK 0.555 <0.625 <0.625",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 405,
      "source": "text",
      "content": "18.870 0.555 (3600) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=32 (AVG) (3600) (3200) (3200)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=36, tCK 0.555 <0.625 <0.625 0.555 <0.625",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 405,
      "source": "text",
      "content": "19.980 0.555 (3600) ns 1,2,3",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=34 (AVG) (3600) (3200) (3200) (3600) (3200)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 405,
      "source": "text",
      "content": "16.000 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=38, tCK 0.500 <0.555 (3600)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 405,
      "source": "text",
      "content": "19.000 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=36 (AVG) (4000) (3600)",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=40, tCK 0.500 <0.555 <0.555 0.500 <0.555",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 405,
      "source": "text",
      "content": "20.000 0.500 (4000) ns 1,2,3",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=38 (AVG) (4000) (3600) (3600) (4000) (3600)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=36, tCK 0.454 <0.500",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 405,
      "source": "text",
      "content": "16.344 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=34 (AVG) (4400) (4000)",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=42, tCK 0.454 <0.500 <0.500",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 405,
      "source": "text",
      "content": "19.068 0.454 (4400) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=40 (AVG) (4400) (4000) (4000)",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=44, tCK 0.454 <0.500 <0.500 0.454 <0.500",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 405,
      "source": "text",
      "content": "19.976 0.454 (4400) ns 1,2,3",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=42 (AVG) (4400) (4000) (4000) (4400) (4000)",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 405,
      "source": "text",
      "content": "16.640 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=46, tCK 0.416 <0.454 <0.454",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 405,
      "source": "text",
      "content": "19.136 0.416 (4800) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=44 (AVG) (4800) (4400) (4400)",
      "bbox": null,
      "block_index": 74
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=48, tCK 0.416 <0.454 <0.454 0.416 <0.454",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 405,
      "source": "text",
      "content": "19.968 0.416 (4800) ns 1,2,3",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=46 (AVG) (4800) (4400) (4400) (4800) (4400)",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=44, tCK 0.384 <0.416",
      "bbox": null,
      "block_index": 78
    },
    {
      "page": 405,
      "source": "text",
      "content": "16.896 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 79
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=42 (AVG) (5200) (4800)",
      "bbox": null,
      "block_index": 80
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=48, tCK 0.384 <0.416 (4800)",
      "bbox": null,
      "block_index": 83
    },
    {
      "page": 405,
      "source": "text",
      "content": "18.432 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 84
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=46 (AVG) (5200) (4800)",
      "bbox": null,
      "block_index": 85
    },
    {
      "page": 405,
      "source": "text",
      "content": "CL=52, tCK 0.384 <0.416 <0.416 0.384 <0.416",
      "bbox": null,
      "block_index": 87
    },
    {
      "page": 405,
      "source": "text",
      "content": "19.968 0.384 (5200) ns 1,2,3",
      "bbox": null,
      "block_index": 88
    },
    {
      "page": 405,
      "source": "text",
      "content": "CWL=50 (AVG) (5200) (4800) (4800) (5200) (4800)",
      "bbox": null,
      "block_index": 89
    },
    {
      "page": 405,
      "source": "text",
      "content": "16.422 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 91
    },
    {
      "page": 406,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 406,
      "source": "text",
      "content": "Table 489 â 3DS DDR5-6400 Speed Bins and Operations (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 406,
      "source": "text",
      "content": "Table Notes are in provided in Section10.25.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 406,
      "source": "text",
      "content": "DDR5-6400A DDR5-6400B DDR5-6400C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 406,
      "source": "text",
      "content": "CL-nRCD-nRP 52-46-46 60-52-52 64-56-56 Unit NOTE",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 406,
      "source": "text",
      "content": "Parameter Symbol min max min max min Max",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 406,
      "source": "text",
      "content": "CL=52, tCK 0.357 <0.384 (5200)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 406,
      "source": "text",
      "content": "18.564 RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 406,
      "source": "text",
      "content": "CWL=50 (AVG) (5600) (5200)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 406,
      "source": "text",
      "content": "CL=56, tCK 0.357 <0.384 <0.384 0.357 <0.384",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 406,
      "source": "text",
      "content": "19.992 0.357 (5600) ns 1,2,3",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 406,
      "source": "text",
      "content": "CWL=54 (AVG) (5600) (5200) (5200) (5600) (5200)",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 406,
      "source": "text",
      "content": "16.650 RESERVED RESERVED RESERVED ns 4",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 406,
      "source": "text",
      "content": "CL=58, tCK 0.333 <0.357 <0.357",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 406,
      "source": "text",
      "content": "19.314 0.333 (6000) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 406,
      "source": "text",
      "content": "CWL=56 (AVG) (6000) (5600) (5600)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 406,
      "source": "text",
      "content": "CL=60, tCK 0.333 <0.357 <0.357 0.333 <0.357",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 406,
      "source": "text",
      "content": "19.980 0.333 (6000) ns 1,2,3",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 406,
      "source": "text",
      "content": "CWL=58 (AVG) (6000) (5600) (5600) (6000) (5600)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 406,
      "source": "text",
      "content": "CL=52, tCK 0.312 <0.333",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 406,
      "source": "text",
      "content": "16.224 RESERVED RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 406,
      "source": "text",
      "content": "CWL=50 (AVG) (6400) (6000)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 406,
      "source": "text",
      "content": "CL=60, tCK 0.312 <0.333 <0.333",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 406,
      "source": "text",
      "content": "18.720 0.312 (6400) RESERVED ns 1,2,3,4",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 406,
      "source": "text",
      "content": "CWL=58 (AVG) (6400) (6000) (6000)",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 406,
      "source": "text",
      "content": "CL=64, tCK 0.312 <0.333 <0.333 0.312 <0.333",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 406,
      "source": "text",
      "content": "19.968 0.312 (6400) ns 1,2,3",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 406,
      "source": "text",
      "content": "CWL=62 (AVG) (6400) (6000) (6000) (6400) (6000)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 406,
      "source": "text",
      "content": "22,30,32,34,36,38,40, 22,30,32,34,36,(38),",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 406,
      "source": "text",
      "content": "22,32,36,40,44,48,52,",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 406,
      "source": "text",
      "content": "Supported CL 42,44,46,48,52,56,60, 40,42,44,46,(48),(52), nCK 8",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 407,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 407,
      "source": "text",
      "content": "10.25 DDR5 Speed Bin Table Notes for Tables 481 through 489",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 1 tCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 2 The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 407,
      "source": "text",
      "content": "making a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 407,
      "source": "text",
      "content": "requirements from CWL setting.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 3 tCK(avg).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 407,
      "source": "text",
      "content": "by the DLL - all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 407,
      "source": "text",
      "content": "from tAA following rounding algorithm defined in Section13.2",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 4 âReservedâ settings are not allowed. User must program a different value.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 5 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 407,
      "source": "text",
      "content": "mandatory feature. Any combination of the âoptionalâ CLâs is supported. The associated âoptionalâ tAA,",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 407,
      "source": "text",
      "content": "tRCD, tRP, and tRC values must be adjusted based upon the CL combination supported. Refer to supplier's",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 407,
      "source": "text",
      "content": "data sheet and/or the DIMM SPD information if and how this setting is supported.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 6 DDR5-3200 AC timing apply if DRAM operates at lower than 3200 MT/s data rate.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 7 Parameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 407,
      "source": "text",
      "content": "in the Speed Bin Tables.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 8 CL number in parentheses, it means that these numbers are optional.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 9 fCK(min) of 1980Mbps defined to allow for 1% SSC down-spreading at a fCK(avg) of 2000Mbps",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 10 Each speed bin lists the timing requirements that need to be supported in order for a given DRAM to be",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 407,
      "source": "text",
      "content": "JEDEC compliant. JEDEC compliance does not require support for all speed bins within a given speed.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 407,
      "source": "text",
      "content": "JEDEC compliance requires meeting the parameters for a least one of the listed speed bins.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 11 Any DDR5-3DS-3600 speed bin also supports functional operation at lower frequencies as shown in the",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 407,
      "source": "text",
      "content": "table which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 12 Any DDR5-3DS-4000 speed bin also supports functional operation at lower frequencies as shown in the",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 407,
      "source": "text",
      "content": "table which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 13 Any DDR5-3DS-4400 speed bin also supports functional operation at lower frequencies as shown in the",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 407,
      "source": "text",
      "content": "table which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 14 Any DDR5-3DS-4800 speed bin also supports functional operation at lower frequencies as shown in the",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 407,
      "source": "text",
      "content": "table which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 15 Any DDR5-3DS-5200 speed bin also supports functional operation at lower frequencies as shown in the",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 407,
      "source": "text",
      "content": "table which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 16 Any DDR5-3DS-5600 speed bin also supports functional operation at lower frequencies as shown in the",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 407,
      "source": "text",
      "content": "table which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 17 Any DDR5-3DS-6000 speed bin also supports functional operation at lower frequencies as shown in the",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 407,
      "source": "text",
      "content": "table which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 407,
      "source": "text",
      "content": "NOTE 18 Any DDR5-3DS-6400 speed bin also supports functional operation at lower frequencies as shown in the",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 407,
      "source": "text",
      "content": "table which are not subject to Production Tests but verified by Design/Characterization.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 408,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 408,
      "source": "text",
      "content": "11 IDD, IDDQ, IPP Specification Parameters and Test conditions",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 408,
      "source": "text",
      "content": "11.1 IDD, IPP and IDDQ Measurement Conditions",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 408,
      "source": "text",
      "content": "In this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 408,
      "source": "text",
      "content": "Figure213 shows the setup and test load for IDD, IPP and IDDQ measurements.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ IDD currents (such as IDD0, IDDQ0, IPP0, IDD0F, IDDQ0F, IPP0F, IDD2N, IDDQ2N, IPP2N, IDD2NT,",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 408,
      "source": "text",
      "content": "IDDQ2NT, IPP2NT, IDD2P, IDDQ2P, IPP2P, IDD3N, IDDQ3N, IPP3N, IDD3P, IDDQ3P, IPP3P, IDD4R,",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 408,
      "source": "text",
      "content": "IDDQ4R, IPP4R, IDD4RC, IDD4W, IDDQ4W, IPP4W, IDD4WC, IDD5F, IDDQ5F, IPP5F, IDD5B, IDDQ5B,",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 408,
      "source": "text",
      "content": "IPP5B, IDD5C, IDDQ5C, IPP5C, IDD6N, IDDQ6N, IPP6N, IDD6E, IDDQ6E, IPP6E, IDD7, IDDQ7, IPP7, and",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 408,
      "source": "text",
      "content": "IDD8, IDDQ8, IPP8) are measured as time-averaged currents with all VDD balls of the DDR5 SDRAM under",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 408,
      "source": "text",
      "content": "test tied together. Any IDDQ or IPP current is not included in IDD currents.",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ IDDQ currents are measured as time-averaged currents with all VDDQ balls of the DDR5 SDRAM under test tied",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 408,
      "source": "text",
      "content": "together. Any IDD or IPP current is not included in IDDQ currents.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ IPP currents are measured as time-averaged currents with all VPP balls of the DDR5 SDRAM under test tied",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 408,
      "source": "text",
      "content": "together. Any IDD or IDDQ current is not included in IPP currents.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 408,
      "source": "text",
      "content": "Attention: IDDQ values cannot be directly used to calculate IO power of the DDR5 SDRAM. They can be",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 408,
      "source": "text",
      "content": "used to support correlation of simulated IO power to actual IO power as outlined in Figure214.",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 408,
      "source": "text",
      "content": "For IDD, IPP and IDDQ measurements, the following definitions apply:",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ â0â and âLOWâ is defined as VIN <= VILAC(max).",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ â1â and âHIGHâ is defined as VIN >= VIHAC(min).",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ âMID-LEVELâ is defined as inputs are VREF = 0.75 * VDDQ.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns are provided in Table TBD.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ Basic IDD, IPP and IDDQ Measurement Conditions are described in Table491.",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ Detailed IDD, IPP and IDDQ Measurement-Loop Patterns are described in Tables 492 through 502.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ IDD Measurements are done after properly initializing and training the DDR5 SDRAM. This includes but is not",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 408,
      "source": "text",
      "content": "- RON=RZQ/7 (34 Ohm in MR5);",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 408,
      "source": "text",
      "content": "- RTT_NOM=RZQ/6 (40 Ohm in MR35);",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 408,
      "source": "text",
      "content": "- RTT_WR=RZQ/2 (120 Ohm in MR34), only during IDD4 & IDD7 measurements, RTT_OFF for all other",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 408,
      "source": "text",
      "content": "- RTT_PARK = Disable in MR33 and MR34;",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 408,
      "source": "text",
      "content": "- Qoff=0 (Output Buffer enabled) in MR5;",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 408,
      "source": "text",
      "content": "- TDQS_t disabled in MR5;",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 408,
      "source": "text",
      "content": "- CRC disabled in MR50;",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 408,
      "source": "text",
      "content": "- DM disabled in MR5;",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ 1N mode enabled in MR2, unless otherwise specified in the IDD, IDDQ and IPP patternsâ conditions definitions;",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ Attention: The IDD, IPP and IDDQ Measurement-Loop Patterns need to be executed at least one time before",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 408,
      "source": "text",
      "content": "actual IDD, IDDQ or IPP measurement is started.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ T defined as 0 - 95Â°C, unless stated in Table491.",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 408,
      "source": "text",
      "content": "â¢ For all IDD, IDDQ and IPP measurement loop timing parameters, refer to the timing parameters defined in the",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 408,
      "source": "text",
      "content": "spec to calculate the nCK required.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 409,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 409,
      "source": "text",
      "content": "11.1 IDD, IPP and IDDQ Measurement Conditions (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 409,
      "source": "text",
      "content": "ALERT_n, MIR, TEN, CA_ODT",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 409,
      "source": "text",
      "content": "NOTE 1 DIMM level Output test load condition may be different from that shown in the figure.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 409,
      "source": "text",
      "content": "Figure 213 â Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 409,
      "source": "text",
      "content": "Application specific",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 409,
      "source": "text",
      "content": "Simulation Measurement",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 409,
      "source": "text",
      "content": "Figure 214 â Correlation from Simulated Channel IO Power to Actual Channel IO Power",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 409,
      "source": "text",
      "content": "Supported by IDDQ Measurement.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 409,
      "source": "text",
      "content": "Table 491 â Basic IDD, IDDQ and IPP Measurement Conditions",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 409,
      "source": "text",
      "content": "Operating One Bank Active-Precharge Current",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 409,
      "source": "text",
      "content": "External clock: On; tCK, nRC, nRAS, nRP, nRRD: see Table TBD; BL: 161; CS_n: High between ACT and",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 409,
      "source": "text",
      "content": "IDD0 PRE; CA Inputs: partially toggling according to Table502; Data IO: VDDQ; DM_n: stable at 1; Bank",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 409,
      "source": "text",
      "content": "Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table502); Output Buffer and RTT:",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 409,
      "source": "text",
      "content": "Enabled in Mode Registers2; Pattern Details: see Table502",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 409,
      "source": "text",
      "content": "Operating One Bank Active-Precharge IDDQ Current",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 409,
      "source": "text",
      "content": "Same condition with IDD0, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 409,
      "source": "text",
      "content": "Operating One Bank Active-Precharge IPP Current",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 409,
      "source": "text",
      "content": "Same condition with IDD0, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 410,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 410,
      "source": "text",
      "content": "Table 491 â Basic IDD, IDDQ and IPP Measurement Conditions (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 410,
      "source": "text",
      "content": "Operating Four Bank Active-Precharge IPP Current",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD0F, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 410,
      "source": "text",
      "content": "Operating Four Bank Active-Precharge IDDQ Current",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD0F, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 410,
      "source": "text",
      "content": "Operating Four Bank Active-Precharge IPP Current",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD0F, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 410,
      "source": "text",
      "content": "Precharge Standby Current",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 410,
      "source": "text",
      "content": "External clock: On; tCK: see Table TBD; CS_n: stable at 1; CA Inputs: partially toggling according to",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 410,
      "source": "text",
      "content": "Table504; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT:",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 410,
      "source": "text",
      "content": "Enabled in Mode Registers2; Pattern Details: see Table504",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 410,
      "source": "text",
      "content": "Precharge Standby IDDQ Current",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD2N, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 410,
      "source": "text",
      "content": "Precharge Standby IPP Current",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD2N, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 410,
      "source": "text",
      "content": "Precharge Standby Non-Target Command Current",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 410,
      "source": "text",
      "content": "External clock: On; tCK: see Table TBD; BL: 161; CS_n: High between WRITE commands; CS_n, CA",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 410,
      "source": "text",
      "content": "Inputs: partially toggling according to Table505; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 410,
      "source": "text",
      "content": "banks closed; Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table505",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 410,
      "source": "text",
      "content": "IDDQ2NT Precharge Standby Non-Target Command IDDQ Current",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 410,
      "source": "text",
      "content": "(Optional) Same condition with IDD2NT, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 410,
      "source": "text",
      "content": "IPP2NT Precharge Standby Non-Target Command IPP Current",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 410,
      "source": "text",
      "content": "(Optional) Same condition with IDD2NT, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 410,
      "source": "text",
      "content": "Precharge Power-Down",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 410,
      "source": "text",
      "content": "Device in Precharge Power-Down, External clock: On; tCK: see Table TBD; CS_n: stable at 1 after",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 410,
      "source": "text",
      "content": "Power Down Entry command; CA Inputs: stable at 1; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 410,
      "source": "text",
      "content": "banks closed; Output Buffer and RTT: Enabled in Mode Registers2;",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 410,
      "source": "text",
      "content": "Precharge Power-Down",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD2P, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 410,
      "source": "text",
      "content": "Precharge Power-Down",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD2P, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 410,
      "source": "text",
      "content": "Active Standby Current",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 410,
      "source": "text",
      "content": "External clock: On; tCK: see Table TBD; CS_n: stable at 1; CA Inputs: partially toggling according to",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 410,
      "source": "text",
      "content": "Table504; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT:",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 410,
      "source": "text",
      "content": "Enabled in Mode Registers2; Pattern Details: see Table504",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 410,
      "source": "text",
      "content": "Active Standby IDDQ Current",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD3N, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 410,
      "source": "text",
      "content": "Active Standby IPP Current",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD3N, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 410,
      "source": "text",
      "content": "Active Power-Down Current",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 410,
      "source": "text",
      "content": "Device in Active Power-Down, External clock: On; tCK: see Table TBD; CS_n: stable at 1 after Power",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 410,
      "source": "text",
      "content": "Down Entry command; CA Inputs: stable at 1; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 410,
      "source": "text",
      "content": "open; Output Buffer and RTT: Enabled in Mode Registers2;",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 410,
      "source": "text",
      "content": "Active Power-Down IDDQ Current",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD3P, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 410,
      "source": "text",
      "content": "Active Power-Down IPP Current",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD3P, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 410,
      "source": "text",
      "content": "Operating Burst Read Current",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 410,
      "source": "text",
      "content": "External clock: On; tCK, nCCD, CL: see Table TBD; BL: 161; CS_n: High between RD; CA Inputs:",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 410,
      "source": "text",
      "content": "partially toggling according to Table506; Data IO: seamless read data burst with different data between one",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 410,
      "source": "text",
      "content": "burst and the next one according to Table506; DM_n: stable at 1; Bank Activity: all banks open, RD",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 410,
      "source": "text",
      "content": "commands cycling through banks: 0,0,1,1,2,2,... (see Table506); Output Buffer and RTT: Enabled in Mode",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 410,
      "source": "text",
      "content": "Registers2; Pattern Details: see Table506",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 410,
      "source": "text",
      "content": "Operating Burst Read Current with Read CRC",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 410,
      "source": "text",
      "content": "Read CRC enabled4. Other conditions: see IDD4R",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 410,
      "source": "text",
      "content": "Operating Burst Read IDDQ Current",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same definition like for IDD4R, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 78
    },
    {
      "page": 410,
      "source": "text",
      "content": "Operating Burst Read IPP Current",
      "bbox": null,
      "block_index": 79
    },
    {
      "page": 410,
      "source": "text",
      "content": "Same condition with IDD4R, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 81
    },
    {
      "page": 411,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 411,
      "source": "text",
      "content": "Table 491 â Basic IDD, IDDQ and IPP Measurement Conditions (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 411,
      "source": "text",
      "content": "Operating Burst Write Current",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 411,
      "source": "text",
      "content": "External clock: On; tCK, nCCD, CL: see Table TBD; BL: 161; CS_n: High between WR; CA Inputs:",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 411,
      "source": "text",
      "content": "partially toggling according to Table507; Data IO: seamless write data burst with different data between one",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 411,
      "source": "text",
      "content": "burst and the next one according to Table507; DM_n: stable at 1; Bank Activity: all banks open, WR",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 411,
      "source": "text",
      "content": "commands cycling through banks: 0,0,1,1,2,2,... (see Table507); Output Buffer and RTT: Enabled in Mode",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 411,
      "source": "text",
      "content": "Registers2; Pattern Details: see Table507",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 411,
      "source": "text",
      "content": "Operating Burst Write Current with Write CRC",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 411,
      "source": "text",
      "content": "Write CRC enabled3, Other conditions: see IDD4W",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 411,
      "source": "text",
      "content": "Operating Burst Write IDDQ Current",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD4W, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 411,
      "source": "text",
      "content": "Operating Burst Write IPP Current",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD4W, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 411,
      "source": "text",
      "content": "Burst Refresh Current (Normal Refresh Mode)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 411,
      "source": "text",
      "content": "External clock: On; tCK, nRFC1: see Table TBD; BL: 161; CS_n: High between REF; CA Inputs: partially",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 411,
      "source": "text",
      "content": "IDD5B toggling according to Table509; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 411,
      "source": "text",
      "content": "nRFC1 (see Table509); Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 411,
      "source": "text",
      "content": "Burst Refresh IDDQ Current (Normal Refresh Mode)",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD5B, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 411,
      "source": "text",
      "content": "Burst Refresh IPP Current (Normal Refresh Mode)",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD5B, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 411,
      "source": "text",
      "content": "Burst Refresh Current (Fine Granularity Refresh Mode)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 411,
      "source": "text",
      "content": "tRFC=tRFC2, Other conditions: see IDD5B",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 411,
      "source": "text",
      "content": "Burst Refresh IDDQPP Current (Fine Granularity Refresh Mode)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD5F, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 411,
      "source": "text",
      "content": "Burst Refresh IPP Current (Fine Granularity Refresh Mode)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD5F, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 411,
      "source": "text",
      "content": "Burst Refresh Current (Same Bank Refresh Mode)",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 411,
      "source": "text",
      "content": "External clock: On; tCK, nRFCsb: see Table TBD; BL: 161; CS_n: High between REF; CA Inputs: partially",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 411,
      "source": "text",
      "content": "IDD5C toggling according to Table510; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 411,
      "source": "text",
      "content": "nRFCsb (see Table510); Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 411,
      "source": "text",
      "content": "Burst Refresh IDDQPP Current (Same Bank Refresh Mode)",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD5C, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 411,
      "source": "text",
      "content": "Burst Refresh IPP Current (Same Bank Refresh Mode)",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD5C, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 411,
      "source": "text",
      "content": "Self Refresh Current: Normal Temperature Range",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 411,
      "source": "text",
      "content": "TCASE: 0 - 85Â°C; External clock: Off; CK_t and CK_c#: HIGH; tCK, nCPDED: see Table TBD; BL: 161;",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 411,
      "source": "text",
      "content": "CS_n#: low; CA, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 411,
      "source": "text",
      "content": "and RTT: Enabled in Mode Registers2;",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 411,
      "source": "text",
      "content": "Self Refresh IDDQ Current: Normal Temperature Range",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD6N, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 411,
      "source": "text",
      "content": "Self Refresh IPP Current: Normal Temperature Range",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD6N, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 411,
      "source": "text",
      "content": "Self Refresh Current: Extended Temperature Range)",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 411,
      "source": "text",
      "content": "IDD6E BTC LA : S 1E 6: 1 8 ; 5 C S- _9 n5Â° : C lo; wE ;x Cte An ,d De ad t4 a; IE Ox : t Her ign ha ;l Dcl Mo _c nk :: s O taf bf; l eC K at_ 1t ;a Bnd a nC kK A_ cc: t iH viI tG yH : S; t eC lfK -R, en fC reP sD hE oD p: e s rae te io T na ; b Ole u tT pB uD t ;",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 411,
      "source": "text",
      "content": "Buffer and RTT: Enabled in Mode Registers2",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 411,
      "source": "text",
      "content": "Self Refresh IDDQ Current: Extended Temperature Range",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD6E, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 411,
      "source": "text",
      "content": "Self Refresh IPP Current: Extended Temperature Range",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 411,
      "source": "text",
      "content": "Same condition with IDD6E, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 411,
      "source": "text",
      "content": "Operating Bank Interleave Read Current",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 411,
      "source": "text",
      "content": "External clock: On; tCK, nRC, nRAS, nRCD, nRRD_S, nFAW, tCCD_S CL: see Table TBD; BL: 161;",
      "bbox": null,
      "block_index": 72
    },
    {
      "page": 411,
      "source": "text",
      "content": "CS_n: High between ACT and RDA; CA Inputs: partially toggling according to Table512; Data IO: read",
      "bbox": null,
      "block_index": 73
    },
    {
      "page": 411,
      "source": "text",
      "content": "data bursts with different data between one burst and the next one according to Table512; DM_n: stable at",
      "bbox": null,
      "block_index": 75
    },
    {
      "page": 411,
      "source": "text",
      "content": "1; Bank Activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing, see",
      "bbox": null,
      "block_index": 76
    },
    {
      "page": 411,
      "source": "text",
      "content": "Table512; Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table512",
      "bbox": null,
      "block_index": 77
    },
    {
      "page": 412,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 412,
      "source": "text",
      "content": "Table 491 â Basic IDD, IDDQ and IPP Measurement Conditions (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 412,
      "source": "text",
      "content": "Operating Bank Interleave Read IDDQ Current",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 412,
      "source": "text",
      "content": "Same condition with IDD7, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 412,
      "source": "text",
      "content": "Operating Bank Interleave Read IPP Current",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 412,
      "source": "text",
      "content": "Same condition with IDD7, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 412,
      "source": "text",
      "content": "Maximum Power Saving Deep Power Down Current",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 412,
      "source": "text",
      "content": "External clock: Off; CK_t and CK_c#: HIGH; tCK, nCPDED: see Table TBD; BL: 161; CS_n#: low;",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 412,
      "source": "text",
      "content": "IDD8 CA:High, DM_n: stable at 1; Bank Activity: All banks closed and device in MPSM deep power down",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 412,
      "source": "text",
      "content": "mode5; Output Buffer and RTT: Enabled in Mode Registers2; Patterns Details: same as IDD6N but MPSM",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 412,
      "source": "text",
      "content": "is enabled in mode register.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 412,
      "source": "text",
      "content": "Maximum Power Saving Deep Power Down IDDQ Current",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 412,
      "source": "text",
      "content": "Same condition with IDD8, however measuring IDDQ current instead of IDD current",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 412,
      "source": "text",
      "content": "Maximum Power Saving Deep Power Down IPP Current",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 412,
      "source": "text",
      "content": "Same condition with IDD8, however measuring IPP current instead of IDD current",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 412,
      "source": "text",
      "content": "NOTE 1 Burst Length: BL16 fixed by MR0 OP[1:0]=00.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 412,
      "source": "text",
      "content": "NOTE 2 Output Buffer Enable",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 412,
      "source": "text",
      "content": "- set MR5 OP[0] = 0] : Qoff = Output buffer enabled",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 412,
      "source": "text",
      "content": "- set MR5 OP[2:1] = 00] : Pull-Up Output Driver Impedance Control = RZQ/7",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 412,
      "source": "text",
      "content": "- set MR5 OP[7:6] = 00] : Pull-Down Output Driver Impedance Control = RZQ/7",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 412,
      "source": "text",
      "content": "- set MR35 OP[5:0] = 110110: RTT_NOM_WR = RTT_NOM_RD = RZQ/6",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 412,
      "source": "text",
      "content": "- set MR34 OP[5:3] = 010 RTT_WR = RZQ/2",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 412,
      "source": "text",
      "content": "- set MR34 OP[2:0] = 000",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 412,
      "source": "text",
      "content": "NOTE 3 WRITE CRC enabled",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 412,
      "source": "text",
      "content": "- set MR50 OP[2:1] = 11",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 412,
      "source": "text",
      "content": "NOTE 4 Read CRC enabled",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 412,
      "source": "text",
      "content": "NOTE 5 MPSM Deep Power Down Mode",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 412,
      "source": "text",
      "content": "- set MR2:OP[3]=1 if PDA Enumerate ID not equal to 15",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 412,
      "source": "text",
      "content": "- set MR2:OP[5]=1 if PDA Enumerate ID equal to 15",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 413,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 413,
      "source": "text",
      "content": "11.1 IDD, IPP and IDDQ Measurement Conditions (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 413,
      "source": "text",
      "content": "Table 492 â IDD0, IDD0Q, and IPP0",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 413,
      "source": "text",
      "content": "Executes Active and PreCharge commands with tightest timing possible while exercising all Bank and Bank Group",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 413,
      "source": "text",
      "content": "addresses. All notes apply to entire table.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 413,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] [17:0] [1:0] BG [2:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 413,
      "source": "text",
      "content": "0 ACTIVE L 0x0000 0x00000 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 413,
      "source": "text",
      "content": "Table 493 â Four Bank Active-Precharge IDD0F, IDDQ0F and IPP0F",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 413,
      "source": "text",
      "content": "C/A Row Address BA BG CID",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 413,
      "source": "text",
      "content": "Sequence Command CS [13:0] [17:0] [1:0] [2:0] [2:0] Special Instructions",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 413,
      "source": "text",
      "content": "Table 494 â IDD2N, IDD3N, IDD2P, IDD3P, IDDQ2N, IDDQ3N, IDDQ2P, IDDQ3P, IPP2N, IPP3N,",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 413,
      "source": "text",
      "content": "Executes DESELECT commands while exercising all command/address pins in a predefined pattern. All notes apply to entire table.",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 413,
      "source": "text",
      "content": "Sequence Command CS C/A[13:0]",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 413,
      "source": "text",
      "content": "Table 495 â IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 413,
      "source": "text",
      "content": "Executes Non-Target WRITE commands simulating Rank to Rank timing while exercising all C/A bits.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 413,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 413,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] [17:0] [1:0] [2:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 413,
      "source": "text",
      "content": "0 ACTIVE L 0x0000 0x00000 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 413,
      "source": "text",
      "content": "Table 496 â IDD4R, IDDQ4R, and IPP4R",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 413,
      "source": "text",
      "content": "Executes READ commands with tightest timing possible while exercising all Bank and Bank Group",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 413,
      "source": "text",
      "content": "addresses. All notes apply to entire table",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 413,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] [17:0] [1:0] [2:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 413,
      "source": "text",
      "content": "0 ACTIVE L 0x0000 0x00000 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 413,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 413,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 414,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 414,
      "source": "text",
      "content": "11.1 IDD, IPP and IDDQ Measurement Conditions (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 414,
      "source": "text",
      "content": "Table 497 â IDD4W, IDDQ4W, and IPP4W",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 414,
      "source": "text",
      "content": "Executes WRITE commands with tightest timing possible while exercising all Bank and Bank Group",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 414,
      "source": "text",
      "content": "addresses. All notes apply to entire table",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 414,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] [17:0] [1:0] [2:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 414,
      "source": "text",
      "content": "0 ACTIVE L 0x0000 0x00000 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 414,
      "source": "text",
      "content": "Table 498 â IDD5, IDDQ5, and IPP5",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 414,
      "source": "text",
      "content": "Executes Refresh (all banks) commands at minimum tREFI1. All notes apply to entire table.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 414,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] [17:0] [1:0] Special Instructions",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 414,
      "source": "text",
      "content": "0 REF L 0x0003 L 0x0",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 414,
      "source": "text",
      "content": "Table 499 â IDD5B, IDDQ5B, and IPP5B",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 414,
      "source": "text",
      "content": "Executes Refresh (all banks) commands at minimum tREFI1. All notes apply to entire table.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 414,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] [17:0] [1:0] Special Instructions",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 414,
      "source": "text",
      "content": "0 REF L 0x0003 L 0x0",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 414,
      "source": "text",
      "content": "Table 500 â IDD5SB, IDDQSB and IPPSB",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 414,
      "source": "text",
      "content": "(same bank) commands at minimum tREFI1. All notes apply to entire table.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 414,
      "source": "text",
      "content": "Address BA Special Instruction",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 414,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] [17:0] [1:0] s",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 414,
      "source": "text",
      "content": "0 REF L 0x0003 L 0x0",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 414,
      "source": "text",
      "content": "Table 501 â IDD7, IDDQ7, and IPP7",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 414,
      "source": "text",
      "content": "Executes ACTVATE, READ/A commands with tightest timing possible while exercising all Bank and",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 414,
      "source": "text",
      "content": "Bank Group addresses. All notes apply to entire table",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 414,
      "source": "text",
      "content": "e Command CS C/A [13:0] [17:0] BA [1:0] BG [2:0] [2:0] Special Instructions",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 414,
      "source": "text",
      "content": "0 ACTIVE L 0x0000 0x00000 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 414,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 414,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 415,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 415,
      "source": "text",
      "content": "11.2 IDD0, IDDQ0, IPP0 Pattern",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 415,
      "source": "text",
      "content": "Executes Active and PreCharge commands with tightest timing possible while exercising all Bank, Bank",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 415,
      "source": "text",
      "content": "Group and CID addresses.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 415,
      "source": "text",
      "content": "Table 502 â IDD0, IDDQ0, IPP0",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 415,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 415,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 415,
      "source": "text",
      "content": "0 0x00000 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 415,
      "source": "text",
      "content": "Repeat sequence 1-8 to satisfy",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 415,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 415,
      "source": "text",
      "content": "9 PRE(pb) L 0x001B 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 415,
      "source": "text",
      "content": "Repeat sequence 10-17 to satisfy",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 415,
      "source": "text",
      "content": "tRP(min), truncate if required",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 415,
      "source": "text",
      "content": "18 0x00FFF 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 415,
      "source": "text",
      "content": "Repeat sequence 19-26 to satisfy",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 415,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 415,
      "source": "text",
      "content": "27 PRE(pb) L 0x001B 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 416,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 416,
      "source": "text",
      "content": "Table 502 â IDD0, IDDQ0, IPP0 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 416,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 416,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 416,
      "source": "text",
      "content": "Repeat sequence 28-35 to satisfy",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 416,
      "source": "text",
      "content": "tRP(min), truncate if required",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 416,
      "source": "text",
      "content": "36 0x00000 0x0 0x01 0x0",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 416,
      "source": "text",
      "content": "Repeat sequence 37 - 44 to satisfy",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 416,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 416,
      "source": "text",
      "content": "45 PRE(pb) L 0x011B 0x0 0x01 0x0",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 416,
      "source": "text",
      "content": "Repeat sequence 46 - 53 to satisfy",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 416,
      "source": "text",
      "content": "tRP(min), truncate if required",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 416,
      "source": "text",
      "content": "54 0x03FFF 0x0 0x01 0x0 na",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 417,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 417,
      "source": "text",
      "content": "Table 502 â IDD0, IDDQ0, IPP0 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 417,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 417,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 417,
      "source": "text",
      "content": "Repeat sequence 55 - 62 to satisfy",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 417,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 417,
      "source": "text",
      "content": "63 PRE(pb) L 0x011B 0x0 0x01 0x0",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 417,
      "source": "text",
      "content": "Repeat sequence 64 - 71 to satisfy",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 417,
      "source": "text",
      "content": "tRP(min), truncate if required",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 417,
      "source": "text",
      "content": "72 0x00000 0x0 0x02 0x0",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 417,
      "source": "text",
      "content": "Repeat sequence 73 - 80 to satisfy",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 417,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 417,
      "source": "text",
      "content": "81 PRE(pb) L 0x021B 0x0 0x02 0x0",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 418,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 418,
      "source": "text",
      "content": "Table 502 â IDD0, IDDQ0, IPP0 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 418,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 418,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 418,
      "source": "text",
      "content": "Repeat sequence 82 - 89 to satisfy",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 418,
      "source": "text",
      "content": "tRP(min), truncate if required",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 418,
      "source": "text",
      "content": "90 0x00FFF 0x0 0x02 0x0",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 418,
      "source": "text",
      "content": "Repeat sequence 91 - 98 to satisfy",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 418,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 418,
      "source": "text",
      "content": "99 PRE(pb) L 0x021B 0x0 0x02 0x0",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 418,
      "source": "text",
      "content": "Repeat sequence 100 - 107 to",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 418,
      "source": "text",
      "content": "satisfy tRP(min), truncate if required",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 418,
      "source": "text",
      "content": "108 0x00000 0x0 0x03 0x0",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 419,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 419,
      "source": "text",
      "content": "Table 502 â IDD0, IDDQ0, IPP0 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 419,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 419,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 419,
      "source": "text",
      "content": "112 DES H 0x3333 Repeat sequence 109 - 116 to",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 419,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 419,
      "source": "text",
      "content": "113 DES H 0x2AAA required",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 419,
      "source": "text",
      "content": "117 PRE(pb) L 0x031B 0x0 0x03 0x0",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 419,
      "source": "text",
      "content": "Repeat sequence 118 - 125 to",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 419,
      "source": "text",
      "content": "satisfy tRP(min), truncate if required",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 419,
      "source": "text",
      "content": "126 0x03FFF 0x0 0x03 0x0",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 419,
      "source": "text",
      "content": "130 DES H 0x3333 Repeat sequence 127 - 134 to",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 419,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 419,
      "source": "text",
      "content": "131 DES H 0x2AAA required",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 419,
      "source": "text",
      "content": "135 PRE(pb) L 0x031B 0x0 0x03 0x0",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 420,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 420,
      "source": "text",
      "content": "Table 502 â IDD0, IDDQ0, IPP0 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 420,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 420,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 420,
      "source": "text",
      "content": "Repeat sequence 136 - 143 to",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 420,
      "source": "text",
      "content": "satisfy tRP(min), truncate if required",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 420,
      "source": "text",
      "content": "144 0x00000 0x0 0x04 0x0",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 420,
      "source": "text",
      "content": "148 DES H 0x3333 Repeat sequence 145 - 152 to",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 420,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 420,
      "source": "text",
      "content": "149 DES H 0x2AAA required",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 420,
      "source": "text",
      "content": "153 PRE(pb) L 0x041B 0x0 0x04 0x0",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 420,
      "source": "text",
      "content": "Repeat sequence 154 - 161 to",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 420,
      "source": "text",
      "content": "satisfy tRP(min), truncate if required",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 420,
      "source": "text",
      "content": "162 0x00FFF 0x0 0x04 0x0",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 421,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 421,
      "source": "text",
      "content": "Table 502 â IDD0, IDDQ0, IPP0 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 421,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 421,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 421,
      "source": "text",
      "content": "166 DES H 0x3333 Repeat sequence 163 - 170 to",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 421,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 421,
      "source": "text",
      "content": "167 DES H 0x2AAA required",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 421,
      "source": "text",
      "content": "171 PRE(pb) L 0x041B 0x0 0x04 0x0",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 421,
      "source": "text",
      "content": "Repeat sequence 172 - 179 to",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 421,
      "source": "text",
      "content": "satisfy tRP(min), truncate if required",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 421,
      "source": "text",
      "content": "180 0x00000 0x0 0x05 0x0",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 421,
      "source": "text",
      "content": "184 DES H 0x3333 Repeat sequence 181 - 188 to",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 421,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 421,
      "source": "text",
      "content": "185 DES H 0x2AAA required",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 421,
      "source": "text",
      "content": "189 PRE(pb) L 0x051B 0x0 0x05 0x0",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 422,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 422,
      "source": "text",
      "content": "Table 502 â IDD0, IDDQ0, IPP0 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 422,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 422,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 422,
      "source": "text",
      "content": "Repeat sequence 190 - 197 to",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 422,
      "source": "text",
      "content": "satisfy tRP(min), truncate if required",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 422,
      "source": "text",
      "content": "198 0x03FFF 0x0 0x05 0x0",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 422,
      "source": "text",
      "content": "202 DES H 0x3333 Repeat sequence 199 - 206 to",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 422,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 422,
      "source": "text",
      "content": "203 DES H 0x2AAA required",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 422,
      "source": "text",
      "content": "207 PRE(pb) L 0x051B 0x0 0x05 0x0",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 422,
      "source": "text",
      "content": "Repeat sequence 208 - 215 to",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 422,
      "source": "text",
      "content": "satisfy tRP(min), truncate if required",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 422,
      "source": "text",
      "content": "216 0x00000 0x0 0x06 0x0",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 423,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 423,
      "source": "text",
      "content": "Table 502 â IDD0, IDDQ0, IPP0 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 423,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 423,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 423,
      "source": "text",
      "content": "220 DES H 0x3333 Repeat sequence 217 - 224 to",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 423,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 423,
      "source": "text",
      "content": "221 DES H 0x2AAA required",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 423,
      "source": "text",
      "content": "225 PRE(pb) L 0x061B 0x0 0x06 0x0",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 423,
      "source": "text",
      "content": "Repeat sequence 226 - 233 to",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 423,
      "source": "text",
      "content": "satisfy tRP(min), truncate if required",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 423,
      "source": "text",
      "content": "234 0x00FFF 0x0 0x06 0x0",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 423,
      "source": "text",
      "content": "238 DES H 0x3333 Repeat sequence 235 - 242 to",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 423,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 423,
      "source": "text",
      "content": "239 DES H 0x2AAA required",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 423,
      "source": "text",
      "content": "243 PRE(pb) L 0x061B 0x0 0x06 0x0",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 424,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 424,
      "source": "text",
      "content": "Table 502 â IDD0, IDDQ0, IPP0 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 424,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 424,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 424,
      "source": "text",
      "content": "Repeat sequence 244 - 251 to",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 424,
      "source": "text",
      "content": "satisfy tRP(min), truncate if required",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 424,
      "source": "text",
      "content": "252 0x00000 0x0 0x07 0x0",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 424,
      "source": "text",
      "content": "256 DES H 0x3333 Repeat sequence 253 - 260 to",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 424,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 424,
      "source": "text",
      "content": "257 DES H 0x2AAA required",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 424,
      "source": "text",
      "content": "261 PRE(pb) L 0x071B 0x0 0x07 0x0",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 424,
      "source": "text",
      "content": "Repeat sequence 262 - 269 to",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 424,
      "source": "text",
      "content": "satisfy tRP(min), truncate if required",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 424,
      "source": "text",
      "content": "270 0x03FFF 0x0 0x07 0x0 na",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 425,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 425,
      "source": "text",
      "content": "Table 502 â IDD0, IDDQ0, IPP0 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 425,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 425,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 425,
      "source": "text",
      "content": "274 DES H 0x3333 Repeat sequence 271 - 279 to",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 425,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 425,
      "source": "text",
      "content": "275 DES H 0x2AAA required",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 425,
      "source": "text",
      "content": "280 PRE(pb) L 0x071B 0x0 0x07 0x0",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 425,
      "source": "text",
      "content": "Repeat sequence 281 - 288 to",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 425,
      "source": "text",
      "content": "satisfy tRP(min), truncate if required",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 425,
      "source": "text",
      "content": "Repeat sequence 0-288 using",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 425,
      "source": "text",
      "content": "Repeat sequence 0-288 using",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 425,
      "source": "text",
      "content": "Repeat sequence 0-288 using",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 425,
      "source": "text",
      "content": "NOTE 1 Utilize DESELECTs between commands while toggling all C/A bits as defined.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 425,
      "source": "text",
      "content": "NOTE 2 Time between Activates reflect tRAS (min).",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 425,
      "source": "text",
      "content": "NOTE 3 Time between PreCharge reflect tRP (min).",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 425,
      "source": "text",
      "content": "NOTE 4 x8 or x16 may have different Bank or Bank Group Address.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 425,
      "source": "text",
      "content": "NOTE 5 For sequence 289 - 1,154 due to changing the Bank Address the C/A value for Activate and PreCharge commands will be different than",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 425,
      "source": "text",
      "content": "NOTE 6 For 3DS, all banks of all ânon-targetâ logical ranks are Idd2N condition",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 425,
      "source": "text",
      "content": "NOTE 7 Repeat pattern for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 425,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 425,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 426,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 426,
      "source": "text",
      "content": "11.3 IDD0F, IDDQ0F, IPP0F Pattern",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 426,
      "source": "text",
      "content": "Executes four Active and PreCharge commands per tRC time while exercising all Bank, Bank, Group and",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 426,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 426,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 426,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 426,
      "source": "text",
      "content": "0 ACTIVATE 0x00000 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 426,
      "source": "text",
      "content": "Repeat sequence 1-4 to satisfy",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 426,
      "source": "text",
      "content": "tRRD(min), truncate if required",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 426,
      "source": "text",
      "content": "5 ACTIVATE 0x03FFF 0x0 0x01 0x0",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 426,
      "source": "text",
      "content": "Repeat sequence 6-9 to satisfy",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 426,
      "source": "text",
      "content": "tRRD(min), truncate if required",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 426,
      "source": "text",
      "content": "10 ACTIVATE 0x00000 0x0 0x02 0x0",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 426,
      "source": "text",
      "content": "Repeat sequence 11-14 to satisfy",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 426,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 426,
      "source": "text",
      "content": "15 PRE(pb) L 0x001B 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 426,
      "source": "text",
      "content": "Repeat sequence 15-19 to satisfy",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 426,
      "source": "text",
      "content": "tRC(min)/4, truncate if required",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 426,
      "source": "text",
      "content": "20 ACTIVATE 0x03FFF 0x0 0x03 0x0",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 426,
      "source": "text",
      "content": "Repeat sequence 21-24 to satisfy",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 426,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 426,
      "source": "text",
      "content": "25 PRE(pb) L 0x011B 0x0 0x01 0x0",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 426,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 426,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 427,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 427,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 427,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 427,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 427,
      "source": "text",
      "content": "Repeat sequence 25-28 to satisfy",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 427,
      "source": "text",
      "content": "tRC(min)/4, truncate if required",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 427,
      "source": "text",
      "content": "29 ACTIVATE 0x00000 0x0 0x04 0x0",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 427,
      "source": "text",
      "content": "Repeat sequence 30-33 to satisfy",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 427,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 427,
      "source": "text",
      "content": "34 PRE(pb) L 0x021B 0x0 0x02 0x0",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 427,
      "source": "text",
      "content": "Repeat sequence 35-38 to satisfy",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 427,
      "source": "text",
      "content": "tRC(min)/4, truncate if required",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 427,
      "source": "text",
      "content": "39 ACTIVATE 0x03FFF 0x0 0x05 0x0",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 427,
      "source": "text",
      "content": "41 DES H 0x0CCC Repeat sequence 40-43 to satisfy",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 427,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 427,
      "source": "text",
      "content": "44 PRE(pb) L 0x031B 0x0 0x03 0x0",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 427,
      "source": "text",
      "content": "Repeat sequence 45-48 to satisfy",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 427,
      "source": "text",
      "content": "tRC(min)/4, truncate if required",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 427,
      "source": "text",
      "content": "49 ACTIVATE 0x00000 0x0 0x06 0x0",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 427,
      "source": "text",
      "content": "Repeat sequence 50-53 to satisfy",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 427,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 427,
      "source": "text",
      "content": "54 PRE(pb) L 0x041B 0x0 0x04 0x0",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 427,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 427,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 428,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 428,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 428,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 428,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 428,
      "source": "text",
      "content": "Repeat sequence 55-58 to satisfy",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 428,
      "source": "text",
      "content": "tRC(min)/4, truncate if required",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 428,
      "source": "text",
      "content": "59 ACTIVATE 0x03FFF 0x0 0x07 0x0",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 428,
      "source": "text",
      "content": "Repeat sequence 60-63 to satisfy",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 428,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 428,
      "source": "text",
      "content": "64 PRE(pb) L 0x051B 0x0 0x05 0x0",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 428,
      "source": "text",
      "content": "66 DES H 0x0CCC Repeat sequence 65-68 to satisfy",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 428,
      "source": "text",
      "content": "tRC(min)/4, truncate if required",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 428,
      "source": "text",
      "content": "69 ACTIVATE 0x00000 0x1 0x00 0x0",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 428,
      "source": "text",
      "content": "Repeat sequence 70-73 to satisfy",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 428,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 428,
      "source": "text",
      "content": "74 PRE(pb) L 0x061B 0x0 0x06 0x0",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 428,
      "source": "text",
      "content": "76 DES H 0x0CCC Repeat sequence 75-78 to satisfy",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 428,
      "source": "text",
      "content": "tRC(min)/4, truncate if required",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 428,
      "source": "text",
      "content": "79 ACTIVATE 0x03FFF 0x1 0x01 0x0",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 428,
      "source": "text",
      "content": "Repeat sequence 78-81 to satisfy",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 428,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 428,
      "source": "text",
      "content": "82 PRE(pb) L 0x071B 0x0 0x07 0x0",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 428,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 428,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 429,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 429,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 429,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 429,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 429,
      "source": "text",
      "content": "84 DES H 0x0CCC Repeat sequence 83-86 to satisfy",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 429,
      "source": "text",
      "content": "tRC(min)/4, truncate if required",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 429,
      "source": "text",
      "content": "87 0x00000 0x1 0x02 0x0",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 429,
      "source": "text",
      "content": "Repeat sequence 88-91 to satisfy",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 429,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 429,
      "source": "text",
      "content": "92 PRE(pb) L 0x005B 0x1 0x00 0x0",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 429,
      "source": "text",
      "content": "Repeat sequence 93-96 to satisfy",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 429,
      "source": "text",
      "content": "tRC(min)/4, truncate if required",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 429,
      "source": "text",
      "content": "L 0x0340 0x03FFF 0x1 0x03 0x0",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 429,
      "source": "text",
      "content": "99 DES H 0x0CCC Repeat sequence 98-101 to satisfy",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 429,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 429,
      "source": "text",
      "content": "102 PRE(pb) L 0x015B 0x1 0x01 0x0",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 429,
      "source": "text",
      "content": "104 DES H 0x0CCC Repeat sequence 103-106 to",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 429,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 429,
      "source": "text",
      "content": "105 DES H 0x1555 required",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 429,
      "source": "text",
      "content": "L 0x0440 0x00000 0x1 0x04 0x0",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 429,
      "source": "text",
      "content": "Repeat sequence 108-111 to satisfy",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 429,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 429,
      "source": "text",
      "content": "112 PRE(pb) L 0x025B 0x1 0x02 0x0",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 429,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 429,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 430,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 430,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 430,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 430,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 430,
      "source": "text",
      "content": "Repeat sequence 113-115 to satisfy",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 430,
      "source": "text",
      "content": "tRC(min)/4, truncate if required",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 430,
      "source": "text",
      "content": "L 0x0540 0x03FFF 0x1 0x05 0x0",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 430,
      "source": "text",
      "content": "Repeat sequence 117-120 to satisfy",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 430,
      "source": "text",
      "content": "tRAS(min), truncate if required",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 430,
      "source": "text",
      "content": "121 PRE(pb) L 0x035B 0x1 0x03 0x0",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 430,
      "source": "text",
      "content": "123 DES H 0x0CCC Repeat sequence 122-124 to",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 430,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 430,
      "source": "text",
      "content": "124 DES H 0x1555 required",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 430,
      "source": "text",
      "content": "L 0x067C 0x00000 0x1 0x06 0x0",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 430,
      "source": "text",
      "content": "128 DES H 0x0CCC Repeat sequence 127-130 to",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 430,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 430,
      "source": "text",
      "content": "129 DES H 0x1555 required",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 430,
      "source": "text",
      "content": "131 PRE(pb) L 0x045B 0x1 0x04 0x0",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 430,
      "source": "text",
      "content": "133 DES H 0x0CCC Repeat sequence 132-135 to",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 430,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 430,
      "source": "text",
      "content": "136 ACTIVATE 0x03FFF 0x1 x07 0x0",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 430,
      "source": "text",
      "content": "138 DES H 0x0CCC Repeat sequence 137-140 to",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 430,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 430,
      "source": "text",
      "content": "139 DES H 0x1555 required",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 430,
      "source": "text",
      "content": "141 PRE(pb) L 0x055B 0x1 0x05 0x0",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 430,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 430,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 431,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 431,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 431,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 431,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 431,
      "source": "text",
      "content": "143 DES H 0x0CCC Repeat sequence 142-145 to",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 431,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 431,
      "source": "text",
      "content": "146 ACTIVATE 0x00000 0x2 0x00 0x0",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 431,
      "source": "text",
      "content": "148 DES H 0x0CCC Repeat sequence 147-150 to",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 431,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 431,
      "source": "text",
      "content": "149 DES H 0x1555 required",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 431,
      "source": "text",
      "content": "151 PRE(pb) L 0x065B 0x1 0x06 0x0",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 431,
      "source": "text",
      "content": "153 DES H 0x0CCC Repeat sequence152-155 to",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 431,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 431,
      "source": "text",
      "content": "156 ACTIVATE 0x03FFF 0x2 0x01 0x0",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 431,
      "source": "text",
      "content": "158 DES H 0x0CCC Repeat sequence 157-160 to",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 431,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 431,
      "source": "text",
      "content": "159 DES H 0x1555 required",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 431,
      "source": "text",
      "content": "161 PRE(pb) L 0x075B 0x1 0x07 0x0",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 431,
      "source": "text",
      "content": "163 DES H 0x0CCC Repeat sequence 162-165 to",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 431,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 431,
      "source": "text",
      "content": "166 0x00000 0x2 0x02 0x0",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 431,
      "source": "text",
      "content": "168 DES H 0x0CCC Repeat sequence 167-170 to",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 431,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 431,
      "source": "text",
      "content": "169 DES H 0x1555 required",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 431,
      "source": "text",
      "content": "171 PRE(pb) L 0x009B 0x2 0x00 0x0",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 431,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 431,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 432,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 432,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 432,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 432,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 432,
      "source": "text",
      "content": "173 DES H 0x0CCC Repeat sequence 172-175 to",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 432,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 432,
      "source": "text",
      "content": "174 DES H 0x1555 required",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 432,
      "source": "text",
      "content": "L 0x03BC 0x03FFF 0x2 0x03 0x0",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 432,
      "source": "text",
      "content": "178 DES H 0x0CCC Repeat sequence 177-180 to",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 432,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 432,
      "source": "text",
      "content": "181 PRE(pb) L 0x019B 0x2 0x01 0x0",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 432,
      "source": "text",
      "content": "183 DES H 0x0CCC Repeat sequence 182-185 to",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 432,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 432,
      "source": "text",
      "content": "184 DES H 0x1555 required",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 432,
      "source": "text",
      "content": "L 0x0480 0x00000 0x2 0x04 0x0",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 432,
      "source": "text",
      "content": "189 DES H 0x0CCC Repeat sequence 187-191 to",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 432,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 432,
      "source": "text",
      "content": "190 DES H 0x1555 required",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 432,
      "source": "text",
      "content": "192 PRE(pb) L 0x029B 0x2 0x02 0x0",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 432,
      "source": "text",
      "content": "193 DES H 0x0CCC Repeat sequence 193-195 to",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 432,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 432,
      "source": "text",
      "content": "194 DES H 0x1555 required",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 432,
      "source": "text",
      "content": "L 0x05BC 0x03FFF 0x2 0x05 0x0",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 432,
      "source": "text",
      "content": "198 DES H 0x0CCC Repeat sequence 197-200 to",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 432,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 432,
      "source": "text",
      "content": "199 DES H 0x1555 required",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 432,
      "source": "text",
      "content": "201 PRE(pb) L 0x039B 0x2 0x03 0x0",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 432,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 432,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 433,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 433,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 433,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 433,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 433,
      "source": "text",
      "content": "203 DES H 0x0CCC Repeat sequence 202-205 to",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 433,
      "source": "text",
      "content": "satisfy tRC(min)4, truncate if",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 433,
      "source": "text",
      "content": "204 DES H 0x1555 required",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 433,
      "source": "text",
      "content": "L 0x0680 0x00000 0x2 0x06 0x0",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 433,
      "source": "text",
      "content": "208 DES H 0x0CCC Repeat sequence 207-210 to",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 433,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 433,
      "source": "text",
      "content": "209 DES H 0x1555 required",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 433,
      "source": "text",
      "content": "211 PRE(pb) L 0x049B 0x2 0x04 0x0",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 433,
      "source": "text",
      "content": "213 DES H 0x0CCC Repeat sequence 212-215 to",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 433,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 433,
      "source": "text",
      "content": "L 0x0780 0x03FFF 0x2 0x07 0x0",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 433,
      "source": "text",
      "content": "218 DES H 0x0CCC Repeat sequence 217-220 to",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 433,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 433,
      "source": "text",
      "content": "219 DES H 0x1555 required",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 433,
      "source": "text",
      "content": "221 PRE(pb) L 0x059B 0x2 0x05 0x0",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 433,
      "source": "text",
      "content": "223 DES H 0x0CCC Repeat sequence 222-225 to",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 433,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 433,
      "source": "text",
      "content": "226 0x00000 0x3 0x00 0x0",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 433,
      "source": "text",
      "content": "228 DES H 0x0CCC Repeat sequence 227-230 to",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 433,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 433,
      "source": "text",
      "content": "231 PRE(pb) L 0x069B 0x2 0x06 0x0",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 433,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 433,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 434,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 434,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 434,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 434,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 434,
      "source": "text",
      "content": "233 DES H 0x0CCC Repeat sequence 232-235 to",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 434,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 434,
      "source": "text",
      "content": "234 DES H 0x1555 required",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 434,
      "source": "text",
      "content": "L 0x01FC 0x03FFF 0x3 0x01 0x0",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 434,
      "source": "text",
      "content": "238 DES H 0x0CCC Repeat sequence 237-240 to",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 434,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 434,
      "source": "text",
      "content": "239 DES H 0x1555 required",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 434,
      "source": "text",
      "content": "241 PRE(pb) L 0x079B 0x2 0x07 0x0",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 434,
      "source": "text",
      "content": "243 DES H 0x0CCC Repeat sequence 242-245 to",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 434,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 434,
      "source": "text",
      "content": "244 DES H 0x1555 required",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 434,
      "source": "text",
      "content": "L 0x02C0 0x00000 0x3 0x02 0x0",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 434,
      "source": "text",
      "content": "248 DES H 0x0CCC Repeat sequence 247-300 to",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 434,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 434,
      "source": "text",
      "content": "249 DES H 0x1555 required",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 434,
      "source": "text",
      "content": "301 PRE(pb) L 0x00DB 0x3 0x00 0x0",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 434,
      "source": "text",
      "content": "303 DES H 0x0CCC Repeat sequence 302-305 to",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 434,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 434,
      "source": "text",
      "content": "304 DES H 0x1555 required",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 434,
      "source": "text",
      "content": "L 0x03FC 0x03FFF 0x3 0x03 0x0",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 434,
      "source": "text",
      "content": "308 DES H 0x0CCC Repeat sequence 307-310 to",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 434,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 434,
      "source": "text",
      "content": "309 DES H 0x1555 required",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 434,
      "source": "text",
      "content": "311 PRE(pb) L 0x01DB 0x3 0x01 0x0",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 434,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 434,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 435,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 435,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 435,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 435,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 435,
      "source": "text",
      "content": "313 DES H 0x0CCC Repeat sequence 312-315 to",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 435,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 435,
      "source": "text",
      "content": "L 0x04C0 0x00000 0x3 0x04 0x0",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 435,
      "source": "text",
      "content": "318 DES H 0x0CCC Repeat sequence 317-320 to",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 435,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 435,
      "source": "text",
      "content": "319 DES H 0x1555 required",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 435,
      "source": "text",
      "content": "321 PRE(pb) L 0x02DB 0x3 0x02 0x0",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 435,
      "source": "text",
      "content": "323 DES H 0x0CCC Repeat sequence 322-325 to",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 435,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 435,
      "source": "text",
      "content": "324 DES H 0x1555 required",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 435,
      "source": "text",
      "content": "L 0x05C0 0x03FFF 0x3 0x05 0x0",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 435,
      "source": "text",
      "content": "328 DES H 0x0CCC Repeat sequence 327-330 to",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 435,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 435,
      "source": "text",
      "content": "329 DES H 0x1555 required",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 435,
      "source": "text",
      "content": "331 PRE(pb) L 0x03DB 0x3 0x03 0x0",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 435,
      "source": "text",
      "content": "333 DES H 0x0CCC Repeat sequence 332-335 to",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 435,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 435,
      "source": "text",
      "content": "334 DES H 0x1555 required",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 435,
      "source": "text",
      "content": "L 0x06C0 0x00000 0x3 0x06 0x0",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 435,
      "source": "text",
      "content": "338 DES H 0x0CCC Repeat sequence 337-340 to",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 435,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 435,
      "source": "text",
      "content": "339 DES H 0x1555 required",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 435,
      "source": "text",
      "content": "341 PRE(pb) L 0x04DB 0x3 0x04 0x0",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 435,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 435,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 436,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 436,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 436,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 436,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 436,
      "source": "text",
      "content": "343 DES H 0x0CCC Repeat sequence342-345 to",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 436,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 436,
      "source": "text",
      "content": "344 DES H 0x1555 required",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 436,
      "source": "text",
      "content": "L 0x07C0 0x03FFF 0x3 0x07 0x0",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 436,
      "source": "text",
      "content": "348 DES H 0x0CCC Repeat sequence 347-350 to",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 436,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 436,
      "source": "text",
      "content": "349 DES H 0x1555 required",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 436,
      "source": "text",
      "content": "351 PRE(pb) L 0x05DB 0x3 0x05 0x0",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 436,
      "source": "text",
      "content": "353 DES H 0x0CCC Repeat sequence 352-355 to",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 436,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 436,
      "source": "text",
      "content": "L 0x00000 0x00000 0x0 0x00 0x0",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 436,
      "source": "text",
      "content": "358 DES H 0x0CCC Repeat sequence 357-360 to",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 436,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 436,
      "source": "text",
      "content": "359 DES H 0x1555 required",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 436,
      "source": "text",
      "content": "361 PRE(pb) L 0x06DB 0x3 0x06 0x0",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 436,
      "source": "text",
      "content": "368 DES H 0x0CCC Repeat sequence 367-370 to",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 436,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 436,
      "source": "text",
      "content": "369 DES H 0x1555 required",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 436,
      "source": "text",
      "content": "L 0x013C 0x03FFF 0x0 0x01 0x0",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 436,
      "source": "text",
      "content": "379 DES H 0x0CCC Repeat sequence 377-371 to",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 436,
      "source": "text",
      "content": "satisfy tRAS(min), truncate if",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 436,
      "source": "text",
      "content": "370 DES H 0x1555 required",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 436,
      "source": "text",
      "content": "372 PRE(pb) L 0x07DB 0x3 0x07 0x0",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 436,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 436,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 437,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 437,
      "source": "text",
      "content": "Table 503 â IDD0F, IDDQ0F, IPP0F (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 437,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 437,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 437,
      "source": "text",
      "content": "373 DES H 0x0CCC Repeat sequence 373-375 to",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 437,
      "source": "text",
      "content": "satisfy tRC(min)/4, truncate if",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 437,
      "source": "text",
      "content": "374 DES H 0x1555 required",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 437,
      "source": "text",
      "content": "NOTE 1 Utilize DESELECTs between commands while toggling all C/A bits as defined.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 437,
      "source": "text",
      "content": "NOTE 2 x8 or x16 may have different Bank or Bank Group Address.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 437,
      "source": "text",
      "content": "NOTE 3 Repeat sequence 10 through 375",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 437,
      "source": "text",
      "content": "NOTE 4 For 3DS, all banks of all ânon-targetâ logical ranks are Idd2N condition",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 437,
      "source": "text",
      "content": "NOTE 5 For 3DS,repeat pattern for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 437,
      "source": "text",
      "content": "11.4 IDD2N, IDD2P, IDD3N, IDD3P Pattern",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 437,
      "source": "text",
      "content": "Executes DESELECT commands while exercising all command/address pins in a predefined pattern.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 437,
      "source": "text",
      "content": "Table 504 â IDD2N, IDD2P, IDDQ2N, IDDQ2P, IPP2N, IPP2P, IDD3N, IDD3P,",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 437,
      "source": "text",
      "content": "IDDQ3N, IDDQ3P, IPP3N, IPP3P",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 437,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 437,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0]",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 437,
      "source": "text",
      "content": "NOTE 1 Data is pulled to VDDQ",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 437,
      "source": "text",
      "content": "NOTE 2 DQS_t and DQS_c are pulled to VDDQ",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 437,
      "source": "text",
      "content": "NOTE 3 Command / Address ODT is disabled",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 437,
      "source": "text",
      "content": "NOTE 4 Repeat sequence 0 through 3...",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 437,
      "source": "text",
      "content": "NOTE 5 All banks of all logical ranks mimic the same test",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 437,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 437,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 438,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 438,
      "source": "text",
      "content": "11.5 IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT Pattern",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 438,
      "source": "text",
      "content": "Executes Non-Target WRITE commands simulating Rank to Rank timing while exercising all C/A bits.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 438,
      "source": "text",
      "content": "Table 505 â IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 438,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 438,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 438,
      "source": "text",
      "content": "0 WRITE NT All valid C/A inputs to VSS",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 438,
      "source": "text",
      "content": "Repeat sequence 1 - 6 for 16 cycles to satisfy two ranks of tCCD(min)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 438,
      "source": "text",
      "content": "All valid C/A inputs to VDDQ",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 438,
      "source": "text",
      "content": "10 DES H 0x3FFF Repeat sequence 8 - 12 for 16 cycles to satisfy two ranks of tCCD(min)",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 438,
      "source": "text",
      "content": "NOTE 1 Utilize DESELECTs between commands as specified.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 438,
      "source": "text",
      "content": "NOTE 2 Time between Non-Target WRITEs reflect tCCD_S (min) for two ranks",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 438,
      "source": "text",
      "content": "NOTE 3 Burst Chop = High",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 438,
      "source": "text",
      "content": "NOTE 4 DQ signals are VDDQ",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 438,
      "source": "text",
      "content": "NOTE 5 DQS_t, DQS_c are VSSQ",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 438,
      "source": "text",
      "content": "NOTE 6 Repeat 0 through 12.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 439,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 439,
      "source": "text",
      "content": "11.6 IDD4R, IDDQ4R, IPP4R Pattern",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 439,
      "source": "text",
      "content": "Executes READ commands with tightest timing possible while exercising all Bank, Bank Group and CID",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 439,
      "source": "text",
      "content": "Table 506 â IDD4R, IDDQ4R, IPP4R",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 439,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 439,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 439,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 439,
      "source": "text",
      "content": "[1:0] [2:0] [3:0] (BL=16)",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 439,
      "source": "text",
      "content": "0 READ 0x000 0x00 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 439,
      "source": "text",
      "content": "Repeat sequence 1-2 to sat-",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 439,
      "source": "text",
      "content": "3 READ 0x3F0 0x01 0x1 0x0 Pattern B na",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 439,
      "source": "text",
      "content": "Repeat sequence 4-5 to sat-",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 439,
      "source": "text",
      "content": "6 READ 0x000 0x02 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 439,
      "source": "text",
      "content": "Repeat sequence 7-8 to sat-",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 439,
      "source": "text",
      "content": "9 READ 0x3F0 0x03 0x3 0x0 Pattern B na",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 439,
      "source": "text",
      "content": "Repeat sequence 10-11 to",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 439,
      "source": "text",
      "content": "12 READ 0x000 0x04 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 439,
      "source": "text",
      "content": "Repeat sequence 13-14 to",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 439,
      "source": "text",
      "content": "15 READ 0x3F0 0x05 0x1 0x0 Pattern B na",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 439,
      "source": "text",
      "content": "Repeat sequence 16-17 to",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 439,
      "source": "text",
      "content": "18 READ 0x000 0x06 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 439,
      "source": "text",
      "content": "Repeat sequence 19-20 to",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 439,
      "source": "text",
      "content": "21 READ 0x3F0 0x07 0x3 0x0 Pattern B na",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 440,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 440,
      "source": "text",
      "content": "Table 506 â IDD4R, IDDQ4R, IPP4R (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 440,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 440,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 440,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 440,
      "source": "text",
      "content": "[1:0] [2:0] [3:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 440,
      "source": "text",
      "content": "Repeat sequence 22-23 to",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 440,
      "source": "text",
      "content": "24 READ 0x3F0 0x00 0x0 0x0 Pattern B na",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 440,
      "source": "text",
      "content": "Repeat sequence 25-26 to",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 440,
      "source": "text",
      "content": "27 READ 0x000 0x01 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 440,
      "source": "text",
      "content": "Repeat sequence 28-29 to",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 440,
      "source": "text",
      "content": "30 READ 0x3F0 0x02 0x2 0x0 Pattern B na",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 440,
      "source": "text",
      "content": "Repeat sequence 31-32 to",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 440,
      "source": "text",
      "content": "33 READ 0x000 0x03 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 440,
      "source": "text",
      "content": "Repeat sequence 34-35 to",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 440,
      "source": "text",
      "content": "36 READ 0x3F0 0x04 0x0 0x0 Pattern B na",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 440,
      "source": "text",
      "content": "Repeat sequence 37-38 to",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 440,
      "source": "text",
      "content": "39 READ 0x000 0x05 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 440,
      "source": "text",
      "content": "Repeat sequence 40-41 to",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 440,
      "source": "text",
      "content": "42 READ 0x3F0 0x06 0x2 0x0 Pattern B na",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 440,
      "source": "text",
      "content": "Repeat sequence 43-44 to",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 440,
      "source": "text",
      "content": "45 READ 0x000 0x07 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 440,
      "source": "text",
      "content": "Repeat sequence 46-47 to",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 441,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 441,
      "source": "text",
      "content": "Table 506 â IDD4R, IDDQ4R, IPP4R (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 441,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 441,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 441,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 441,
      "source": "text",
      "content": "[1:0] [2:0] [3:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 441,
      "source": "text",
      "content": "48 READ 0x000 0x00 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 441,
      "source": "text",
      "content": "Repeat sequence 49-50 to",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 441,
      "source": "text",
      "content": "51 READ 0x3F0 0x01 0x2 0x0 na",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 441,
      "source": "text",
      "content": "Repeat sequence 52-53 to",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 441,
      "source": "text",
      "content": "54 READ 0x000 0x02 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 441,
      "source": "text",
      "content": "Repeat sequence 55-56 to",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 441,
      "source": "text",
      "content": "57 READ 0x3F0 0x03 0x0 0x0 na",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 441,
      "source": "text",
      "content": "Repeat sequence 58-59 to",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 441,
      "source": "text",
      "content": "60 READ 0x000 0x04 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 441,
      "source": "text",
      "content": "Repeat sequence 61-62 to",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 441,
      "source": "text",
      "content": "63 READ 0x3F0 0x05 0x2 0x0 na",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 441,
      "source": "text",
      "content": "Repeat sequence 64-65 to",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 441,
      "source": "text",
      "content": "66 READ 0x000 0x06 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 441,
      "source": "text",
      "content": "Repeat sequence 67-68 to",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 441,
      "source": "text",
      "content": "69 READ 0x3F0 0x07 0x0 0x0 na",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 441,
      "source": "text",
      "content": "Repeat sequence 70-71 to",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 441,
      "source": "text",
      "content": "72 READ 0x3F0 0x00 0x1 0x0 Pattern B na",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 442,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 442,
      "source": "text",
      "content": "Table 506 â IDD4R, IDDQ4R, IPP4R (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 442,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 442,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 442,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 442,
      "source": "text",
      "content": "[1:0] [2:0] [3:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 442,
      "source": "text",
      "content": "Repeat sequence 73-74 to",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 442,
      "source": "text",
      "content": "75 READ 0x000 0x01 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 442,
      "source": "text",
      "content": "Repeat sequence 76-77 to",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 442,
      "source": "text",
      "content": "78 READ 0x3F0 0x02 0x3 0x0 na",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 442,
      "source": "text",
      "content": "Repeat sequence 79-80 to",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 442,
      "source": "text",
      "content": "81 READ 0x000 0x03 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 442,
      "source": "text",
      "content": "Repeat sequence 82-83 to",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 442,
      "source": "text",
      "content": "84 READ 0x3F0 0x04 0x1 0x0 na",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 442,
      "source": "text",
      "content": "Repeat sequence 85-86 to",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 442,
      "source": "text",
      "content": "87 READ 0x000 0x05 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 442,
      "source": "text",
      "content": "Repeat sequence 88-89 to",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 442,
      "source": "text",
      "content": "90 READ 0x3F0 0x06 0x3 0x0 na",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 442,
      "source": "text",
      "content": "Repeat sequence 91-92 to",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 442,
      "source": "text",
      "content": "93 READ 0x000 0x07 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 442,
      "source": "text",
      "content": "Repeat sequence 94-95 to",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 442,
      "source": "text",
      "content": "96 READ 0x000 0x00 0x2 0x0 na",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 442,
      "source": "text",
      "content": "Repeat sequence 97-98 to",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 443,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 443,
      "source": "text",
      "content": "Table 506 â IDD4R, IDDQ4R, IPP4R (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 443,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 443,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 443,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 443,
      "source": "text",
      "content": "[1:0] [2:0] [3:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 443,
      "source": "text",
      "content": "99 READ 0x3F0 0x01 0x3 0x0 Pattern B na",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 443,
      "source": "text",
      "content": "Repeat sequence 100-101",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 443,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 443,
      "source": "text",
      "content": "102 READ 0x000 0x02 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 443,
      "source": "text",
      "content": "Repeat sequence 103-104",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 443,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 443,
      "source": "text",
      "content": "105 READ 0x3F0 0x03 0x1 0x0 na",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 443,
      "source": "text",
      "content": "Repeat sequence 106-107",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 443,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 443,
      "source": "text",
      "content": "108 READ 0x000 0x04 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 443,
      "source": "text",
      "content": "Repeat sequence 109-110",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 443,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 443,
      "source": "text",
      "content": "111 READ 0x3F0 0x05 0x3 0x0 na",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 443,
      "source": "text",
      "content": "Repeat sequence 112-113",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 443,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 443,
      "source": "text",
      "content": "114 READ 0x000 0x06 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 443,
      "source": "text",
      "content": "Repeat sequence 115-116",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 443,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 443,
      "source": "text",
      "content": "117 READ 0x3F0 0x07 0x1 0x0 na",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 443,
      "source": "text",
      "content": "Repeat sequence118-119 to",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 443,
      "source": "text",
      "content": "120 READ 0x3F0 0x00 0x2 0x0 Pattern B na",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 443,
      "source": "text",
      "content": "Repeat sequence 121-122",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 443,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 443,
      "source": "text",
      "content": "123 READ 0x000 0x01 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 69
    },
    {
      "page": 444,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 444,
      "source": "text",
      "content": "Table 506 â IDD4R, IDDQ4R, IPP4R (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 444,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 444,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 444,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 444,
      "source": "text",
      "content": "[1:0] [2:0] [3:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 444,
      "source": "text",
      "content": "Repeat sequence 124-125",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 444,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 444,
      "source": "text",
      "content": "126 READ 0x3F0 0x02 0x0 0x0 na",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 444,
      "source": "text",
      "content": "Repeat sequence 127-128",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 444,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 444,
      "source": "text",
      "content": "129 READ 0x000 0x03 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 444,
      "source": "text",
      "content": "Repeat sequence 130-131",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 444,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 444,
      "source": "text",
      "content": "132 READ 0x3F0 0x04 0x2 0x0 na",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 444,
      "source": "text",
      "content": "Repeat sequence 133-134",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 444,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 444,
      "source": "text",
      "content": "135 READ 0x000 0x05 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 444,
      "source": "text",
      "content": "Repeat sequence 136-137",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 444,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 444,
      "source": "text",
      "content": "138 READ 0x3F0 0x06 0x0 0x0 na",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 444,
      "source": "text",
      "content": "Repeat sequence 139-140",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 444,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 444,
      "source": "text",
      "content": "141 READ 0x000 0x07 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 444,
      "source": "text",
      "content": "Repeat sequence 142-143",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 444,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 444,
      "source": "text",
      "content": "144 READ 0x000 0x00 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 444,
      "source": "text",
      "content": "Repeat sequence145-146 to",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 444,
      "source": "text",
      "content": "147 READ 0x3F0 0x01 0x0 0x0 na",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 444,
      "source": "text",
      "content": "Repeat sequence 148-149",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 444,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 71
    },
    {
      "page": 445,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 445,
      "source": "text",
      "content": "Table 506 â IDD4R, IDDQ4R, IPP4R (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 445,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 445,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 445,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 445,
      "source": "text",
      "content": "[1:0] [2:0] [3:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 445,
      "source": "text",
      "content": "150 READ 0x000 0x02 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 445,
      "source": "text",
      "content": "Repeat sequence 151-152",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 445,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 445,
      "source": "text",
      "content": "153 READ 0x3F0 0x03 0x2 0x0 na",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 445,
      "source": "text",
      "content": "Repeat sequence 154-155",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 445,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 445,
      "source": "text",
      "content": "156 READ 0x000 0x04 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 445,
      "source": "text",
      "content": "Repeat sequence 157-158",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 445,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 445,
      "source": "text",
      "content": "159 READ 0x3F0 0x05 0x0 0x0 na",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 445,
      "source": "text",
      "content": "Repeat sequence 160-161",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 445,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 445,
      "source": "text",
      "content": "162 READ 0x000 0x06 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 445,
      "source": "text",
      "content": "Repeat sequence 163-164",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 445,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 445,
      "source": "text",
      "content": "165 READ 0x3F0 0x07 0x2 0x0 na",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 445,
      "source": "text",
      "content": "Repeat sequence 166-167",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 445,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 445,
      "source": "text",
      "content": "168 READ 0x3F0 0x00 0x3 0x0 Pattern B na",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 445,
      "source": "text",
      "content": "Repeat sequence 169-170",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 445,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 445,
      "source": "text",
      "content": "171 READ 0x000 0x01 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 445,
      "source": "text",
      "content": "Repeat sequence 172-173",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 445,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 445,
      "source": "text",
      "content": "174 READ 0x3F0 0x02 0x3 0x0 na",
      "bbox": null,
      "block_index": 70
    },
    {
      "page": 446,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 446,
      "source": "text",
      "content": "Table 506 â IDD4R, IDDQ4R, IPP4R (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 446,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 446,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 446,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 446,
      "source": "text",
      "content": "[1:0] [2:0] [3:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 446,
      "source": "text",
      "content": "Repeat sequence175-176 to",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 446,
      "source": "text",
      "content": "177 READ 0x000 0x03 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 446,
      "source": "text",
      "content": "Repeat sequence 178-179",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 446,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 446,
      "source": "text",
      "content": "180 READ 0x3F0 0x04 0x1 0x0 na",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 446,
      "source": "text",
      "content": "Repeat sequence 181-182",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 446,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 446,
      "source": "text",
      "content": "183 READ 0x000 0x05 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 446,
      "source": "text",
      "content": "Repeat sequence 184-185",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 446,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 446,
      "source": "text",
      "content": "186 READ 0x3F0 0x06 0x3 0x0 na",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 446,
      "source": "text",
      "content": "Repeat sequence 187-188",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 446,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 446,
      "source": "text",
      "content": "189 READ 0x000 0x07 0x0 0x0 na",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 446,
      "source": "text",
      "content": "Repeat sequence 190-191",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 446,
      "source": "text",
      "content": "to satisfy tCCD_S(min)",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 446,
      "source": "text",
      "content": "NOTE 1 Utilize DESELECTs between commands while toggling all C/A bits 100% each cycle (0x3FFF, 0x0000, 0x3FFF, 0x0000...).",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 446,
      "source": "text",
      "content": "NOTE 2 Time between READs reflect tCCD_S (min).",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 446,
      "source": "text",
      "content": "NOTE 3 READs performed with Auto Precharge = H, Burst Chop = H",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 446,
      "source": "text",
      "content": "NOTE 4 x8 or x16 may have different Bank or Bank Group Address.",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 446,
      "source": "text",
      "content": "NOTE 5 Data reflects burst length of 16.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 446,
      "source": "text",
      "content": "NOTE 6 Data Pattern A for x4: 0x0, 0xF, 0xF, 0x0, 0x0, 0xF, 0x0, 0xF, 0xF, 0x0, 0x0, 0xF, 0x0, 0xF, 0x0, 0xF",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 446,
      "source": "text",
      "content": "NOTE 7 Data Pattern B for x4: 0xF, 0x0, 0x0, 0xF, 0x0, 0x0, 0xF, 0xF, 0xF, 0xF, 0x0, 0x0, 0xF, 0x0, 0xF, 0x0",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 446,
      "source": "text",
      "content": "NOTE 8 Data Pattern for x8 each beat will reflect two like nibbles (Data Pattern A = 0x00, 0xFF, 0xFF...)",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 446,
      "source": "text",
      "content": "NOTE 9 Data Pattern for x16 each beat will reflect two like bytes (Data Pattern A = 0x0000, 0xFFFF, 0xFFFF...)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 446,
      "source": "text",
      "content": "NOTE 10 Repeat sequences 0 through 191 while cycling through all logical ranks",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 447,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 447,
      "source": "text",
      "content": "11.7 IDD4W, IDDQ4W, IPP4W Pattern",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 447,
      "source": "text",
      "content": "Executes WRITE commands with tightest timing possible while exercising all Bank, Bank Group and CDI",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 447,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 447,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 447,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 447,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 447,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 447,
      "source": "text",
      "content": "0 WRITE 0x000 0x00 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 447,
      "source": "text",
      "content": "Repeat sequence 1-4 to",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 447,
      "source": "text",
      "content": "5 WRITE 0x3F0 0x01 0x1 0x0 Pattern B na",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 447,
      "source": "text",
      "content": "Repeat sequence 6 - 9 to",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 447,
      "source": "text",
      "content": "10 WRITE 0x000 0x02 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 447,
      "source": "text",
      "content": "Repeat sequence 11 - 14 to",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 447,
      "source": "text",
      "content": "15 WRITE 0x3F0 0x03 0x3 0x0 Pattern B na",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 447,
      "source": "text",
      "content": "Repeat sequence 16 - 19 to",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 447,
      "source": "text",
      "content": "20 WRITE 0x000 0x04 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 447,
      "source": "text",
      "content": "Repeat sequence 21 - 24 to",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 448,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 448,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 448,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 448,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 448,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 448,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 448,
      "source": "text",
      "content": "25 WRITE 0x3F0 0x05 0x1 0x0 Pattern B na",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 448,
      "source": "text",
      "content": "Repeat sequence 26 - 29 to",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 448,
      "source": "text",
      "content": "30 WRITE 0x000 0x06 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 448,
      "source": "text",
      "content": "Repeat sequence 31 - 34 to",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 448,
      "source": "text",
      "content": "35 WRITE 0x3F0 0x07 0x3 0x0 Pattern B na",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 448,
      "source": "text",
      "content": "Repeat sequence 36 - 39 to",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 448,
      "source": "text",
      "content": "40 WRITE 0x3F0 0x00 0x0 0x0 Pattern B na",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 448,
      "source": "text",
      "content": "Repeat sequence 41 - 44 to",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 448,
      "source": "text",
      "content": "45 WRITE 0x000 0x01 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 448,
      "source": "text",
      "content": "Repeat sequence 46 - 49 to",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 448,
      "source": "text",
      "content": "50 WRITE 0x3F0 0x02 0x2 0x0 Pattern B na",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 449,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 449,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 449,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 449,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 449,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 449,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 449,
      "source": "text",
      "content": "Repeat sequence 51 - 54 to",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 449,
      "source": "text",
      "content": "55 WRITE 0x000 0x03 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 449,
      "source": "text",
      "content": "Repeat sequence 56 - 59 to",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 449,
      "source": "text",
      "content": "60 WRITE 0x3F0 0x04 0x0 0x0 Pattern B na",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 449,
      "source": "text",
      "content": "Repeat sequence 61 - 64 to",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 449,
      "source": "text",
      "content": "65 WRITE 0x000 0x05 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 449,
      "source": "text",
      "content": "Repeat sequence 66 - 69 to",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 449,
      "source": "text",
      "content": "70 WRITE 0x3F0 0x06 0x2 0x0 Pattern B na",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 449,
      "source": "text",
      "content": "Repeat sequence 71 - 74 to",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 449,
      "source": "text",
      "content": "75 WRITE 0x000 0x07 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 449,
      "source": "text",
      "content": "Repeat sequence 76 - 79 to",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 450,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 450,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 450,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 450,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 450,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 450,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 450,
      "source": "text",
      "content": "80 WRITE 0x000 0x00 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 450,
      "source": "text",
      "content": "Repeat sequence 81 - 84 to",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 450,
      "source": "text",
      "content": "85 WRITE 0x3F0 0x01 0x2 0x0 na",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 450,
      "source": "text",
      "content": "Repeat sequence 86 - 89 to",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 450,
      "source": "text",
      "content": "90 WRITE 0x000 0x02 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 450,
      "source": "text",
      "content": "Repeat sequence 91 - 94 to",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 450,
      "source": "text",
      "content": "95 WRITE 0x3F0 0x03 0x0 0x0 na",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 450,
      "source": "text",
      "content": "Repeat sequence 96 - 99 to",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 450,
      "source": "text",
      "content": "100 WRITE 0x000 0x04 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 450,
      "source": "text",
      "content": "Repeat sequence 101 - 104",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 450,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 450,
      "source": "text",
      "content": "105 WRITE 0x3F0 0x05 0x2 0x0 na",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 451,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 451,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 451,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 451,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 451,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 451,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 451,
      "source": "text",
      "content": "Repeat sequence 106 - 109",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 451,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 451,
      "source": "text",
      "content": "110 WRITE 0x000 0x06 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 451,
      "source": "text",
      "content": "Repeat sequence111 - 114",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 451,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 451,
      "source": "text",
      "content": "115 WRITE 0x3F0 0x07 0x0 0x0 na",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 451,
      "source": "text",
      "content": "Repeat sequence 116 - 119",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 451,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 451,
      "source": "text",
      "content": "120 WRITE 0x3F0 0x00 0x1 0x0 Pattern B na",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 451,
      "source": "text",
      "content": "Repeat sequence 121 -124",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 451,
      "source": "text",
      "content": "to satisfy tCCD(min))",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 451,
      "source": "text",
      "content": "125 WRITE 0x000 0x01 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 451,
      "source": "text",
      "content": "Repeat sequence 126 - 129",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 451,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 451,
      "source": "text",
      "content": "130 WRITE 0x3F0 0x02 0x3 0x0 na",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 451,
      "source": "text",
      "content": "Repeat sequence 131 - 134",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 451,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 452,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 452,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 452,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 452,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 452,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 452,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 452,
      "source": "text",
      "content": "135 WRITE 0x000 0x03 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 452,
      "source": "text",
      "content": "Repeat sequence 136 - 139",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 452,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 452,
      "source": "text",
      "content": "140 WRITE 0x3F0 0x04 0x1 0x0 na",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 452,
      "source": "text",
      "content": "Repeat sequence 141 - 144",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 452,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 452,
      "source": "text",
      "content": "145 WRITE 0x000 0x05 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 452,
      "source": "text",
      "content": "Repeat sequence 146 - 149",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 452,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 452,
      "source": "text",
      "content": "150 WRITE 0x3F0 0x06 0x3 0x0 na",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 452,
      "source": "text",
      "content": "Repeat sequence 151 - 154",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 452,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 452,
      "source": "text",
      "content": "155 WRITE 0x000 0x07 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 452,
      "source": "text",
      "content": "Repeat sequence 156 - 159",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 452,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 452,
      "source": "text",
      "content": "160 WRITE 0x000 0x00 0x2 0x0 na",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 453,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 453,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 453,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 453,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 453,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 453,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 453,
      "source": "text",
      "content": "Repeat sequence 161 - 164",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 453,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 453,
      "source": "text",
      "content": "165 WRITE 0x3F0 0x01 0x3 0x0 Pattern B na",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 453,
      "source": "text",
      "content": "Repeat sequence 166 - 169",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 453,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 453,
      "source": "text",
      "content": "170 WRITE 0x000 0x02 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 453,
      "source": "text",
      "content": "Repeat sequence 171 - 174",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 453,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 453,
      "source": "text",
      "content": "175 WRITE 0x3F0 0x03 0x1 0x0 na",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 453,
      "source": "text",
      "content": "Repeat sequence 176 - 179",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 453,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 453,
      "source": "text",
      "content": "180 WRITE 0x000 0x04 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 453,
      "source": "text",
      "content": "Repeat sequence 181 - 184",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 453,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 453,
      "source": "text",
      "content": "185 WRITE 0x3F0 0x05 0x3 0x0 na",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 453,
      "source": "text",
      "content": "Repeat sequence 186 - 189",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 453,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 454,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 454,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 454,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 454,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 454,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 454,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 454,
      "source": "text",
      "content": "190 WRITE 0x000 0x06 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 454,
      "source": "text",
      "content": "Repeat sequence 191 - 194",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 454,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 454,
      "source": "text",
      "content": "195 WRITE L 0x076D 0x3F0 0x07 0x1 0x0 Pattern B na",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 454,
      "source": "text",
      "content": "196 DES H 0x0000 Repeat sequence 196 -199",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 454,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 454,
      "source": "text",
      "content": "200 WRITE L 0x00AD 0x3F0 0x00 0x2 0x0 Pattern B na",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 454,
      "source": "text",
      "content": "201 DES H 0x0000 Repeat sequence 201 - 204",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 454,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 454,
      "source": "text",
      "content": "205 WRITE L 0x03ED 0x000 0x01 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 454,
      "source": "text",
      "content": "206 DES H 0x0000 Repeat sequence 206 - 209",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 454,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 454,
      "source": "text",
      "content": "210 WRITE L 0x032D 0x3F0 0x02 0x0 0x0 Pattern B na",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 454,
      "source": "text",
      "content": "211 DES H 0x0000 Repeat sequence 211 - 214",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 454,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 454,
      "source": "text",
      "content": "215 WRITE L 0x036D 0x000 0x03 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 455,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 455,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 455,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 455,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 455,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 455,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 455,
      "source": "text",
      "content": "216 DES H 0x0000 Repeat sequence 216 - 219",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 455,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 455,
      "source": "text",
      "content": "220 WRITE L 0x04AD 0x3F0 0x04 0x2 0x0 Pattern B na",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 455,
      "source": "text",
      "content": "Repeat sequence 221 - 224",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 455,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 455,
      "source": "text",
      "content": "225 WRITE 0x000 0x05 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 455,
      "source": "text",
      "content": "Repeat sequence 226 - 229",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 455,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 455,
      "source": "text",
      "content": "230 WRITE 0x3F0 0x06 0x0 0x0 na",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 455,
      "source": "text",
      "content": "Repeat sequence 231 - 234",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 455,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 455,
      "source": "text",
      "content": "235 WRITE 0x000 0x07 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 455,
      "source": "text",
      "content": "Repeat sequence 236 - 239",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 455,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 455,
      "source": "text",
      "content": "240 WRITE 0x000 0x00 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 455,
      "source": "text",
      "content": "Repeat sequence 241 - 244",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 455,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 456,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 456,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 456,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 456,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 456,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 456,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 456,
      "source": "text",
      "content": "245 WRITE 0x3F0 0x01 0x0 0x0 na",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 456,
      "source": "text",
      "content": "Repeat sequence 246 - 249",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 456,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 456,
      "source": "text",
      "content": "250 WRITE L 0x026D 0x000 0x02 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 456,
      "source": "text",
      "content": "251 DES H 0x0000 Repeat sequence 251 - 254",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 456,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 456,
      "source": "text",
      "content": "255 WRITE L 0x03AD 0x3F0 0x03 0x2 0x0 Pattern B na",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 456,
      "source": "text",
      "content": "256 DES H 0x0000 Repeat sequence 256 - 259",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 456,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 456,
      "source": "text",
      "content": "260 WRITE L 0x04ED 0x000 0x04 0x3 0x0 Pattern A na",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 456,
      "source": "text",
      "content": "261 DES H 0x0000 Repeat sequence 261 - 264",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 456,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 456,
      "source": "text",
      "content": "265 WRITE L 0x052D 0x3F0 0x05 0x0 0x0 Pattern B na",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 456,
      "source": "text",
      "content": "266 DES H 0x0000 Repeat sequence 266 - 269",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 456,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 456,
      "source": "text",
      "content": "270 WRITE L 0x066D 0x000 0x06 0x1 0x0 Pattern A na",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 457,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 457,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 457,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 457,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 457,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 457,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 457,
      "source": "text",
      "content": "271 DES H 0x0000 Repeat sequence 271 - 274",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 457,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 457,
      "source": "text",
      "content": "275 WRITE L 0x07AD 0x3F0 0x07 0x2 0x0 Pattern B na",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 457,
      "source": "text",
      "content": "Repeat sequence 276 - 279",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 457,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 457,
      "source": "text",
      "content": "280 WRITE 0x3F0 0x00 0x3 0x0 Pattern B na",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 457,
      "source": "text",
      "content": "Repeat sequence 281 - 284",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 457,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 457,
      "source": "text",
      "content": "285 WRITE 0x000 0x01 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 457,
      "source": "text",
      "content": "Repeat sequence 286 - 289",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 457,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 457,
      "source": "text",
      "content": "290 WRITE 0x3F0 0x02 0x1 0x0 na",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 457,
      "source": "text",
      "content": "Repeat sequence 291 - 294",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 457,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 457,
      "source": "text",
      "content": "295 WRITE 0x000 0x03 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 457,
      "source": "text",
      "content": "Repeat sequence 296 - 299",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 457,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 458,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 458,
      "source": "text",
      "content": "Table 507 â IDD4W, IDDQ4W, IPP4W (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 458,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 458,
      "source": "text",
      "content": "BA BG CID Data Burst",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 458,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] Address Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 458,
      "source": "text",
      "content": "[1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 458,
      "source": "text",
      "content": "300 WRITE 0x3F0 0x04 0x3 0x0 na",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 458,
      "source": "text",
      "content": "Repeat sequence 301 - 304",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 458,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 458,
      "source": "text",
      "content": "305 WRITE 0x000 0x05 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 458,
      "source": "text",
      "content": "Repeat sequence 306 - 309",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 458,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 458,
      "source": "text",
      "content": "310 WRITE 0x3F0 0x06 0x1 0x0 na",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 458,
      "source": "text",
      "content": "Repeat sequence 311 -314",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 458,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 458,
      "source": "text",
      "content": "315 WRITE 0x000 0x07 0x2 0x0 na",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 458,
      "source": "text",
      "content": "Repeat sequence 316 -319",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 458,
      "source": "text",
      "content": "to satisfy tCCD(min)",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 458,
      "source": "text",
      "content": "NOTE 1 Utilize DESELECTs between commands as specified.",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 458,
      "source": "text",
      "content": "NOTE 2 Time between WRITEs reflect tCCD (min).",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 458,
      "source": "text",
      "content": "NOTE 3 WRITEs performed with Auto Precharge = H, Burst Chop = H",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 458,
      "source": "text",
      "content": "NOTE 4 x8 or x16 may have different Bank or Bank Group Address.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 458,
      "source": "text",
      "content": "NOTE 5 Row address is set to 0x0000",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 458,
      "source": "text",
      "content": "NOTE 6 Data reflects burst length of 16.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 458,
      "source": "text",
      "content": "NOTE 7 For x4: Pattern A = 0x0, 0xF, 0xF, 0x0... Pattern B = 0xF, 0x0, 0x0, 0xF....",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 458,
      "source": "text",
      "content": "NOTE 8 For x8: Pattern A = 0x00, 0xFF, 0xFF, 0x00... Pattern B = 0xFF, 0x00, 0x00, 0xFF...",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 458,
      "source": "text",
      "content": "NOTE 9 For x16: Pattern A = 0x0000, 0xFFFF, 0xFFFF, 0x0000... Pattern B = 0xFFFF, 0x0000, 0x0000, 0xFFFF...",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 458,
      "source": "text",
      "content": "NOTE 10 Repeat sequences 0 through 319 with the order of column and data patterns swapped (Replace 0x000/Pattern A with",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 458,
      "source": "text",
      "content": "0x3F0/Pattern B) and (Replace 0x3F0/Pattern B with 0x000/Pattern A)",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 458,
      "source": "text",
      "content": "NOTE 11 Repeat pattern for each logical rank.",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 459,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 459,
      "source": "text",
      "content": "Executes Refresh (all Banks) command at minimum tREFI1.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 459,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 459,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CA[10] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 459,
      "source": "text",
      "content": "0 REF L 0x0213 L 0x0",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 459,
      "source": "text",
      "content": "Repeat sequence 1 - 4 to satisfy tREFI1(min), truncate if",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 459,
      "source": "text",
      "content": "5 REF L 0x03D3 L 0x0",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 459,
      "source": "text",
      "content": "Repeat sequence 6 - 9 to satisfy tREFI1(min), truncate if",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 459,
      "source": "text",
      "content": "NOTE 1 Utilize DESELECTs between commands as specified.",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 459,
      "source": "text",
      "content": "NOTE 2 DQ signals are VDDQ.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 459,
      "source": "text",
      "content": "NOTE 3 Repeat sequences 0 through 9 for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 459,
      "source": "text",
      "content": "NOTE 4 All banks of all ânon-targetâ logical ranks are Idd2N condition",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 459,
      "source": "text",
      "content": "11.9 IDD5B, IDDQ5B and IPP5B Patterns",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 459,
      "source": "text",
      "content": "Executes Refresh (All Banks) commands at minimum tRFC1.",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 459,
      "source": "text",
      "content": "Table 509 â IDD5B, IDDQ5B, IPP5B",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 459,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 459,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] CA[10] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 459,
      "source": "text",
      "content": "0 REF L 0x0213 L 0x0",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 459,
      "source": "text",
      "content": "Repeat sequence 1 - 4 to satisfy tRFC1(min), truncate if",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 459,
      "source": "text",
      "content": "5 REF L 0x03D3 L 0x0",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 459,
      "source": "text",
      "content": "Repeat sequence 6 - 9 to satisfy tRFCI1(min), truncate if",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 459,
      "source": "text",
      "content": "NOTE 1 Utilize DESELECTs between commands as specified.",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 459,
      "source": "text",
      "content": "NOTE 2 DQ signals are VDDQ.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 459,
      "source": "text",
      "content": "NOTE 3 Repeat sequences 0 through 9 for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 459,
      "source": "text",
      "content": "NOTE 4 All banks of all ânon-targetâ logical ranks are Idd2N condition",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 460,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 460,
      "source": "text",
      "content": "11.10 IDD5C, IDDQ5C and IPP5C Patterns",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 460,
      "source": "text",
      "content": "Executes Refresh (Same Bank) command at minimum tRFCsb.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 460,
      "source": "text",
      "content": "Table 510 â IDD5C, IDDQ5C, IPP5C",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 460,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 460,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] BA [1:0] CA[10] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 460,
      "source": "text",
      "content": "0 REFsb L 0x0613 0x0 H 0x0",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 460,
      "source": "text",
      "content": "Repeat sequence 1 - 4 to satisfy",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 460,
      "source": "text",
      "content": "tRFCsb(min), truncate if required",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 460,
      "source": "text",
      "content": "5 REFsb L 0x0653 0x1 H 0x0",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 460,
      "source": "text",
      "content": "Repeat sequence 6 - 9 to satisfy",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 460,
      "source": "text",
      "content": "tRFCsb(min), truncate if required",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 460,
      "source": "text",
      "content": "10 REFsb L 0x0693 0x2 H 0x0",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 460,
      "source": "text",
      "content": "Repeat sequence 11 - 14 to satisfy",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 460,
      "source": "text",
      "content": "tRFCsb(min), truncate if required",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 460,
      "source": "text",
      "content": "15 REFsb L 0x06D3 0x3 H 0x0",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 460,
      "source": "text",
      "content": "Repeat sequence 16 - 19 to satisfy",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 460,
      "source": "text",
      "content": "tRFCsb(min), truncate if required",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 460,
      "source": "text",
      "content": "20 REFsb L 0x0713 0x0 H 0x0",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 460,
      "source": "text",
      "content": "Repeat sequence 21 - 24 to satisfy",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 460,
      "source": "text",
      "content": "tRFCsb(min), truncate if required",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 460,
      "source": "text",
      "content": "25 REFsb L 0x0753 0x1 H 0x0",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 460,
      "source": "text",
      "content": "Repeat sequence 26 - 29 to satisfy",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 460,
      "source": "text",
      "content": "tRFCsb(min), truncate if required",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 460,
      "source": "text",
      "content": "30 REFsb L 0x0793 0x2 H 0x0",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 461,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 461,
      "source": "text",
      "content": "Table 510 â IDD5C, IDDQ5C, IPP5C (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 461,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 461,
      "source": "text",
      "content": "Sequence Command CS C/A [13:0] BA [1:0] CA[10] CID [2:0] Special Instructions",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 461,
      "source": "text",
      "content": "Repeat sequence 31 - 34 to satisfy",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 461,
      "source": "text",
      "content": "tRFCsb(min), truncate if required",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 461,
      "source": "text",
      "content": "35 REFsb L 0x07D3 0x3 H 0x0",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 461,
      "source": "text",
      "content": "Repeat sequence 36 - 39 to satisfy",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 461,
      "source": "text",
      "content": "tRFCsb(min), truncate if required",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 461,
      "source": "text",
      "content": "NOTE 1 Utilize DESELECTs between commands as specified.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 461,
      "source": "text",
      "content": "NOTE 2 DQ signals are VDDQ.",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 461,
      "source": "text",
      "content": "NOTE 3 Repeat sequences 0 through 9 for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 461,
      "source": "text",
      "content": "NOTE 4 All banks of all ânon-targetâ logical ranks are Idd2N condition",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 461,
      "source": "text",
      "content": "Table 511 â IDD6, IDDQ6, IPP6, IDD6E, IDDQ6E, IPP6E, IDD6R, IDDQ6R, IPP6R",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 461,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 461,
      "source": "text",
      "content": "Sequence Command Clock CS C/A [13:0] Special Instructions",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 461,
      "source": "text",
      "content": "0 SRE Valid L 0x3BF7 Clocks must be valid tCKLCS(min) time",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 461,
      "source": "text",
      "content": "1 DES Valid H 0x3FFF",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 461,
      "source": "text",
      "content": "2 DES Valid H 0x3FFF Repeat sequence 1-3 to satisfy",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 461,
      "source": "text",
      "content": "tCPDED(min), truncate if required",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 461,
      "source": "text",
      "content": "3 DES Valid H 0x3FFF",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 461,
      "source": "text",
      "content": "4 All C/A = H CK_t = CK_c = H L 0x3FFF Repeat sequence 4 indefinitely",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 461,
      "source": "text",
      "content": "NOTE 1 Data is pulled to VDDQ",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 461,
      "source": "text",
      "content": "NOTE 2 DQS_t and DQS_c are pulled to VDDQ",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 461,
      "source": "text",
      "content": "NOTE 3 ODT disabled in Mode Registers.",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 461,
      "source": "text",
      "content": "NOTE 4 For 3DS, all banks of all logical ranks mimic the same test condition.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 462,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 462,
      "source": "text",
      "content": "11.12 IDD7, IDDQ7 and IPP7 Patterns",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 462,
      "source": "text",
      "content": "Executes ACTVATE, READ/A commands with tightest timing possible while exercising all Bank, Bank",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 462,
      "source": "text",
      "content": "Group and CID addresses.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 462,
      "source": "text",
      "content": "Table 512 â IDD7, IDD7Q, IPP7",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 462,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 462,
      "source": "text",
      "content": "Sequence Command CS Address Addres BA BG CID Data Burst Special Instructions",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 462,
      "source": "text",
      "content": "[17:0] s [10:0] [1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 462,
      "source": "text",
      "content": "0 ACT 0x00000 na 0x0 0x0 0x0 na na",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 462,
      "source": "text",
      "content": "2 DES H 0x3FFF Repeat sequence 1-4",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 462,
      "source": "text",
      "content": "3 DES H 0x3FFF tRRD_S(min)",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 462,
      "source": "text",
      "content": "5 ACT 0x03FFF na 0x0 0x1 0x0 na na",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 462,
      "source": "text",
      "content": "7 DES H 0x3FFF Repeat sequence 6 -9",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 462,
      "source": "text",
      "content": "8 DES H 0x3FFF tRRD_S(min)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 462,
      "source": "text",
      "content": "10 ACT 0x00000 na 0x0 0x2 0x0 na na",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 462,
      "source": "text",
      "content": "12 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 462,
      "source": "text",
      "content": "13 DES H 0x3FFF tRRD_S(min)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 462,
      "source": "text",
      "content": "15 ACT 0x03FFF na 0x0 0x3 0x0 na na",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 462,
      "source": "text",
      "content": "17 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 462,
      "source": "text",
      "content": "18 DES H 0x3FFF tRRD_S(min)",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 462,
      "source": "text",
      "content": "20 ACT 0x00000 na 0x0 0x4 0x0 na na",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 462,
      "source": "text",
      "content": "22 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 462,
      "source": "text",
      "content": "23 DES H 0x3FFF tRRD_S(min)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 463,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 463,
      "source": "text",
      "content": "Table 512 â IDD7, IDD7Q, IPP7 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 463,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 463,
      "source": "text",
      "content": "Sequence Command CS Address Addres BA BG CID Data Burst Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 463,
      "source": "text",
      "content": "[17:0] s [10:0] [1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 463,
      "source": "text",
      "content": "25 ACT 0x03FFF na 0x0 0x5 0x0 na na",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 463,
      "source": "text",
      "content": "27 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 463,
      "source": "text",
      "content": "28 DES H 0x3FFF tRRD_S(min)",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 463,
      "source": "text",
      "content": "30 ACT 0x00000 na 0x0 0x6 0x0 na na",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 463,
      "source": "text",
      "content": "32 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 463,
      "source": "text",
      "content": "33 DES H 0x3FFF tRRD_S(min)",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 463,
      "source": "text",
      "content": "35 ACT 0x03FFF na 0x0 0x7 0x0 na na",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 463,
      "source": "text",
      "content": "37 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 463,
      "source": "text",
      "content": "40 READ/A na 0x3F0 0x0 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 463,
      "source": "text",
      "content": "41 ACT 0x00000 na 0x1 0x0 0x0 na",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 463,
      "source": "text",
      "content": "43 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 463,
      "source": "text",
      "content": "46 READ/A na 0x000 0x0 0x1 0x0 Pattern B na",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 463,
      "source": "text",
      "content": "47 ACT 0x03FFF na 0x1 0x1 0x0 na",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 463,
      "source": "text",
      "content": "49 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 464,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 464,
      "source": "text",
      "content": "Table 512 â IDD7, IDD7Q, IPP7 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 464,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 464,
      "source": "text",
      "content": "Sequence Command CS Address Addres BA BG CID Data Burst Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 464,
      "source": "text",
      "content": "[17:0] s [10:0] [1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 464,
      "source": "text",
      "content": "52 READ/A na 0x3F0 0x0 0x2 0x0 Pattern A na",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 464,
      "source": "text",
      "content": "53 ACT 0x00000 na 0x1 0x2 0x0 na",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 464,
      "source": "text",
      "content": "55 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 464,
      "source": "text",
      "content": "58 READ/A na 0x000 0x0 0x3 0x0 Pattern B na",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 464,
      "source": "text",
      "content": "59 ACT 0x03FFF na 0x1 0x3 0x0 na",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 464,
      "source": "text",
      "content": "61 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 464,
      "source": "text",
      "content": "L 0x043D na 0x3F0 0x0 0x4 0x0 Pattern A",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 464,
      "source": "text",
      "content": "65 ACT 0x00000 na 0x1 0x4 0x0 na",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 464,
      "source": "text",
      "content": "67 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 464,
      "source": "text",
      "content": "70 READ/A na 0x000 0x0 0x5 0x0 Pattern B na",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 464,
      "source": "text",
      "content": "71 ACT 0x03FFF na 0x1 0x5 0x0 na",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 464,
      "source": "text",
      "content": "73 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 464,
      "source": "text",
      "content": "76 READ/A na 0x3F0 0x0 0x6 0x0 Pattern A na",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 465,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 465,
      "source": "text",
      "content": "Table 512 â IDD7, IDD7Q, IPP7 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 465,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 465,
      "source": "text",
      "content": "Sequence Command CS Address Addres BA BG CID Data Burst Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 465,
      "source": "text",
      "content": "[17:0] s [10:0] [1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 465,
      "source": "text",
      "content": "77 ACT 0x00000 na 0x1 0x6 0x0 na",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 465,
      "source": "text",
      "content": "79 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 465,
      "source": "text",
      "content": "82 READ/A na 0x000 0x0 0x7 0x0 Pattern B na",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 465,
      "source": "text",
      "content": "83 ACT 0x03FFF na 0x1 0x7 0x0 na",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 465,
      "source": "text",
      "content": "85 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 465,
      "source": "text",
      "content": "88 READ/A na 0x3F0 0x1 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 465,
      "source": "text",
      "content": "89 ACT 0x00000 na 0x2 0x0 0x0 na na",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 465,
      "source": "text",
      "content": "91 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 465,
      "source": "text",
      "content": "94 READ/A na 0x000 0x1 0x1 0x0 na",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 465,
      "source": "text",
      "content": "95 ACT 0x03FFF na 0x2 0x1 0x0 na na",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 465,
      "source": "text",
      "content": "97 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 465,
      "source": "text",
      "content": "100 READ/A na 0x3F0 0x1 0x02 0x0 Pattern A na",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 465,
      "source": "text",
      "content": "101 ACT 0x00000 na 0x2 0x2 0x0 na na",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 466,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 466,
      "source": "text",
      "content": "Table 512 â IDD7, IDD7Q, IPP7 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 466,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 466,
      "source": "text",
      "content": "Sequence Command CS Address Addres BA BG CID Data Burst Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 466,
      "source": "text",
      "content": "[17:0] s [10:0] [1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 466,
      "source": "text",
      "content": "103 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 466,
      "source": "text",
      "content": "102 - 105 to satisfy",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 466,
      "source": "text",
      "content": "106 READ/A na 0x000 0x1 0x3 0x0 na",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 466,
      "source": "text",
      "content": "107 ACT 0x03FFF na 0x2 0x3 0x0 na",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 466,
      "source": "text",
      "content": "109 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 466,
      "source": "text",
      "content": "108 - 111 to satisfy",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 466,
      "source": "text",
      "content": "112 READ/A na 0x3F0 0x1 0x4 0x0 na",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 466,
      "source": "text",
      "content": "113 ACT 0x00000 na 0x2 0x4 0x0 na na",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 466,
      "source": "text",
      "content": "115 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 466,
      "source": "text",
      "content": "114 - 117 to satisfy",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 466,
      "source": "text",
      "content": "118 READ/A na 0x000 0x1 0x5 0x0 na",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 466,
      "source": "text",
      "content": "119 ACT 0x03FFF na 0x2 0x5 0x0 na",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 466,
      "source": "text",
      "content": "121 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 466,
      "source": "text",
      "content": "120 - 123 to satisfy",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 466,
      "source": "text",
      "content": "124 READ/A na 0x3F0 0x1 0x6 0x0 Pattern A na",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 466,
      "source": "text",
      "content": "125 ACT 0x00000 na 0x2 0x6 0x0 na na",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 467,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 467,
      "source": "text",
      "content": "Table 512 â IDD7, IDD7Q, IPP7 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 467,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 467,
      "source": "text",
      "content": "Sequence Command CS Address Addres BA BG CID Data Burst Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 467,
      "source": "text",
      "content": "[17:0] s [10:0] [1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 467,
      "source": "text",
      "content": "127 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 467,
      "source": "text",
      "content": "126 - 129 to satisfy",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 467,
      "source": "text",
      "content": "130 READ/A na 0x000 0x1 0x7 0x0 na",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 467,
      "source": "text",
      "content": "131 ACT 0x03FFF na 0x2 0x7 0x0 na",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 467,
      "source": "text",
      "content": "133 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 467,
      "source": "text",
      "content": "132 - 135 to satisfy",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 467,
      "source": "text",
      "content": "136 READ/A na 0x3F0 0x2 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 467,
      "source": "text",
      "content": "137 ACT 0x00000 na 0x3 0x0 0x0 na na",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 467,
      "source": "text",
      "content": "139 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 467,
      "source": "text",
      "content": "138 - 141 to satisfy",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 467,
      "source": "text",
      "content": "142 READ/A na 0x000 0x2 0x1 0x0 na",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 467,
      "source": "text",
      "content": "143 ACT 0x03FFF na 0x3 0x1 0x0 na",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 467,
      "source": "text",
      "content": "145 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 467,
      "source": "text",
      "content": "144 - 147 to satisfy",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 467,
      "source": "text",
      "content": "148 READ/A na 0x3F0 0x2 0x2 0x0 na",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 467,
      "source": "text",
      "content": "149 ACT 0x00000 na 0x3 0x2 0x0 na na",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 468,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 468,
      "source": "text",
      "content": "Table 512 â IDD7, IDD7Q, IPP7 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 468,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 468,
      "source": "text",
      "content": "Sequence Command CS Address Addres BA BG CID Data Burst Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 468,
      "source": "text",
      "content": "[17:0] s [10:0] [1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 468,
      "source": "text",
      "content": "151 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 468,
      "source": "text",
      "content": "150 - 153 to satisfy",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 468,
      "source": "text",
      "content": "154 READ/A na 0x000 0x2 0x3 0x0 na",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 468,
      "source": "text",
      "content": "155 ACT 0x03FFF na 0x3 0x3 0x0 na",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 468,
      "source": "text",
      "content": "157 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 468,
      "source": "text",
      "content": "156 - 159 to satisfy",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 468,
      "source": "text",
      "content": "160 READ/A na 0x3F0 0x2 0x4 0x0 Pattern A na",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 468,
      "source": "text",
      "content": "161 ACT 0x00000 na 0x3 0x4 0x0 na na",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 468,
      "source": "text",
      "content": "163 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 468,
      "source": "text",
      "content": "162 - 165 to satisfy",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 468,
      "source": "text",
      "content": "166 READ/A na 0x000 0x2 0x5 0x0 na",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 468,
      "source": "text",
      "content": "167 ACT 0x03FFF na 0x3 0x5 0x0 na",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 468,
      "source": "text",
      "content": "169 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 468,
      "source": "text",
      "content": "168 - 171 to satisfy",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 468,
      "source": "text",
      "content": "172 READ/A na 0x3F0 0x2 0x6 0x0 Pattern A na",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 468,
      "source": "text",
      "content": "173 ACT 0x00000 na 0x3 0x6 0x0 na na",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 469,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 469,
      "source": "text",
      "content": "Table 512 â IDD7, IDD7Q, IPP7 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 469,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 469,
      "source": "text",
      "content": "Sequence Command CS Address Addres BA BG CID Data Burst Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 469,
      "source": "text",
      "content": "[17:0] s [10:0] [1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 469,
      "source": "text",
      "content": "175 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 469,
      "source": "text",
      "content": "174 - 177 to satisfy",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 469,
      "source": "text",
      "content": "178 READ/A na 0x000 0x2 0x7 0x0 na",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 469,
      "source": "text",
      "content": "179 ACT 0x03FFF na 0x3 0x7 0x0 na",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 469,
      "source": "text",
      "content": "181 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 469,
      "source": "text",
      "content": "180 - 183 to satisfy",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 469,
      "source": "text",
      "content": "184 READ/A na 0x3F0 0x3 0x0 0x0 Pattern A na",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 469,
      "source": "text",
      "content": "185 ACT 0x00000 na 0x0 0x0 0x0 na na",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 469,
      "source": "text",
      "content": "187 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 469,
      "source": "text",
      "content": "186 - 189 to satisfy",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 469,
      "source": "text",
      "content": "190 READ/A na 0x000 0x3 0x1 0x0 na",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 469,
      "source": "text",
      "content": "191 ACT 0x03FFF na 0x0 0x1 0x0 na",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 469,
      "source": "text",
      "content": "193 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 469,
      "source": "text",
      "content": "192 - 195 to satisfy",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 469,
      "source": "text",
      "content": "196 READ/A na 0x3F0 0x3 0x2 0x0 na",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 469,
      "source": "text",
      "content": "197 ACT 0x00000 na 0x0 0x2 0x0 na na",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 470,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 470,
      "source": "text",
      "content": "Table 512 â IDD7, IDD7Q, IPP7 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 470,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 470,
      "source": "text",
      "content": "Sequence Command CS Address Addres BA BG CID Data Burst Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 470,
      "source": "text",
      "content": "[17:0] s [10:0] [1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 470,
      "source": "text",
      "content": "199 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 470,
      "source": "text",
      "content": "198 - 201 to satisfy",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 470,
      "source": "text",
      "content": "202 READ/A na 0x000 0x3 0x3 0x0 na",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 470,
      "source": "text",
      "content": "203 ACT 0x03FFF na 0x0 0x3 0x0 na",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 470,
      "source": "text",
      "content": "205 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 470,
      "source": "text",
      "content": "204 - 207 to satisfy",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 470,
      "source": "text",
      "content": "208 READ/A na 0x3 0x4 0x0 na",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 470,
      "source": "text",
      "content": "209 ACT 0x00000 na 0x0 0x4 0x0 na na",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 470,
      "source": "text",
      "content": "211 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 470,
      "source": "text",
      "content": "210 - 213 to satisfy",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 470,
      "source": "text",
      "content": "214 READ/A na 0x3 0x5 0x0 na",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 470,
      "source": "text",
      "content": "215 ACT 0x03FFF na 0x0 0x5 0x0 na na",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 470,
      "source": "text",
      "content": "217 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 470,
      "source": "text",
      "content": "216 - 219 to satisfy",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 470,
      "source": "text",
      "content": "220 READ/A na 0x3 0x6 0x0 na",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 470,
      "source": "text",
      "content": "221 ACT 0x00000 na 0x0 0x6 0x0 na na",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 471,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 471,
      "source": "text",
      "content": "Table 512 â IDD7, IDD7Q, IPP7 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 471,
      "source": "text",
      "content": "All notes apply to entire table.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 471,
      "source": "text",
      "content": "Sequence Command CS Address Addres BA BG CID Data Burst Special Instructions",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 471,
      "source": "text",
      "content": "[17:0] s [10:0] [1:0] [2:0] [2:0] (BL=16)",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 471,
      "source": "text",
      "content": "223 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 471,
      "source": "text",
      "content": "222 - 225 to satisfy",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 471,
      "source": "text",
      "content": "226 READ/A na 0x3 0x7 0x0 na",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 471,
      "source": "text",
      "content": "227 ACT 0x03FFF na 0x0 0x7 0x0 na na",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 471,
      "source": "text",
      "content": "229 DES H 0x3FFF Repeat sequence",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 471,
      "source": "text",
      "content": "228 - 231 to satisfy",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 471,
      "source": "text",
      "content": "230 DES H 0x3FFF tCCD(min)",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 471,
      "source": "text",
      "content": "NOTE 1 Utilize DESELECTs between commands as specified.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 471,
      "source": "text",
      "content": "NOTE 2 READs performed with Auto Precharge = H, Burst Chop = H",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 471,
      "source": "text",
      "content": "NOTE 3 x8 or x16 may have different Bank or Bank Group Address.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 471,
      "source": "text",
      "content": "NOTE 4 Data reflects burst length of 16.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 471,
      "source": "text",
      "content": "NOTE 5 For x4: Pattern A = 0x0, 0xF, 0xF, 0x0... Pattern B = 0xF, 0x0, 0x0, 0xF....",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 471,
      "source": "text",
      "content": "NOTE 6 For x8: Pattern A = 0x00, 0xFF, 0xFF, 0x00... Pattern B = 0xFF, 0x00, 0x00, 0xFF...",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 471,
      "source": "text",
      "content": "NOTE 7 For x16: Pattern A = 0x0000, 0xFFFF, 0xFFFF, 0x0000... Pattern B = 0xFFFF, 0x0000, 0x0000, 0xFFFF...",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 471,
      "source": "text",
      "content": "NOTE 8 Repeat sequences 40 through 231 with column and data patterns swapped (Replace 0x000 with 0x3F0 and Pattern A with Pattern B),",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 471,
      "source": "text",
      "content": "(Replace 0x3F0 with 0x000 and Pattern B with Pattern A)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 471,
      "source": "text",
      "content": "NOTE 9 For 3DS, all banks of all ânon-targetâ logical ranks are Idd2N condition",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 471,
      "source": "text",
      "content": "NOTE 10 Repeat pattern for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 472,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 472,
      "source": "text",
      "content": "12 Input/Output Capacitance",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 472,
      "source": "text",
      "content": "The input/output capacitance characteristics are provided in Table513 and Table514.",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 472,
      "source": "text",
      "content": "The DRAM package electrical specifications are provided in Table515 and Table516.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 472,
      "source": "text",
      "content": "Table 513 â Silicon Pad I/O Capacitance DDR5-3200 to DDR5-6400",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 472,
      "source": "text",
      "content": "DDR5-3200/ DDR5-4400/ DDR5-5200/5600/",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 472,
      "source": "text",
      "content": "3600/4000 4800 6000/6400",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 472,
      "source": "text",
      "content": "Symbol Parameter Unit NOTE",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 472,
      "source": "text",
      "content": "min max min max min max",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 472,
      "source": "text",
      "content": "C IO Input/output capacitance 0.45 0.9 0.45 0.9 TBD TBD pF 1,2,3",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 472,
      "source": "text",
      "content": "C DIO Input/output capacitance delta -0.1 0.1 -0.1 0.1 TBD TBD pF 11",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 472,
      "source": "text",
      "content": "Input/output capacitance delta DQS_t",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 472,
      "source": "text",
      "content": "C DDQS and DQS_c 0.04 0.04 TBD TBD pF 1,2,3,5",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 472,
      "source": "text",
      "content": "C CK Input capacitance, CK_t and CK_c 0.2 0.7 0.2 0.6 TBD TBD pF 1,3",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 472,
      "source": "text",
      "content": "Input capacitance delta CK_t and",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 472,
      "source": "text",
      "content": "C DCK CK_c 0.05 0.05 TBD TBD pF 1,3,4",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 472,
      "source": "text",
      "content": "Input capacitance(CTRL & ADD pins",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 472,
      "source": "text",
      "content": "C I only) 0.2 0.7 0.2 0.6 TBD TBD pF 1,3,6",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 472,
      "source": "text",
      "content": "Input capacitance delta(All CTRL",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 472,
      "source": "text",
      "content": "C DI_ CTRL pins only) -0.1 0.1 -0.1 0.1 TBD TBD pF 1,3,7,8",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 472,
      "source": "text",
      "content": "Input capacitance delta(All ADD pins 1,2,9,",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 472,
      "source": "text",
      "content": "C DI_ ADD only) -0.1 0.1 -0.1 0.1 TBD TBD pF 10",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 472,
      "source": "text",
      "content": "C ALERT Input/output capacitance of ALERT 0.4 1.5 0.4 1.5 TBD TBD pF 1,3",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 472,
      "source": "text",
      "content": "Input/output capacitance of Loop-",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 472,
      "source": "text",
      "content": "C Loopback back 0.3 1.0 0.3 1.0 TBD TBD pF",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 472,
      "source": "text",
      "content": "CTEN Input capacitance of TEN 0.2 2.3 0.2 2.3 TBD TBD pF 1,3,12",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 1 This parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 472,
      "source": "text",
      "content": "by de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VPP applied with all other",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 472,
      "source": "text",
      "content": "signal pins floating. Measurement procedure TBD.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 2 DQ, DM_n, DQS_T, DQS_C, TDQS_T, TDQS_C, LBDQ and LBDQS. Although the DM, TDQS_T, TDQS_C, LBDQ and LBDQS",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 472,
      "source": "text",
      "content": "pins have different functions, the loading matches DQ and DQS",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 3 This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 4 Absolute value CK_T-CK_C",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 5 Absolute value of CIO(DQS_T)-CIO(DQS_C)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 6 CI applies to CS_n and CA[13:0]",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 7 CDI CTRL applies to CS_n",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 8 CDI_CTRL = CI(CTRL)-0.5*(CI(CK_T)+CI(CK_C))",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 9 CDI_ADD_ CMD applies to CA[13:0]",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 10 CDI_ADD_CMD = CI(ADD_CMD)-0.5*(CI(CK_T)+CI(CK_C))",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 11 CDIO = CIO(DQ,DM)-Avg(CIO(DQ,DM))",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 472,
      "source": "text",
      "content": "NOTE 12 TEN pin may be DRAM internally pulled low through a weak pull-down resistor to VSS. In this case CTEN might not be valid and",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 472,
      "source": "text",
      "content": "system shall verify TEN signal with Vendor specific information.",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 473,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 473,
      "source": "text",
      "content": "12 Input/Output Capacitance (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 473,
      "source": "text",
      "content": "Table 514 â Silicon Pad I/O Capacitance DDR5-6800 to DDR5-8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 473,
      "source": "text",
      "content": "DDR5-6800/ DDR5-8000/",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 473,
      "source": "text",
      "content": "Symbol Parameter Unit NOTE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 473,
      "source": "text",
      "content": "C IO Input/output capacitance TBD TBD TBD TBD pF 1,2,3",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 473,
      "source": "text",
      "content": "C DIO Input/output capacitance delta TBD TBD TBD TBD pF 1,2,3,11",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 473,
      "source": "text",
      "content": "Input/output capacitance delta DQS_t and",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 473,
      "source": "text",
      "content": "C DDQS DQS_c TBD TBD TBD TBD pF 1,2,3,5",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 473,
      "source": "text",
      "content": "C CK Input capacitance, CK_t and CK_c TBD TBD TBD TBD pF 1,3",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 473,
      "source": "text",
      "content": "C DCK Input capacitance delta CK_t and CK_c TBD TBD TBD TBD pF 1,3,4",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 473,
      "source": "text",
      "content": "C I Input capacitance(CTRL & ADD pins only) TBD TBD TBD TBD pF 1,3,6",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 473,
      "source": "text",
      "content": "C DI_ CTRL Input capacitance delta(All CTRL pins only) TBD TBD TBD TBD pF 1,3,7,8",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 473,
      "source": "text",
      "content": "C DI_ ADD Input capacitance delta(All ADD pins only) TBD TBD TBD TBD pF 1,2,9,10",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 473,
      "source": "text",
      "content": "C ALERT Input/output capacitance of ALERT TBD TBD TBD TBD pF 1,3",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 473,
      "source": "text",
      "content": "CLoopback Input/output capacitance of Loopback TBD TBD TBD TBD pF",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 473,
      "source": "text",
      "content": "CTEN Input capacitance of TEN TBD TBD TBD TBD pF 1,3,12",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 1 This parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 473,
      "source": "text",
      "content": "by de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VSSQ applied with all other",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 473,
      "source": "text",
      "content": "signal pins floating. Measurement procedure tbd.",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 2 DQ, DM_n, DQS_T, DQS_C, TDQS_T, TDQS_C, LBDQ and LBDQS. Although the DM, TDQS_T, TDQS_C, LBDQ and LBDQS",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 473,
      "source": "text",
      "content": "pins have different functions, the loading matches DQ and DQS",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 3 This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 4 Absolute value CK_T-CK_C",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 5 Absolute value of CIO(DQS_T)-CIO(DQS_C)",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 6 CI applies to CS_n and CA[13:0]",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 7 CDI CTRL applies to ODT and CS_n",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 8 CDI_CTRL = CI(CTRL)-0.5*(CI(CK_T)+CI(CK_C))",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 9 CDI_ADD_ CMD applies to CA[13:0]",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 10 CDI_ADD_CMD = CI(ADD_CMD)-0.5*(CI(CK_T)+CI(CK_C))",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 11 CDIO = CIO(DQ,DM)-0.5*(CIO(DQS_T)+CIO(DQS_C))",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 473,
      "source": "text",
      "content": "NOTE 12 TEN pin may be DRAM internally pulled low through a weak pull-down resistor to VSS. In this case CTEN might not be valid and",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 473,
      "source": "text",
      "content": "system shall verify TEN signal with Vendor specific information.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 473,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 473,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 474,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 474,
      "source": "text",
      "content": "12 Input/Output Capacitance (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 474,
      "source": "text",
      "content": "Table 515 â DRAM Package Electrical Specifications (X4/X8)",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 474,
      "source": "text",
      "content": "DDR5-3200 to DDR5-5200 to",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 474,
      "source": "text",
      "content": "Parameter Symbol Unit NOTE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 474,
      "source": "text",
      "content": "Input/output Zpkg Z pkg_DQ 45 75 TBD TBD W 11",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 474,
      "source": "text",
      "content": "Input/output Pkg Delay T pkg_delay_DQ 10 35 TBD TBD ps 1,3,4,5,11",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 474,
      "source": "text",
      "content": "DQS_t, DQS_c Zpkg Z pkg_DQS 45 75 TBD TBD W 11,13",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 474,
      "source": "text",
      "content": "DQS_t, DQS_c Pkg Delay T pkg_delay_DQS 10 35 TBD TBD ps 11,13",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 474,
      "source": "text",
      "content": "Delta Zpkg DQS_t, DQS_c DZ pkg_DQS - 5 TBD TBD W 1,2,5,7,10",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 474,
      "source": "text",
      "content": "Delta Delay DQS_t, DQS_c DT pkg_delay_DQS - 2 TBD TBD ps 1,3,5,7,10",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 474,
      "source": "text",
      "content": "Input- CTRL pins Zpkg Z pkg_CTRL 45 75 TBD TBD W 11",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 474,
      "source": "text",
      "content": "Input- CTRL pins Pkg Delay T pkg_delay_CTRL 10 35 TBD TBD ps 11",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 474,
      "source": "text",
      "content": "Input- CMD ADD pins Zpkg Z pkg_CA 45 75 TBD TBD W 11",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 474,
      "source": "text",
      "content": "Input- CMD ADD pins Pkg Delay T pkg_delay_CA 10 35 TBD TBD ps 11",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 474,
      "source": "text",
      "content": "CK_t & CK_c Zpkg Z pkg_CK 45 75 TBD TBD W 1,2,5,10,11",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 474,
      "source": "text",
      "content": "CK_t & CK_c Pkg Delay T pkg_delay_CK 10 30 TBD TBD ps 1,3,5,10,11",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 474,
      "source": "text",
      "content": "Delta Zpkg CK_t & CK_c DZ pkg_delay_CK - 5 TBD TBD W 1,2,5,6,10",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 474,
      "source": "text",
      "content": "Delta Delay CK_t & CK_c DT pkg_delay_CK - 2 TBD TBD ps 1,3,5,6,10",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 474,
      "source": "text",
      "content": "ALERT Zpkg Z pkg_ALERT 45 75 TBD TBD W 1,2,5,10,11",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 474,
      "source": "text",
      "content": "ALERT Delay T pkg_delay_ALERT 10 60 TBD TBD ps 1,3,5,10,11",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 474,
      "source": "text",
      "content": "Loopback Zpkg Z pkg_Loopback 45 75 TBD TBD W 1,2,5,10,11",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 474,
      "source": "text",
      "content": "Loopback Delay T pkg_delay_Loopback 10 60 TBD TBD ps 1,3,5,10,11",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 1 This parameter is not subject to production test.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 2 This parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Z over the interval",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 3 This parameter is validated by using TDR data. Measurement methodology is TBD.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 4 Z & T applies to DQ, DM",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 5 This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 6 Absolute value of Z - Z for impedance(Z) or absolute value of T - T for delay (T ).",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 474,
      "source": "text",
      "content": "pkg_CK_t pkg_CK_c pkg_delay_CK_t pkg_delay_CK_c pkg_delay",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 7 Absolute value of Z (DQS_t)-Z (DQS_c) for impedance(Z) or absolute value of T - T for delay",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 474,
      "source": "text",
      "content": "pkg pkg pkg_delay_DQS_t pkg_delay_DQS_c",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 8 Z & T applies to CA[13:0]",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 9 Z & T applies to CS_n",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 474,
      "source": "text",
      "content": "pkg_CA pkg_delay_CTRL",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 10 This table applies to monolithic X4 and X8 devices.",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 11 Package implementations shall meet spec if the Z and T fall within the ranges shown.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 12 Z & T applies to LBDQ and LBDQS.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 474,
      "source": "text",
      "content": "pkg_Loopback pkg_delay_Loopback",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 474,
      "source": "text",
      "content": "NOTE 13 Z & T applies to TDQS_T & TDQS_C",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 474,
      "source": "text",
      "content": "pkg_DQS pkg_delay_DQS",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 474,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 59
    },
    {
      "page": 474,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 475,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 475,
      "source": "text",
      "content": "12 Input/Output Capacitance (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 475,
      "source": "text",
      "content": "Table 516 â DRAM Package Electrical Specifications (X16)",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 475,
      "source": "text",
      "content": "DDR5-3200 to DDR5-5200 to",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 475,
      "source": "text",
      "content": "Parameter Symbol Unit NOTE",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 475,
      "source": "text",
      "content": "Input/output Zpkg Z pkg_DQ 45 75 TBD TBD W 11",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 475,
      "source": "text",
      "content": "Input/output Pkg Delay T pkg_delay_DQ 10 40 TBD TBD ps 1,3,4,5,11",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 475,
      "source": "text",
      "content": "DQS_t, DQS_c Zpkg Z pkg_DQS 45 75 TBD TBD W 1,2,5,10,11",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 475,
      "source": "text",
      "content": "DQS_t, DQS_c Pkg Delay T pkg_delay_DQS 10 40 TBD TBD ps 1,3,5,10,11",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 475,
      "source": "text",
      "content": "Delta Zpkg DQS_t, DQS_c DZ pkg_DQS - 5 TBD TBD W 1,2,5,7,10",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 475,
      "source": "text",
      "content": "Delta Delay DQS_t, DQS_c DT pkg_delay_DQS - 2 TBD TBD ps 1,3,5,7,10",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 475,
      "source": "text",
      "content": "Input- CTRL pins Zpkg Z pkg_CTRL 45 75 TBD TBD W 11",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 475,
      "source": "text",
      "content": "Input- CTRL pins Pkg Delay T pkg_delay_CTRL 10 40 TBD TBD ps 11",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 475,
      "source": "text",
      "content": "Input- CMD ADD pins Zpkg Z pkg_CA 45 75 TBD TBD W 11",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 475,
      "source": "text",
      "content": "Input- CMD ADD pins Pkg Delay T pkg_delay_CA 10 45 TBD TBD ps 11",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 475,
      "source": "text",
      "content": "CK_t & CK_c Zpkg Z pkg_CK 45 75 TBD TBD W 1,2,5,10,11",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 475,
      "source": "text",
      "content": "CK_t & CK_c Pkg Delay T pkg_delay_CK 10 45 TBD TBD ps 1,3,5,10,11",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 475,
      "source": "text",
      "content": "Delta Zpkg CK_t & CK_c DZ pkg_delay_CK - 5 TBD TBD W 1,2,5,6,10",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 475,
      "source": "text",
      "content": "Delta Delay CK_t & CK_c DT pkg_delay_CK - 2 TBD TBD ps 1,3,5,6,10",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 475,
      "source": "text",
      "content": "ALERT Zpkg Z pkg_ALERT 45 75 TBD TBD W 1,2,5,10,11",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 475,
      "source": "text",
      "content": "ALERT Delay T pkg_delay_ALERT 10 60 TBD TBD ps 1,3,5,10,11",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 475,
      "source": "text",
      "content": "Loopback Zpkg Z pkg_Loopback 45 75 TBD TBD W 1,2,5,10,11",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 475,
      "source": "text",
      "content": "Loopback Delay T pkg_delay_Loopback 10 60 TBD TBD ps 1,3,5,10,11",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 1 This parameter is not subject to production test.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 2 This parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Z over the interval",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 3 This parameter is validated by using TDR data. Measurement methodology is TBD.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 4 Z & T applies to DQ, DM, TDQS_T, TDQS_C",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 5 This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 6 Absolute value of Z - Z for impedance(Z) or absolute value of T - T for delay (T ).",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 475,
      "source": "text",
      "content": "pkg_CK_t pkg_CK_c pkg_delay_CK_t pkg_delay_CK_c pkg_delay",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 7 Absolute value of Z (DQS_t)-Z (DQS_c) for impedance(Z) or absolute value of T - T for delay",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 475,
      "source": "text",
      "content": "pkg pkg pkg_delay_DQS_t pkg_delay_DQS_c",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 8 Z & T applies to CA[13:0]",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 9 Z & T applies to CS_n",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 475,
      "source": "text",
      "content": "pkg_CA pkg_delay_CTRL",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 10 This table applies to monolithic X16 devices.",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 11 Package implementations shall meet spec if the Z and T fall within the ranges shown.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 475,
      "source": "text",
      "content": "NOTE 12 Z & T applies to LBDQ and LBDQS.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 475,
      "source": "text",
      "content": "pkg_Loopback pkg_delay_Loopback",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 475,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 475,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 476,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 476,
      "source": "text",
      "content": "12.1 Electrostatic Discharge Sensitivity Characteristics",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 476,
      "source": "text",
      "content": "The Electrostatic Discharge Sensitivity Characteristics are provided in Table517",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 476,
      "source": "text",
      "content": "Table 517 â Electrostatic Discharge Sensitivity Characteristics",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 476,
      "source": "text",
      "content": "PARAMETER 1 SYMBOL MIN MAX UNIT NOTES",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 476,
      "source": "text",
      "content": "Human body model (HBM) ESD HBM 1000 - V 2",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 476,
      "source": "text",
      "content": "Charged-device model (CDM) ESD CDM 250 - V 3",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 476,
      "source": "text",
      "content": "NOTE 1 State-of-the-art basic ESD control measures have to be in place when handling devices",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 476,
      "source": "text",
      "content": "NOTE 2 Refer to ESDA / JEDEC Joint Standard JS-001 for measurement procedures.",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 476,
      "source": "text",
      "content": "NOTE 3 Refer to ESDA / JEDEC Joint Standard JS-002 f for measurement procedures",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 477,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 477,
      "source": "text",
      "content": "13 Electrical Characteristics & AC Timing",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 477,
      "source": "text",
      "content": "13.1 Reference Load for AC Timing and Output Slew Rate",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 477,
      "source": "text",
      "content": "Figure215 represents the effective reference load of 50 ohms used in defining the relevant AC timing parameters of the device as",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 477,
      "source": "text",
      "content": "well as output slew rate measurements.",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 477,
      "source": "text",
      "content": "Ron nominal of DQ, DQS_t and DQS_c drivers uses 34 ohms to specify the relevant AC timing parameter values of the",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 477,
      "source": "text",
      "content": "The maximum DC High level of Output signal = 1.0 * VDDQ,",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 477,
      "source": "text",
      "content": "The minimum DC Low level of Output signal = { 34 /( 34 + 50 ) } *VDDQ = 0.4* VDDQ",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 477,
      "source": "text",
      "content": "The nominal reference level of an Output signal can be approximated by the following:",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 477,
      "source": "text",
      "content": "The center of maximum DC High and minimum DC Low = { ( 1 + 0.4 ) / 2 } * VDDQ = 0.7 * VDDQ",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 477,
      "source": "text",
      "content": "The actual reference level of Output signal might vary with driver Ron and reference load tolerances. Thus, the actual reference",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 477,
      "source": "text",
      "content": "level or midpoint of an output signal is at the widest part of the output signalâs eye. Prior to measuring AC parameters, the reference",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 477,
      "source": "text",
      "content": "level of the verification tool should be set to an appropriate level.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 477,
      "source": "text",
      "content": "It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 477,
      "source": "text",
      "content": "production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 477,
      "source": "text",
      "content": "environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 477,
      "source": "text",
      "content": "at the tester electronics.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 477,
      "source": "text",
      "content": "Timing Reference Point Timing Reference Point",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 477,
      "source": "text",
      "content": "Figure 215 â Reference Load for AC Timing and Output Slew Rate",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 477,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 477,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 478,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 478,
      "source": "text",
      "content": "13.2 Rounding Definitions and Algorithms",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 478,
      "source": "text",
      "content": "Software algorithms for calculation of timing parameters are subject to rounding errors from many",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 478,
      "source": "text",
      "content": "sources. For example, a system may use a memory clock with a nominal frequency of 2200 MHz, or a",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 478,
      "source": "text",
      "content": "clock period of 0.454545... ns. Similarly, a system with a memory clock frequency of 2800 MHz yields",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 478,
      "source": "text",
      "content": "mathematically a clock period of 0.357142... ns. In most cases, it is impossible to express all digits after",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 478,
      "source": "text",
      "content": "the decimal point exactly, and rounding must be done because the DDR5 SDRAM specification establishes",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 478,
      "source": "text",
      "content": "a minimum granularity for timing parameters of 1 ps.",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 478,
      "source": "text",
      "content": "Rules for rounding must be defined to allow optimization of device performance without violating device",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 478,
      "source": "text",
      "content": "parameters. These algorithms rely on results that are within correction factors on device testing and",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 478,
      "source": "text",
      "content": "specification to avoid losing performance due to rounding errors. All timing parameters should be defined",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 478,
      "source": "text",
      "content": "to align with the rules defined.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 478,
      "source": "text",
      "content": "â¢ Parameter values are to be defined to 1 ps of accuracy.",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 478,
      "source": "text",
      "content": "â¢ Clock periods such as tCKAVG(min) are rounded down (RD) to 1 ps of accuracy; for example, 0.454545... ns is",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 478,
      "source": "text",
      "content": "defined as 454 ps and 0.357142... ns is defined as 357 ps.",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 478,
      "source": "text",
      "content": "â¢ Using real number math, parameters like tWRmin, tRCDmin, etc. which are programmed in systems in numbers",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 478,
      "source": "text",
      "content": "of clocks (nCK) but expressed in units of time (in ns) are divided by the application clock period (in ns) (rounded",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 478,
      "source": "text",
      "content": "down (RD) to the nearest ps) yielding a ratio of clock units (nCK), a correction factor of 1% or (0.01)is",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 478,
      "source": "text",
      "content": "subtracted, then the result (is rounded up) and set to the next higher integer number of clocks:",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 478,
      "source": "text",
      "content": "nCK = ceiling --------------------------------------------------------------------------- â0.01",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 478,
      "source": "text",
      "content": "ï¨application_tCK_in_ns_(RD)ï¸",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 478,
      "source": "text",
      "content": "â¢ Integer math is used in the industry to calculate nCK values by expressing timing values in ps based integers,",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 478,
      "source": "text",
      "content": "scaling the specified parameter value up by 1000, dividing by the application clock period (rounded down (RD) to",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 478,
      "source": "text",
      "content": "1ps range), adding an inverse correction factor of 99.0% or (990), dividing the result by 1000, then truncating",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 478,
      "source": "text",
      "content": "(same as integer math) down to the next lower integer value:",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 478,
      "source": "text",
      "content": "ï¦ parameter_in_ps x 1000 ï¶",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 478,
      "source": "text",
      "content": "--------------------------------------------------------------------------- +990",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 478,
      "source": "text",
      "content": "ï¨application_tCK_in_ps_(RD)ï¸",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 478,
      "source": "text",
      "content": "nCK = truncate -------------------------------------------------------------------------------------------------",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 478,
      "source": "text",
      "content": "â¢ Either algorithm yields identical results. In case of conflict between results, the preferred algorithm is the integer",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 478,
      "source": "text",
      "content": "â¢ This algorithm applies to all timing parameters specified in ns when converting to nCK units.",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 479,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 479,
      "source": "text",
      "content": "13.2.1 Example 1, Using Integer Math to Convert t from ns to nCK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 479,
      "source": "text",
      "content": "This algorithm subtracts a 1.0% correction factor from nCK and rounds up to the next integer value.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 479,
      "source": "text",
      "content": "int MTB, FTB, TaaMin, ClockPeriod, TempNck, TaaInNck;",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 479,
      "source": "text",
      "content": "TaaMin = 16.250; (datarate = 3200) // tAAmin in ns",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 479,
      "source": "text",
      "content": "Correction = 0.01 // 1.0%, per rounding algorithm",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 479,
      "source": "text",
      "content": "ClockPeriod = ApplicationTckInNs (RD); // Clock period is application specific",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 479,
      "source": "text",
      "content": "TempNck = TaaMin / ClockPeriod; // Initial nCK calculation",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 479,
      "source": "text",
      "content": "TempNck = TempNck - Correction; // Subtract correction factor from nCK",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 479,
      "source": "text",
      "content": "TaaInNck = (int) ceiling(TempNck); // Ceiling to next higher integer value",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 479,
      "source": "text",
      "content": "Table 518 â Example 1, Using Integer Math",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 479,
      "source": "text",
      "content": "DDR5 Device Operating at Standard Application Frequencies",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 479,
      "source": "text",
      "content": "Timing Parameter: tAA(min) = 16.250ns (3200)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 479,
      "source": "text",
      "content": "Application Application (tAA / tCK (RD)) -",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 479,
      "source": "text",
      "content": "Device tAA Application tCK 0.1% Correction Ceiling Result",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 479,
      "source": "text",
      "content": "Speed Grade tCK (RD) Correction",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 479,
      "source": "text",
      "content": "ns ns ratio (real) (real) ratio (real) nCK (Integer)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 479,
      "source": "text",
      "content": "3200 16.250 0.625 26.000 0.01 25.990 26",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 479,
      "source": "text",
      "content": "3600 16.650 0.555 30.000 0.01 29.990 30",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 479,
      "source": "text",
      "content": "4000 16.000 0.500 32.000 0.01 31.990 32",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 479,
      "source": "text",
      "content": "4400 16.344 0.454 36.000 0.01 35.990 36",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 479,
      "source": "text",
      "content": "4800 16.640 0.416 40.000 0.01 39.990 40",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 480,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 480,
      "source": "text",
      "content": "13.2.2 Example 2, Using Integer Math to Convert t from ns to nCK",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 480,
      "source": "text",
      "content": "This algorithm adds 99.0% of an nCK and truncates down to the next lower integer value.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 480,
      "source": "text",
      "content": "int MTB, FTB, TwrMin, ClockPeriod, TempNck, TwrInNck;",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 480,
      "source": "text",
      "content": "TwrMin = 30000; (Data rate=3200) // tWRmin in ps",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 480,
      "source": "text",
      "content": "ClockPeriod = ApplicationTckInPs (RD); // Clock period is application specific",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 480,
      "source": "text",
      "content": "TempNck = (TwrMin * 1000) / ApplicationTckInPs; // Preliminary nCK calculation, scaled by 1000",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 480,
      "source": "text",
      "content": "TempNck = TempNck + 990; // Apply 99.0% inverse correction factor",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 480,
      "source": "text",
      "content": "TaaInNck = (int)(TempNck / 1000); // Truncate to next lower integer",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 480,
      "source": "text",
      "content": "Table 519 â Example 2, Using Integer Math",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 480,
      "source": "text",
      "content": "DDR5 Device Operating at Standard Application Frequencies",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 480,
      "source": "text",
      "content": "Timing Parameter: tWR(min) = 30ns = 30000ps",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 480,
      "source": "text",
      "content": "Application Application (Device tWR * 1000) Add Inverse Truncate Corrected",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 480,
      "source": "text",
      "content": "Speed Grade tCK (RD) Application tCK Correction nCK / 1000",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 480,
      "source": "text",
      "content": "ps ps Scaled nCK Scaled nCK nCK (Integer)",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 480,
      "source": "text",
      "content": "3200 30000 625 48000 48990 48",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 480,
      "source": "text",
      "content": "3600 29970 555 54000 54990 54",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 480,
      "source": "text",
      "content": "4000 30000 500 60000 60990 60",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 480,
      "source": "text",
      "content": "4400 29964 454 66000 66990 66",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 480,
      "source": "text",
      "content": "4800 29952 416 72000 72990 72",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 480,
      "source": "text",
      "content": "5600 29988 357 84000 84990 84",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 481,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 481,
      "source": "text",
      "content": "13.3 Timing Parameters by Speed Grade",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 481,
      "source": "text",
      "content": "Analog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 481,
      "source": "text",
      "content": "values which scale with tCKmin are to be defined using the tCKmin in the associated data rate.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 481,
      "source": "text",
      "content": "13.3.1 Timing Parameters for DDR5-3200 to DDR5-4000",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 481,
      "source": "text",
      "content": "Table 520 â Timing Parameters for DDR5-3200 to DDR5-4000",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 481,
      "source": "text",
      "content": "Speed DDR5-3200 DDR5-3600 DDR5-4000",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 481,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 481,
      "source": "text",
      "content": "Average Clock Period tCK(avg) 0.625 <0.681 0.555 <0.625 0.500 <0.555 1",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 481,
      "source": "text",
      "content": "Command and Address Timing",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 481,
      "source": "text",
      "content": "C saA mS e_ n b ato n kC gA rS o_ un p command delay for tCCD_L Max 5( n8 sn )CK, - Max 5( n8 sn )CK, - Max 5( n8 sn )CK, - nCK",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 481,
      "source": "text",
      "content": "W maR nIT d E d eC laA yS f_ on r sto a mW eR bIT aE nk C gA roS u_ pn com- tCCD_L_WR Max 2( 03 n2 sn )CK, - Max 2( 03 n2 sn )CK, - Max 2( 03 n2 sn )CK, - nCK",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 481,
      "source": "text",
      "content": "mW eR bIT aE nk C gA roS u_ pn , c so em c-- tCCD_L_WR2 Max 1( 01 n6 sn )CK, - Max 1( 01 n6 sn )CK, - Max 1( 01 n6 sn )CK, - nCK",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 481,
      "source": "text",
      "content": "CAS_n to CAS_n command delay for",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 481,
      "source": "text",
      "content": "different bank group for BL16, tCCD_S 8 - 8 - 8 - nCK",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 481,
      "source": "text",
      "content": "BC8(fixed) and BC8(on-the-fly)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 481,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 481,
      "source": "text",
      "content": "delay to different bank group for 2KB tRRD_S(2K) 8 - 8 - 8 - nCK",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 481,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 481,
      "source": "text",
      "content": "delay to different bank group for 1KB tRRD_S(1K) 8 - 8 - 8 - nCK",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 481,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command Max(8nCK, Max(8nCK, Max(8nCK,",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 481,
      "source": "text",
      "content": "delay to same bank group for 2KB page tRRD_L(2K) - - - nCK",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 481,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command Max(8nCK, Max(8nCK, Max(8nCK,",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 481,
      "source": "text",
      "content": "delay to same bank group for 1KB page tRRD_L(1K) - - - nCK",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 481,
      "source": "text",
      "content": "Four activate window for 2KB page size tFAW_2K Max 2( 54 n0 sn )CK, - M 2a 2x .2(4 00 0n nC s)K, - Max 2( 04 n0 sn )CK, - nCK 1",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 481,
      "source": "text",
      "content": "Four activate window for 1KB page size tFAW_1K Max 2( 03 n2 sn )CK, - M 1a 7x .( 73 62 0n nC sK ), - Max 1( 63 n2 sn )CK, - nCK 1",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 481,
      "source": "text",
      "content": "D a fece rt el ia o ny n",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 481,
      "source": "text",
      "content": "t s e gt r ra n or a ut l po rf e i an dte cr on mal mw ari nte d t fr oa rn ds i- f- tWTR_S Ma 2x .( 54 nn sC )K, - Ma 2x .( 54 nn sC )K, - Ma 2x .( 54 nn sC )K, - ns",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 481,
      "source": "text",
      "content": "D a sace t ml ia o ey n bf tr o ao nm in",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 481,
      "source": "text",
      "content": "t s e gt r ra n or a ut l po rf e i an dte cr on mal mw ari nte d t fr oa rn s- tWTR_L Max 1( 01 n6 sn )CK, - Max 1( 01 n6 sn )CK, - Max 1( 01 n6 sn )CK, - ns",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 481,
      "source": "text",
      "content": "Delay from start of internal write trans-",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 481,
      "source": "text",
      "content": "action to internal read with auto pre- tWTRA =tWR-tRTP =tWR-tRTP =tWR-tRTP",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 481,
      "source": "text",
      "content": "charge command for same bank",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 481,
      "source": "text",
      "content": "I Cn Hte Arn Ra Gl ER E CA oD m C mo am ndm da en ld a yto PRE- tRTP Ma 7x( .51 n2 sn )CK, - Ma 7x( .51 n2 sn )CK, - Max 7( .1 52 nn s)CK, - ns",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 481,
      "source": "text",
      "content": "P (PR RE EC ) H dA elR aG yE (PRE) to PRECHARGE tPPD 2 2 2 nCK(avg)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 481,
      "source": "text",
      "content": "WRITE recovery time tWR 30.000 - 29.970 - 30.000 - ns",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 481,
      "source": "text",
      "content": "NOTE 1 Timing Parameters that scale are rounded down to 1ps of accuracy.",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 482,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 482,
      "source": "text",
      "content": "13.3.2 Timing Parameters for DDR-4400 to DDR5-5200",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 482,
      "source": "text",
      "content": "Analog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 482,
      "source": "text",
      "content": "values which scale with tCKmin are to be defined using the tCKmin in the associated data rate.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 482,
      "source": "text",
      "content": "Table 521 â Timing Parameters for DDR5-4400 to DDR5-5200",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 482,
      "source": "text",
      "content": "Speed DDR5-4400 DDR5-4800 DDR5-5200",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 482,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 482,
      "source": "text",
      "content": "Average Clock Period tCK(avg) 0.454 <0.500 0.416 <0.454 0.384 <0.416 1",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 482,
      "source": "text",
      "content": "Command and Address Timing",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 482,
      "source": "text",
      "content": "CAS_n to CAS_n command delay for tCCD_L max(8nCK, - max(8nCK, - max(8nCK, - nCK",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 482,
      "source": "text",
      "content": "same bank group 5ns) 5ns) 5ns)",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 482,
      "source": "text",
      "content": "W maR nIT d E d eC laA yS f_ on r sto a mW eR bIT aE n kC gA rS ou_ pn com- tCCD_L_WR max 2( 03 n2 sn )CK, max 2( 03 n2 sn )CK, max 2( 03 n2 sn )CK, ns",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 482,
      "source": "text",
      "content": "mW eR bIT aE n kC gA rS ou_ pn , c so em c-- tCCD_L_WR2 Max 1( 01 n6 sn )CK, - Max 1( 01 n6 sn )CK, - Max 1( 01 n6 sn )CK, - nCK",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 482,
      "source": "text",
      "content": "C diA ffeS r_ en n tt o b aC nA kS g_ rn o uc pommand delay for tCCD_S 8 - 8 - 8 - nCK",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 482,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 482,
      "source": "text",
      "content": "delay to different bank group for 2KB tRRD_S(2K) 8 - 8 - 8 - nCK",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 482,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 482,
      "source": "text",
      "content": "delay to different bank group for 2KB tRRD_S(1K) 8 - 8 - 8 - nCK",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 482,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command max(8nCK, max(8nCK, max(8nCK,",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 482,
      "source": "text",
      "content": "delay to same bank group for 2KB page tRRD_L(2K) - - - nCK",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 482,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command max(8nCK, max(8nCK, max(8nCK,",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 482,
      "source": "text",
      "content": "delay to same bank group for 1KB page tRRD_L(1K) - - - nCK",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 482,
      "source": "text",
      "content": "Four activate window for 2KB page size tFAW_2K M 1a 8x .( 14 60 0n nC sK ), M 1a 6x .( 64 40 0n nC sK ), M 1a 5x .( 34 60 0n nC sK ), - ns 1",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 482,
      "source": "text",
      "content": "Four activate window for 1KB page size tFAW_1K M 1a 4x .( 53 22 8n nC sK ), M 1a 3x .( 33 12 2n nC sK ), M 1a 2x .( 23 82 8n nC sK ), - ns 1",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 482,
      "source": "text",
      "content": "D a fece rt el ia o ny n",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 482,
      "source": "text",
      "content": "t s e gt r ra n or a ut l po rf e i an dte crn oa ml mw ari nte d t fr oa rn ds i- f- tWTR_S Ma 2x .( 54 nn sC )K, - Ma 2x .( 54 nn sC )K, 2.5 - ns",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 482,
      "source": "text",
      "content": "D a sace t ml ia o ey n bf tr o ao nm in",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 482,
      "source": "text",
      "content": "t s e gt r ra n or a ut l po rf e i an dte crn oa ml mw ari nte d t fr oa rn s- tWTR_L Max 1( 01 n6 sn )CK, - Max 1( 01 n6 sn )CK, 10 - ns",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 482,
      "source": "text",
      "content": "Delay from start of internal write trans-",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 482,
      "source": "text",
      "content": "action to internal read with auto pre- tWTRA =tWR-tRTP =tWR-tRTP =tWR-tRTP ns",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 482,
      "source": "text",
      "content": "charge command for same bank",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 482,
      "source": "text",
      "content": "I Cn Hte Arn Ra Gl R E E CA oD m C mo am ndm da en ld a yto PRE- tRTP Ma 7x( .51 n2 sn )CK, - Max 7( .1 52 nn s)CK, 7.5 - ns",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 482,
      "source": "text",
      "content": "PRECHARGE (PRE) to PRECHARGE tPPD 2 2 2 nCK(avg)",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 482,
      "source": "text",
      "content": "WRITE recovery time tWR 29.964 - 29.952 - TBD - ns 1",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 482,
      "source": "text",
      "content": "NOTE 1 Timing Parameters that scale are rounded down to 1ps of accuracy.",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 482,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 482,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 56
    },
    {
      "page": 483,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 483,
      "source": "text",
      "content": "13.3.3 Timing Parameters for DDR-5600 to DDR5-6400",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 483,
      "source": "text",
      "content": "Analog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 483,
      "source": "text",
      "content": "values which scale with tCKmin are to be defined using the tCKmin in the associated data rate.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 483,
      "source": "text",
      "content": "Table 522 â Timing Parameters for DDR5-5600 to DDR5-6400",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 483,
      "source": "text",
      "content": "Speed DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 483,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 483,
      "source": "text",
      "content": "Average Clock Period tCK(avg) 0.357 <0.384 0.333 <0.357 0.312 <0.333 1",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 483,
      "source": "text",
      "content": "Command and Address Timing",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 483,
      "source": "text",
      "content": "C saA mS e_ n b ato n kC gA rS ou_ pn command delay for tCCD_L max 5( n8 sn )CK, - max 5( n8 sn )CK, - max 5( n8 sn )CK, - nCK",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 483,
      "source": "text",
      "content": "W maR nIT d E d eC laA yS f_ on r sto a mW eR bIT aE n kC gA rS ou_ pn com- tCCD_L_WR max 2( 03 n2 sn )CK, max 2( 03 n2 sn )CK, max 2( 03 n2 sn )CK, ns",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 483,
      "source": "text",
      "content": "ond write not RMW 10ns) 10ns) 10ns)",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 483,
      "source": "text",
      "content": "C diA ffeS r_ en n tt o b aC nA kS g_ rn o uc pommand delay for tCCD_S 8 - 8 - 8 - nCK",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 483,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 483,
      "source": "text",
      "content": "delay to different bank group for 2KB tRRD_S(2K) 8 - 8 - 8 - nCK",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 483,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 483,
      "source": "text",
      "content": "delay to different bank group for 2KB tRRD_S(1K) 8 - 8 - 8 - nCK",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 483,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command max(8nCK, max(8nCK, max(8nCK,",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 483,
      "source": "text",
      "content": "delay to same bank group for 2KB page tRRD_L(2K) - - - nCK",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 483,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command max(8nCK, max(8nCK, max(8nCK,",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 483,
      "source": "text",
      "content": "delay to same bank group for 1KB page tRRD_L(1K) - - - nCK",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 483,
      "source": "text",
      "content": "Max(40nCK, Max(40nCK, Max(40nCK,",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 483,
      "source": "text",
      "content": "Four activate window for 2KB page size tFAW_2K - ns 1",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 483,
      "source": "text",
      "content": "14.280ns) 13.320ns) 12.480ns)",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 483,
      "source": "text",
      "content": "Max(32nCK, Max(32nCK, Max(32nCK,",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 483,
      "source": "text",
      "content": "Four activate window for 1KB page size tFAW_1K - ns 1",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 483,
      "source": "text",
      "content": "11.424ns) 10.656ns) 10.240ns)",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 483,
      "source": "text",
      "content": "Delay from start of internal write trans-",
      "bbox": null,
      "block_index": 54
    },
    {
      "page": 483,
      "source": "text",
      "content": "action to internal read command for dif- tWTR_S 2.5 2.5 2.5 - ns",
      "bbox": null,
      "block_index": 55
    },
    {
      "page": 483,
      "source": "text",
      "content": "Delay from start of internal write trans-",
      "bbox": null,
      "block_index": 57
    },
    {
      "page": 483,
      "source": "text",
      "content": "action to internal read command for tWTR_L 10 10 10 - ns",
      "bbox": null,
      "block_index": 58
    },
    {
      "page": 483,
      "source": "text",
      "content": "Delay from start of internal write trans-",
      "bbox": null,
      "block_index": 60
    },
    {
      "page": 483,
      "source": "text",
      "content": "action to internal read with auto pre- tWTRA =tWR-tRTP =tWR-tRTP =tWR-tRTP ns",
      "bbox": null,
      "block_index": 61
    },
    {
      "page": 483,
      "source": "text",
      "content": "charge command for same bank",
      "bbox": null,
      "block_index": 62
    },
    {
      "page": 483,
      "source": "text",
      "content": "I Cn Hte Arn Ra Gl R E E CA oD m C mo am ndm da en ld a yto PRE- tRTP 7.5 7.5 7.5 - ns",
      "bbox": null,
      "block_index": 63
    },
    {
      "page": 483,
      "source": "text",
      "content": "P (PR RE EC ) H dA elR ayGE (PRE) to PRECHARGE tPPD 2 2 2 nCK(avg)",
      "bbox": null,
      "block_index": 64
    },
    {
      "page": 483,
      "source": "text",
      "content": "WRITE recovery time tWR TBD - TBD - TBD - ns",
      "bbox": null,
      "block_index": 65
    },
    {
      "page": 483,
      "source": "text",
      "content": "NOTE 1 Timing Parameters that scale are rounded down to 1ps of accuracy.",
      "bbox": null,
      "block_index": 66
    },
    {
      "page": 483,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 67
    },
    {
      "page": 483,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 68
    },
    {
      "page": 484,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 484,
      "source": "text",
      "content": "13.3.4 Timing Parameters for DDR-6800 to DDR5-7600",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 484,
      "source": "text",
      "content": "Table 523 â Timing Parameters for DDR5-6800 to DDR5-7600",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 484,
      "source": "text",
      "content": "Speed DDR5-6800 DDR5-7200 DDR5-7600",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 484,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 484,
      "source": "text",
      "content": "Command and Address Timing",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 484,
      "source": "text",
      "content": "C saA mS e_ n b ato n kC gA rS ou_ pn command delay for tCCD_L max 5( n8 sn )CK, - max 5( n8 sn )CK, - max 5( n8 sn )CK, - nCK 34",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 484,
      "source": "text",
      "content": "W maR nIT d E d eC laA yS f_ on r sto a mW eR bIT aE n kC gA rS ou_ pn com- tCCD_L_WR max 2( 03 n2 sn )CK, max 2( 03 n2 sn )CK, max 2( 03 n2 sn )CK, ns",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 484,
      "source": "text",
      "content": "C diA ffeS r_ en n tt o b aC nA kS g_ rn o uc pommand delay for tCCD_S 8 - 8 - 8 - nCK 34",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 484,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 484,
      "source": "text",
      "content": "delay to different bank group for 2KB tRRD_S(2K) 8 - 8 - 8 - nCK 34",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 484,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 484,
      "source": "text",
      "content": "delay to different bank group for 2KB tRRD_S(1K) 8 - 8 - 8 - nCK 34",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 484,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command max(8nCK, max(8nCK, max(8nCK,",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 484,
      "source": "text",
      "content": "delay to same bank group for 2KB page tRRD_L(2K) - - - nCK 34",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 484,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command max(8nCK, max(8nCK, max(8nCK,",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 484,
      "source": "text",
      "content": "delay to same bank group for 1KB page tRRD_L(1K) - - - nCK 34",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 484,
      "source": "text",
      "content": "Max(40nCK, Max(40nCK, Max(40nCK,",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 484,
      "source": "text",
      "content": "Four activate window for 2KB page size tFAW_2K - ns 34",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 484,
      "source": "text",
      "content": "Max(32nCK, Max(32nCK, Max(32nCK,",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 484,
      "source": "text",
      "content": "Four activate window for 1KB page size tFAW_1K - ns 34",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 484,
      "source": "text",
      "content": "D ace tl ia oy n f tr oo m in ts et ra nr at lo rf e i an dte crn oa ml mw ari nte d t fr oa rn ds i- f- tWTR_S 2.5 2.5 2.5 - ns 1,2,e,",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 484,
      "source": "text",
      "content": "ferent bank group 34",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 484,
      "source": "text",
      "content": "Delay from start of internal write trans-",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 484,
      "source": "text",
      "content": "action to internal read command for tWTR_L 10 10 10 - ns 1,34",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 484,
      "source": "text",
      "content": "I Cn Hte Arn Ra Gl R E E CA oD m C mo am ndm da en ld a yto PRE- tRTP 7.5 7.5 7.5 - ns",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 484,
      "source": "text",
      "content": "P (PR RE EC ) H dA elR ayGE (PRE) to PRECHARGE tPPD 2 2 2 nCK(avg)",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 484,
      "source": "text",
      "content": "WRITE recovery time tWR TBD - TBD - TBD - ns 1",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 484,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 484,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 485,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 485,
      "source": "text",
      "content": "13.3.5 Timing Parameters for DDR-8000 to DDR5-8400",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 485,
      "source": "text",
      "content": "Table 524 â Timing Parameters for DDR5-8000 to DDR5-8400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 485,
      "source": "text",
      "content": "Speed DDR5-8000 DDR5-8400",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 485,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 485,
      "source": "text",
      "content": "Command and Address Timing",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 485,
      "source": "text",
      "content": "C baA nS k_ gn r oto u pCAS_n command delay for same tCCD_L max 5( n8 sn )CK, - max 5( n8 sn )CK, - nCK 34",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 485,
      "source": "text",
      "content": "W deR laI yT E fo C r sA aS m_ en bto a nW kR gI rT oE u pCAS_n command tCCD_L_WR max 2( 03 n2 sn )CK, max 2( 03 n2 sn )CK, ns",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 485,
      "source": "text",
      "content": "C baA nS k_ gn r oto u pCAS_n command delay for different tCCD_S 8 - 8 - nCK 34",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 485,
      "source": "text",
      "content": "A feC reT nIV t bA aT nE k t o g rA ouC pT I fV oA r T 2KE BC po am gm e a sn izd e delay to dif- tRRD_S(2K) 8 - 8 - nCK 34",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 485,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command delay to dif- tRRD_S(1K) 8 - 8 - nCK 34",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 485,
      "source": "text",
      "content": "ferent bank group for 2KB page size",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 485,
      "source": "text",
      "content": "A saC mT eIV bA aT nE k t go r oA uC pT fI oV rA 2T KE B C po am gm e a sn izd e delay to tRRD_L(2K) max 5( n8 sn )CK, - max 5( n8 sn )CK, - nCK 34",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 485,
      "source": "text",
      "content": "A saC mT eIV bA aT nE k t go r oA uC pT fI oV rA 1T KE B C po am gm e a sn izd e delay to tRRD_L(1K) max 5( n8 sn )CK, - max 5( n8 sn )CK, - nCK 34",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 485,
      "source": "text",
      "content": "Max(40nCK, Max(40nCK,",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 485,
      "source": "text",
      "content": "Four activate window for 2KB page size tFAW_2K ns 34",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 485,
      "source": "text",
      "content": "Max(32nCK, Max(32nCK,",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 485,
      "source": "text",
      "content": "Four activate window for 1KB page size tFAW_1K ns 34",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 485,
      "source": "text",
      "content": "D ine tela rny a f lr o rem a ds t ca ort m o mf i an nte dr n foa rl dw ir ffit ee r etr na t n bs aa nc kti o gn ro t uo p tWTR_S 2.5 2.5 ns 1,2,e,34",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 485,
      "source": "text",
      "content": "D ine tela rny a f lr o rem a ds t ca ort m o mf i an nte dr n foa rl sw ar mite e t bra an ns ka gc rti oo un p to tWTR_L 10 10 ns 1,34",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 485,
      "source": "text",
      "content": "Internal READ Command to PRECHARGE tRTP 7.5 7.5 ns",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 485,
      "source": "text",
      "content": "P deR laE yCHARGE (PRE) to PRECHARGE (PRE) tPPD 2 2 nCK(avg)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 485,
      "source": "text",
      "content": "WRITE recovery time tWR TBD - TBD - ns 1",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 485,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 485,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 486,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 486,
      "source": "text",
      "content": "13.3.6 Timing Parameters for 3DS-DDR5-3200 to 3DS-DDR5-4000 x4 2H & 4H",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 486,
      "source": "text",
      "content": "Analog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 486,
      "source": "text",
      "content": "values which scale with tCKmin are to be defined using the tCKmin in the associated data rate.",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 486,
      "source": "text",
      "content": "Table 525 â Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 486,
      "source": "text",
      "content": "Speed DDR5-3200 DDR5-3600 DDR5-4000 Unit",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 486,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX s",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 486,
      "source": "text",
      "content": "Command and Address Timing for 3DS",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 486,
      "source": "text",
      "content": "Minimum Read to Read command Max(8nCK, Max(8nCK, Max(8nCK,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 486,
      "source": "text",
      "content": "delay for same bank group in same tCCD_L_slr - - - nCK 4",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 486,
      "source": "text",
      "content": "logical rank 5ns) 5ns) 5ns)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 486,
      "source": "text",
      "content": "M d loe gin la icim y a lu f o rm ar n sW kamrit ee bto a nW kr i gte ro c uo pm inm sa an md e tC WC RD __ sL lr_ Ma , x 2( 03 n2 sn )CK - Ma ,x 2(3 02 nn s)CK - Ma , x 2( 03 n2 sn )CK - nCK 4",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 486,
      "source": "text",
      "content": "Minimum Read to Write command tCCD_L_ CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 486,
      "source": "text",
      "content": "d loe gla icy a lf o rar ns kame bank group in same RTW_slr + (tRPST - 0.5tCK) + tWPRE 4,5,7,8",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 486,
      "source": "text",
      "content": "M dein laim y u fom r sW amrit ee bto a nR ke a gd ro c uo pm inm sa an md e tCCD_L_ CWL + WBL/2 + tWTR_L nCK 4.6,8",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 486,
      "source": "text",
      "content": "logical rank WTR_slr",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 486,
      "source": "text",
      "content": "Minimum Read to Read command",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 486,
      "source": "text",
      "content": "delay for different bank group in tCCD_S_slr 8 - 8 - 8 - nCK 4",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 486,
      "source": "text",
      "content": "d cW i affr lei t rre ae nnto kt bW ar nit ke gc ro om upm ia nn d tC WC RD __ sS lr_ 8 - 8 - 8 - nCK 4",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 486,
      "source": "text",
      "content": "Minimum Read to Write command tCCD_S_ CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 486,
      "source": "text",
      "content": "d sae mlay e f lo or g id ci aff le rr ae nn kt bank group in RTW_slr + (tRPST - 0.5tCK) + tWPRE 4,5,7,8",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 486,
      "source": "text",
      "content": "M dein laim y u fom r dW iffr eit re e nto t bR ae na kd gc ro om upm ia nn d tCCD_S_ CWL + WBL/2 + tWTR_S nCK 4,6,8",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 486,
      "source": "text",
      "content": "same logical rank WTR_slr",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 486,
      "source": "text",
      "content": "M dein laim y u inm d iR ffeea red n t to l oR ge ica ad l rc ao nm km sand tCCD_dlr 8 - 8 - 8 - nCK 4",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 486,
      "source": "text",
      "content": "M dein laim y u inm d iW fferi rt ee n t to l oW gir cit ae l c rao nm km sand WtC RC _D d_ lr 8 - 8 - 8 - nCK 4,12",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 486,
      "source": "text",
      "content": "M dein laim y u inm d iW fferi rt ee n t to p W hyr sit ie c ac lo rm anm ka snd WtC RC _D dp_ r 8 - 8 - 8 - nCK 4,1 32,1",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 486,
      "source": "text",
      "content": "M dein laim y u inm d iR ffeea red n t to l oW gir cit ae l rc ao nm km sand Rt TC WCD _d_ lr CL - CWL + + (t RR PB SL/ T2 -+ 0 2 .5tC tCK K - ) ( +R te Wad P RD EQS offset) 4,5,7,8",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 486,
      "source": "text",
      "content": "M dein laim y u inm d iW fferi rt ee n t to l oR ge ica ad l rc ao nm km sand WtC TC RD _d_ lr CWL + WBL/2 + tWTR_S nCK 4,6,8",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 486,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 486,
      "source": "text",
      "content": "delay to different bank group in the tRRD_S_slr 8 - 8 - 8 - nCK 4",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 486,
      "source": "text",
      "content": "A d saeC mlaT y eIV t lA o oT gs iE a",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 486,
      "source": "text",
      "content": "bC na kT nI kV A grT oE u pC io nm thm ea nd tRRD_L_slr Max 5( n8 sn )CK, - Max 5( n9 sn )CK, - Ma ,x ( 51 n0 sn )CK - nCK 4",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 486,
      "source": "text",
      "content": "A deC laT yIV tA oT dE if ft eo r eA nC t T loIV gA icT aE l r C ano km smand tRRD_dlr 4 - 4 - 4 - nCK 4",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 486,
      "source": "text",
      "content": "F loo gu icr aa l c rt aiv na kt e window to the same tFAW_slr ma ,x 2( 03 n2 sn )CK - m ,1a 7x .( 73 62 0n nC sK ) - ma ,x 1( 63 n2 sn )CK - nCK 1,4,9",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 486,
      "source": "text",
      "content": "F cao lu rr a a nc kt sivate window to different logi- tFAW_dlr 16 - 16 - 16 - nCK 4",
      "bbox": null,
      "block_index": 47
    },
    {
      "page": 486,
      "source": "text",
      "content": "Activate window by DIMM channel tDCAW 128 - 128 - 128 - nCK 4 1,1 ,10 3,1",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 486,
      "source": "text",
      "content": "D CI oM uM nt C inh ta Dn Cn Ae Wl Activate Command nDCAC - 32 - 32 - 32 ACT 4 1,1 ,10 3,1",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 486,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 486,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 51
    },
    {
      "page": 487,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 487,
      "source": "text",
      "content": "Table 525 â Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 487,
      "source": "text",
      "content": "Speed DDR5-3200 DDR5-3600 DDR5-4000 Unit",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 487,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX s",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 487,
      "source": "text",
      "content": "Reset/Self Refresh Timing",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 487,
      "source": "text",
      "content": "max(5nCK, max(5nCK, max(5nCK,",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 487,
      "source": "text",
      "content": "E rex qit u S irie nl gf R ae lf or ce ks eh d t o D c Lo Lmmands not tXS_3DS st lrR 1F (mC i_ n ) - st lrR 1F (mC i_ n ) - slt rR 1F (mC i_ n ) - 2,3,4",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 487,
      "source": "text",
      "content": "+10ns) +10ns) +10ns)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 1 For x4 devices only. x8 device timings are TBD.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 2 Upon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 487,
      "source": "text",
      "content": "before it is put back into Self-Refresh Mode.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 3 This parameter utilizes a component that varies based on density. Refer to Section4.13.5 for more information 3DS Refresh.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 4 These timings are for x4 2H and 4H 3Ds devices",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 5 RBL: Read burst length associated with Read command",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 487,
      "source": "text",
      "content": "RBL = 32 for fixed BL32 and BL32 in BL32 OTF mode",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 487,
      "source": "text",
      "content": "RBL = 16 for fixed BL16 and BL16 in BL32 OTF mode",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 487,
      "source": "text",
      "content": "RBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 6 WBL: Write burst length associated with Write command",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 487,
      "source": "text",
      "content": "WBL = 32 for fixed BL32 and BL32 in BL32 OTF mode",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 487,
      "source": "text",
      "content": "WBL = 16 for fixed BL16 and BL16 in BL32 OTF mode",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 487,
      "source": "text",
      "content": "WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 7 The following is considered for tRTW equation",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 487,
      "source": "text",
      "content": "1tCK needs to be added due to tDQS2CK",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 487,
      "source": "text",
      "content": "Read DQS offset timing can pull in the tRTW timing",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 487,
      "source": "text",
      "content": "1tCK needs to be added when 1.5tCK postamble",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 9 Timing Parameters that scale are rounded down to 1ps of accuracy.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 10 Activate commands to different channels on the same DIMM may be issued on the same cycle, not requiring any stagger.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 11 Activate commands to the same channel on a DIMM are subject to tDCAW. No more than nDCAC activate commands may be issued",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 487,
      "source": "text",
      "content": "to the same channel on a DIMM within tDCAW.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 12 tCCD_ WR_dlr and tCCD_ WR_dpr also apply to the WRITE PATTERN command.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 487,
      "source": "text",
      "content": "NOTE 13 Parameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 487,
      "source": "text",
      "content": "apply to DIMMs built with higher current capacity PMICs",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 487,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 487,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 488,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 488,
      "source": "text",
      "content": "13.3.7 Timing Parameters for 3DS-DDR5-4400 to 3DS-DDR5-5200 x4 2H & 4H",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 488,
      "source": "text",
      "content": "Analog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 488,
      "source": "text",
      "content": "values which scale with tCKmin are to be defined using the tCKmin in the associated data rate",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 488,
      "source": "text",
      "content": "Table 526 â Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 488,
      "source": "text",
      "content": "Speed DDR5-4400 DDR5-4800 DDR5-5200",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 488,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 488,
      "source": "text",
      "content": "Command and Address Timing for 3DS",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 488,
      "source": "text",
      "content": "Minimum Read to Read command Max(8nCK, Max(8nCK,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 488,
      "source": "text",
      "content": "delay for same bank group in same tCCD_L_slr - - TBD - nCK 4",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 488,
      "source": "text",
      "content": "logical rank 5ns) 5ns)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 488,
      "source": "text",
      "content": "M d loe gin la icim y a lu f o rm ar n sW kamrit ee bto a nW kr gite ro c uo pm inm sa an md e tC WC RD __ sL lr_ Ma , x 2( 03 n2 sn )CK - Ma ,x 2(3 02 nn s)CK - TBD - nCK 4",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 488,
      "source": "text",
      "content": "Minimum Read to Write command tCCD_L_ CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 488,
      "source": "text",
      "content": "d loe gla icy a lf o rar ns kame bank group in same RTW_slr + (tRPST - 0.5tCK) + tWPRE 4,5,7,8",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 488,
      "source": "text",
      "content": "M dein laim y u fom r sW amrit ee bto a nR ke ga rd o c uo pm inm sa an md e tCCD_L_ CWL + WBL/2 + tWTR_L nCK 4.6,8",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 488,
      "source": "text",
      "content": "logical rank WTR_slr",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 488,
      "source": "text",
      "content": "Minimum Read to Read command",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 488,
      "source": "text",
      "content": "delay for different bank group in tCCD_S_slr 8 - 8 - TBD - nCK 4",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 488,
      "source": "text",
      "content": "d cW i affr le i rt re ae nnto kt bW ar nit ke gc ro om upm ia nn d tC WC RD __ sS lr_ 8 - 8 - TBD - nCK 4",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 488,
      "source": "text",
      "content": "Minimum Read to Write command tCCD_S_ CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 488,
      "source": "text",
      "content": "d sae mlay e f lo or g id ci aff le rr ae nn kt bank group in RTW_slr + (tRPST - 0.5tCK) + tWPRE 4,5,7,8",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 488,
      "source": "text",
      "content": "M dein laim y u fom r dW iffr eit re e nto t bR ae na kd gc ro om upm ia nn d tCCD_S_ CWL + WBL/2 + tWTR_S nCK 4,6,8",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 488,
      "source": "text",
      "content": "same logical rank WTR_slr",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 488,
      "source": "text",
      "content": "M dein laim y u inm d iR ffee ra ed n t to l oR ge ica ad l rc ao nm km sand tCCD_dlr 8 - 8 - TBD - nCK 4",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 488,
      "source": "text",
      "content": "M dein laim y u inm d iW fferi rt ee n t to l oW gir cit ae l c rao nm km sand WtC RC _D d_ lr 8 - 8 - TBD - nCK 4,12",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 488,
      "source": "text",
      "content": "M dein laim y u inm d iW fferi rt ee n t to p W hyr sit ie c ac lo rm anm ka snd WtC RC _D dp_ r 8 - 8 - 8 - nCK 4 1,1 32,",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 488,
      "source": "text",
      "content": "M dein laim y u inm d iR ffee ra ed n t to l oW gir cit ae l c rao nm km sand Rt TC WCD _d_ lr CL - CWL + + (t RR PB SL/ T2 -+ 0 2 .5tC tCK K - ) ( +R te Wad P RD EQS offset) 4,5,7,8",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 488,
      "source": "text",
      "content": "M dein laim y u inm d iW fferi rt ee n t to l oR ge ica ad l c rao nm km sand WtC TC RD _d_ lr CWL + WBL/2 + tWTR_S nCK 4,6,8",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 488,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 488,
      "source": "text",
      "content": "delay to different bank group in the tRRD_S_slr 8 - 8 - TBD - nCK 4",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 488,
      "source": "text",
      "content": "A d saeC mlaT y eIV t lA o oT gsE ia c amto l e r A a bC na kT nI kV A grT oE u pC io nm thm ea nd tRRD_L_slr Ma ,x ( 51 n1 sn )CK - Max , ( 51 n2 sn )CK - Ma ,x ( 51 n3 sn )CK - nCK 4",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 488,
      "source": "text",
      "content": "A deC laT yIV tA oT dE if ft eo r eA nC t T loIV gA icT aE l r C ano km smand tRRD_dlr 4 - 4 - 4 - nCK 4",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 488,
      "source": "text",
      "content": "F loo gu icr aa l c rt aiv na kt e window to the same tFAW_slr m ,1a 4x .( 53 22 8n nC sK ) - m ,1a 3x .( 33 12 2n nC sK ) - m ,1a 2x .( 23 82 8n nC sK ) - nCK 1,4,9",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 488,
      "source": "text",
      "content": "F cao lu rr a a nc kt sivate window to different logi- tFAW_dlr 16 - 16 - 16 - nCK 4",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 488,
      "source": "text",
      "content": "Activate window by DIMM channel tDCAW 128 - 128 - 128 - nCK 14 1,1 ,10 3,",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 488,
      "source": "text",
      "content": "D CI oM uM nt C inh ta Dn Cn Ae Wl Activate Command nDCAC - 32 - 32 - 32 ACT 14 1,1 ,10 3,",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 488,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 44
    },
    {
      "page": 488,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 489,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 489,
      "source": "text",
      "content": "Table 526 â Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 489,
      "source": "text",
      "content": "Speed DDR5-4400 DDR5-4800 DDR5-5200",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 489,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 489,
      "source": "text",
      "content": "Reset/Self Refresh Timing",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 489,
      "source": "text",
      "content": "max(5nCK, max(5nCK, max(5nCK,",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 489,
      "source": "text",
      "content": "E rex qit u S irie nl gf R ae lf or ce ks eh d t o D c Lo Lmmands not tXS_3DS st lrR 1F (mC i_ n ) - slt rR 1F (mC i_ n ) - slt rR 1F (mC i_ n ) - 2,3,4",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 489,
      "source": "text",
      "content": "+10ns) +10ns) +10ns)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 1 For x4 devices only. x8 device timings are TBD.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 2 Upon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 489,
      "source": "text",
      "content": "before it is put back into Self-Refresh Mode.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 3 This parameter utilizes a component that varies based on density. Refer to Section4.13.5 for more information 3DS Refresh.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 4 These timings are for x4 2H and 4H 3Ds devices",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 5 RBL: Read burst length associated with Read command",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 489,
      "source": "text",
      "content": "RBL = 32 for fixed BL32 and BL32 in BL32 OTF mode",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 489,
      "source": "text",
      "content": "RBL = 16 for fixed BL16 and BL16 in BL32 OTF mode",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 489,
      "source": "text",
      "content": "RBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 6 WBL: Write burst length associated with Write command",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 489,
      "source": "text",
      "content": "WBL = 32 for fixed BL32 and BL32 in BL32 OTF mode",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 489,
      "source": "text",
      "content": "WBL = 16 for fixed BL16 and BL16 in BL32 OTF mode",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 489,
      "source": "text",
      "content": "WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 7 The following is considered for tRTW equation",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 489,
      "source": "text",
      "content": "1tCK needs to be added due to tDQS2CK",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 489,
      "source": "text",
      "content": "Read DQS offset timing can pull in the tRTW timing",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 489,
      "source": "text",
      "content": "1tCK needs to be added when 1.5tCK postamble",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 9 Timing Parameters that scale are rounded down to 1ps of accuracy.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 10 Activate commands to different channels on the same DIMM may be issued on the same cycle, not requiring any stagger.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 11 Activate commands to the same channel on a DIMM are subject to tDCAW. No more than nDCAC activate commands may be issued",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 489,
      "source": "text",
      "content": "to the same channel on a DIMM within tDCAW.",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 12 tCCD_ WR_dlr and tCCD_ WR_dpr also apply to the WRITE PATTERN command.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 489,
      "source": "text",
      "content": "NOTE 13 Parameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 489,
      "source": "text",
      "content": "to DIMMs built with higher current capacity PMICs",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 489,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 489,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 490,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 490,
      "source": "text",
      "content": "13.3.8 Timing Parameters for 3DS-DDR5-5600 to 3DS-DDR5-6400 x4 2H & 4H",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 490,
      "source": "text",
      "content": "Analog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 490,
      "source": "text",
      "content": "values which scale with tCKmin are to be defined using the tCKmin in the associated data rate",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 490,
      "source": "text",
      "content": "Table 527 â Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 490,
      "source": "text",
      "content": "Speed DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 490,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 490,
      "source": "text",
      "content": "Command and Address Timing for 3DS",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 490,
      "source": "text",
      "content": "Minimum Read to Read command Max(8nCK, Max(8nCK,",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 490,
      "source": "text",
      "content": "delay for same bank group in same tCCD_L_slr - - TBD - nCK 4",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 490,
      "source": "text",
      "content": "logical rank 5ns) 5ns)",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 490,
      "source": "text",
      "content": "M d loe gin la icim y",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 490,
      "source": "text",
      "content": "sW kamrit ee bto a nW kr gite ro c uo pm inm sa an md e tC WC RD __ sL lr_ Ma",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 490,
      "source": "text",
      "content": "x 2( 03 n2 sn )CK - Ma ,x 2(3 02 nn s)CK - TBD - nCK 4",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 490,
      "source": "text",
      "content": "Minimum Read to Write command tCCD_L_ CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 490,
      "source": "text",
      "content": "delay for same bank group in same 4,5,7,8",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 490,
      "source": "text",
      "content": "logical rank RTW_slr + (tRPST - 0.5tCK) + tWPRE",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 490,
      "source": "text",
      "content": "M dein laim y u fom r sW amrit ee bto a nR ke ga rd o c uo pm inm sa an md e tCCD_L_ CWL + WBL/2 + tWTR_L nCK 4.6,8",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 490,
      "source": "text",
      "content": "logical rank WTR_slr",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 490,
      "source": "text",
      "content": "Minimum Read to Read command",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 490,
      "source": "text",
      "content": "delay for different bank group in tCCD_S_slr 8 - 8 - 8 - nCK 4",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 490,
      "source": "text",
      "content": "d cW i affr le i rt re ae nnto kt bW ar nit ke gc ro om upm ia nn d tC WC RD __ sS lr_ 8 - 8 - 8 - nCK 4",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 490,
      "source": "text",
      "content": "Minimum Read to Write command tCCD_S_ CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 490,
      "source": "text",
      "content": "delay for different bank group in 4,5,7,8",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 490,
      "source": "text",
      "content": "same logical rank RTW_slr + (tRPST - 0.5tCK) + tWPRE",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 490,
      "source": "text",
      "content": "M dein laim y u fom r dW iffr eit re e nto t bR ae na kd gc ro om upm ia nn d tCCD_S_ CWL + WBL/2 + tWTR_S nCK 4,6,8",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 490,
      "source": "text",
      "content": "same logical rank WTR_slr",
      "bbox": null,
      "block_index": 37
    },
    {
      "page": 490,
      "source": "text",
      "content": "M dein laim y u inm d iR ffee ra ed n t to l oR ge ica ad l rc ao nm km sand tCCD_dlr 8 - 8 - 8 - nCK 4",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 490,
      "source": "text",
      "content": "M dein laim y u inm d iW fferi rt ee n t to l oW gir cit ae l c rao nm km sand tC WC RD __ dS lr_ 8 - 8 - 8 - nCK 4",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 490,
      "source": "text",
      "content": "M dein laim y u inm d iR ffee ra ed n t to l oW gir cit ae l c rao nm km sand Rt TC WCD _d_ lr CL - CWL + + (t RR PB SL/ T2 -+ 0 2 .5tC tCK K - ) ( +R te Wad P RD EQS offset) 4,5,7,8",
      "bbox": null,
      "block_index": 40
    },
    {
      "page": 490,
      "source": "text",
      "content": "M dein laim y u inm d iW fferi rt ee n t to l oR ge ica ad l c rao nm km sand WtC TC RD _d_ lr CWL + WBL/2 + tWTR_S nCK 4,6,8",
      "bbox": null,
      "block_index": 41
    },
    {
      "page": 490,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 42
    },
    {
      "page": 490,
      "source": "text",
      "content": "delay to different bank group in the tRRD_S_slr TBD - TBD - TBD - nCK 4",
      "bbox": null,
      "block_index": 43
    },
    {
      "page": 490,
      "source": "text",
      "content": "ACTIVATE to ACTIVATE Command",
      "bbox": null,
      "block_index": 45
    },
    {
      "page": 490,
      "source": "text",
      "content": "delay to same bank group in the tRRD_L_slr TBD - TBD - TBD - nCK 4",
      "bbox": null,
      "block_index": 46
    },
    {
      "page": 490,
      "source": "text",
      "content": "A deC laT yIV tA oT dE if ft eo r eA nC t T loIV gA icT aE l r C ano km smand tRRD_dlr 4 - 4 - 4 - nCK 4",
      "bbox": null,
      "block_index": 48
    },
    {
      "page": 490,
      "source": "text",
      "content": "F loo gu icr aa l c rt aiv na kt e window to the same tFAW_slr ma ,x x( x3 n2 sn )CK - ma ,x x( x3 n2 sn )CK - ma ,x x( x3 n2 sn )CK - nCK 1,4,9",
      "bbox": null,
      "block_index": 49
    },
    {
      "page": 490,
      "source": "text",
      "content": "Four activate window to different logi- tFAW_dlr 16 - 16 - 16 - nCK 4",
      "bbox": null,
      "block_index": 50
    },
    {
      "page": 490,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 52
    },
    {
      "page": 490,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 53
    },
    {
      "page": 491,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 491,
      "source": "text",
      "content": "Table 527 â Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400 (Contâd)",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 491,
      "source": "text",
      "content": "Speed DDR5-5600 DDR5-6000 DDR5-6400",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 491,
      "source": "text",
      "content": "Parameter Symbol MIN MAX MIN MAX MIN MAX",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 491,
      "source": "text",
      "content": "Reset/Self Refresh Timing",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 491,
      "source": "text",
      "content": "max(5nCK, max(5nCK, max(5nCK,",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 491,
      "source": "text",
      "content": "E rex qit u S irie nl gf R ae lf or ce ks eh d t o D c Lo Lmmands not tXS_3DS st lrR 1F (mC i_ n ) - slt rR 1F (mC i_ n ) - slt rR 1F (mC i_ n ) - 2,3,4",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 491,
      "source": "text",
      "content": "+10ns) +10ns) +10ns)",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 491,
      "source": "text",
      "content": "NOTE 1 For x4 devices only. x8 device timings are TBD.",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 491,
      "source": "text",
      "content": "NOTE 2 Upon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 491,
      "source": "text",
      "content": "before it is put back into Self-Refresh Mode.",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 491,
      "source": "text",
      "content": "NOTE 3 This parameter utilizes a component that varies based on density. Refer to the 3DS Refresh section for more information.",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 491,
      "source": "text",
      "content": "NOTE 4 These timings are for x4 2H and 4H 3Ds devices",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 491,
      "source": "text",
      "content": "NOTE 5 RBL: Read burst length associated with Read command",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 491,
      "source": "text",
      "content": "RBL = 32 for fixed BL32 and BL32 in BL32 OTF mode",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 491,
      "source": "text",
      "content": "RBL = 16 for fixed BL16 and BL16 in BL32 OTF mode",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 491,
      "source": "text",
      "content": "RBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 491,
      "source": "text",
      "content": "NOTE 6 WBL: Write burst length associated with Write command",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 491,
      "source": "text",
      "content": "WBL = 32 for fixed BL32 and BL32 in BL32 OTF mode",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 491,
      "source": "text",
      "content": "WBL = 16 for fixed BL16 and BL16 in BL32 OTF mode",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 491,
      "source": "text",
      "content": "WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 491,
      "source": "text",
      "content": "NOTE 7 The following is considered for tRTW equation",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 491,
      "source": "text",
      "content": "1tCK needs to be added due to tDQS2CK",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 491,
      "source": "text",
      "content": "Read DQS offset timing can pull in the tRTW timing",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 491,
      "source": "text",
      "content": "1tCK needs to be added when 1.5tCK postamble",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 491,
      "source": "text",
      "content": "NOTE 9 Timing Parameters that scale are rounded down to 1ps of accuracy.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 491,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 491,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 492,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 492,
      "source": "text",
      "content": "14 DDR5 Module Rank and Channel Timings",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 492,
      "source": "text",
      "content": "14.1 Module Rank and Channel Limitations for DDR5 DIMMs",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 492,
      "source": "text",
      "content": "To achieve efficient module power supply design for JEDEC-standard DDR5 DIMMs, minimum timings as well as",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 492,
      "source": "text",
      "content": "limitations in the number of DRAMs are provided for Refresh, and Write operations occurring on a single module. As",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 492,
      "source": "text",
      "content": "well, since these modules are organized as two independent 36-bit or 40-bit channels (32 bits for non-ECC DIMMs),",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 492,
      "source": "text",
      "content": "additional restrictions apply in order to limit localized power delivery noise on the module. To provide best",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 492,
      "source": "text",
      "content": "performance, the different channels may initiate commands on the same cycle provided the rank to rank timings are",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 492,
      "source": "text",
      "content": "met, the maximum number of DRAMs in a given activity is not exceeded, and the applicable component timings",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 492,
      "source": "text",
      "content": "shown elsewhere in this specification are met. The timing and operational relationships for DDR5 DIMMs are shown",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 492,
      "source": "text",
      "content": "Table 528 â DDR5 Module Rank and Channel Timings for DDR5 DIMMs",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 492,
      "source": "text",
      "content": "Maximum number of DRAM die in simultaneous or overlapping activity",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 492,
      "source": "text",
      "content": "DIMM Configuration Refresh (All-Bank Refresh) Write, Write-Pattern",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 492,
      "source": "text",
      "content": "Die per Die per Die per Die per",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 492,
      "source": "text",
      "content": "Physical Rank DIMM Channel DIMM",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 492,
      "source": "text",
      "content": "SR x16 No restriction",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 492,
      "source": "text",
      "content": "DR x16 No restriction 2 4",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 492,
      "source": "text",
      "content": "SR x8 No restriction",
      "bbox": null,
      "block_index": 19
    },
    {
      "page": 492,
      "source": "text",
      "content": "DR x8 No restriction 5 10",
      "bbox": null,
      "block_index": 20
    },
    {
      "page": 492,
      "source": "text",
      "content": "SR x4 No restriction",
      "bbox": null,
      "block_index": 21
    },
    {
      "page": 492,
      "source": "text",
      "content": "DR x4 No restriction 10 20",
      "bbox": null,
      "block_index": 22
    },
    {
      "page": 492,
      "source": "text",
      "content": "DR x4 (2H 3DS) No restriction 40 10 20",
      "bbox": null,
      "block_index": 23
    },
    {
      "page": 492,
      "source": "text",
      "content": "DR x4 (4H 3DS) 30 40 10 20",
      "bbox": null,
      "block_index": 24
    },
    {
      "page": 492,
      "source": "text",
      "content": "DR x4 (8H 3DS) 30 40 10 20",
      "bbox": null,
      "block_index": 25
    },
    {
      "page": 492,
      "source": "text",
      "content": "Notes 1, 2, 3, 4, 7, 8, 9 1, 5, 6, 7, 9",
      "bbox": null,
      "block_index": 26
    },
    {
      "page": 492,
      "source": "text",
      "content": "NOTE 1 Any combination of commands with up to the maximum of die per channel and per DIMM, per condition is allowed.",
      "bbox": null,
      "block_index": 27
    },
    {
      "page": 492,
      "source": "text",
      "content": "NOTE 2 Refresh commands to different channels do not require stagger.",
      "bbox": null,
      "block_index": 28
    },
    {
      "page": 492,
      "source": "text",
      "content": "NOTE 3 tRFC_dlr must be met for refresh commands to different logical ranks within a package rank on the same channel.",
      "bbox": null,
      "block_index": 29
    },
    {
      "page": 492,
      "source": "text",
      "content": "NOTE 4 Any DRAM is considered to be in Refresh mode until tRFC time has been met.",
      "bbox": null,
      "block_index": 30
    },
    {
      "page": 492,
      "source": "text",
      "content": "NOTE 5 tCCD parameters must be met for Write and Write-Pattern commands to different logical ranks or physical ranks within the same",
      "bbox": null,
      "block_index": 31
    },
    {
      "page": 492,
      "source": "text",
      "content": "channel; no overlapping write data bus activity is allowed on two physical or logical ranks within the same channel.",
      "bbox": null,
      "block_index": 32
    },
    {
      "page": 492,
      "source": "text",
      "content": "NOTE 6 Write and Write-Pattern commands to different channels do not require stagger.",
      "bbox": null,
      "block_index": 33
    },
    {
      "page": 492,
      "source": "text",
      "content": "NOTE 7 Each rank consists of one group of DRAMs making up a 36 or 40 bit channel (32 bits for non-ECC DIMMs).",
      "bbox": null,
      "block_index": 34
    },
    {
      "page": 492,
      "source": "text",
      "content": "NOTE 8 These restrictions only apply to explicit all-banks refresh commands (REFab) and not to self-refresh entry or exit",
      "bbox": null,
      "block_index": 35
    },
    {
      "page": 492,
      "source": "text",
      "content": "NOTE 9 Restrictions apply to DIMMs built with JEDEC PMICXXXX, but may not apply to DIMMs built with higher current capacity",
      "bbox": null,
      "block_index": 36
    },
    {
      "page": 492,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 38
    },
    {
      "page": 492,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 39
    },
    {
      "page": 493,
      "source": "text",
      "content": "JEDEC Standard No. 79-5",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 493,
      "source": "text",
      "content": "Annex A Clock, DQS and DQ Validation Methodology",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 493,
      "source": "text",
      "content": "*THIS AREA IS SUBJECT TO CHANGE BASED ON SUPPLIER FEEDBACK*",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 493,
      "source": "text",
      "content": "This Annex describes the methodologies for validating specifications described in this document. Note that",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 493,
      "source": "text",
      "content": "some of the methodologies in this document may reference qualitative means (for example, âslowlyâ, âa",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 493,
      "source": "text",
      "content": "lotâ). In such cases this document attempts to give some guidance as to what quantitative term should be",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 493,
      "source": "text",
      "content": "assigned to those qualitative statements. However, it must be noted that the numbers assigned are not",
      "bbox": null,
      "block_index": 8
    },
    {
      "page": 493,
      "source": "text",
      "content": "A.2 Validation Equipment",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 493,
      "source": "text",
      "content": "Most of the voltage and timing measurements are performed using real time scopes and/or Bit Error Rate",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 493,
      "source": "text",
      "content": "A.2.2 Bit Error Rate Tester (BERT)",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 493,
      "source": "text",
      "content": "A.3 DDR5 DRAM Input Clock Jitter Validation",
      "bbox": null,
      "block_index": 15
    },
    {
      "page": 493,
      "source": "text",
      "content": "A.3.1 Validation of DRAM Input Clock Jitter Specifications",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 493,
      "source": "text",
      "content": "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 493,
      "source": "text",
      "content": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
      "bbox": null,
      "block_index": 18
    },
    {
      "page": 495,
      "source": "text",
      "content": "Standard Improvement Form JEDEC",
      "bbox": null,
      "block_index": 0
    },
    {
      "page": 495,
      "source": "text",
      "content": "The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry",
      "bbox": null,
      "block_index": 1
    },
    {
      "page": 495,
      "source": "text",
      "content": "regarding usage of the subject standard. Individuals or companies are invited to submit comments to",
      "bbox": null,
      "block_index": 2
    },
    {
      "page": 495,
      "source": "text",
      "content": "JEDEC. All comments will be collected and dispersed to the appropriate committee(s).",
      "bbox": null,
      "block_index": 3
    },
    {
      "page": 495,
      "source": "text",
      "content": "If you can provide input, please complete this form and return to:",
      "bbox": null,
      "block_index": 4
    },
    {
      "page": 495,
      "source": "text",
      "content": "JEDEC Fax: 703.907.7583",
      "bbox": null,
      "block_index": 5
    },
    {
      "page": 495,
      "source": "text",
      "content": "Attn: Publications Department",
      "bbox": null,
      "block_index": 6
    },
    {
      "page": 495,
      "source": "text",
      "content": "3103 North 10th Street",
      "bbox": null,
      "block_index": 7
    },
    {
      "page": 495,
      "source": "text",
      "content": "Arlington, VA 22201-2107",
      "bbox": null,
      "block_index": 9
    },
    {
      "page": 495,
      "source": "text",
      "content": "1. I recommend changes to the following:",
      "bbox": null,
      "block_index": 10
    },
    {
      "page": 495,
      "source": "text",
      "content": "Requirement, clause number",
      "bbox": null,
      "block_index": 11
    },
    {
      "page": 495,
      "source": "text",
      "content": "Test method number Clause number",
      "bbox": null,
      "block_index": 12
    },
    {
      "page": 495,
      "source": "text",
      "content": "The referenced clause number has proven to be:",
      "bbox": null,
      "block_index": 13
    },
    {
      "page": 495,
      "source": "text",
      "content": "Unclear Too Rigid In Error",
      "bbox": null,
      "block_index": 14
    },
    {
      "page": 495,
      "source": "text",
      "content": "2. Recommendations for correction:",
      "bbox": null,
      "block_index": 16
    },
    {
      "page": 495,
      "source": "text",
      "content": "3. Other suggestions for document improvement:",
      "bbox": null,
      "block_index": 17
    },
    {
      "page": 495,
      "source": "text",
      "content": "City/State/Zip: Date:",
      "bbox": null,
      "block_index": 22
    }
  ]
}