#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 12 00:15:14 2019
# Process ID: 14660
# Current directory: C:/Users/95223/Desktop/course_design/course_design.runs/synth_1
# Command line: vivado.exe -log openmips_min_sopc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source openmips_min_sopc.tcl
# Log file: C:/Users/95223/Desktop/course_design/course_design.runs/synth_1/openmips_min_sopc.vds
# Journal file: C:/Users/95223/Desktop/course_design/course_design.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source openmips_min_sopc.tcl -notrace
Command: synth_design -top openmips_min_sopc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 820.777 ; gain = 177.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/openmips_min_sopc.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [C:/Users/95223/Desktop/course_design/course_design.runs/synth_1/.Xil/Vivado-14660-DESKTOP-K4JAJDO/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (1#1) [C:/Users/95223/Desktop/course_design/course_design.runs/synth_1/.Xil/Vivado-14660-DESKTOP-K4JAJDO/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'openmips' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/openmips.v:35]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/pc_reg.v:35]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (2#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/pc_reg.v:35]
INFO: [Synth 8-6157] synthesizing module 'if_id' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/if_id.v:35]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (3#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/if_id.v:35]
INFO: [Synth 8-6157] synthesizing module 'id' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/id.v:35]
INFO: [Synth 8-6155] done synthesizing module 'id' (4#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/id.v:35]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/regfile.v:35]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/regfile.v:35]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/id_ex.v:35]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (6#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/id_ex.v:35]
INFO: [Synth 8-6157] synthesizing module 'ex' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ex.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ex' (7#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ex.v:35]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ex_mem.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (8#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ex_mem.v:35]
INFO: [Synth 8-6157] synthesizing module 'mem' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem.v:175]
INFO: [Synth 8-226] default block is never used [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem.v:201]
INFO: [Synth 8-226] default block is never used [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem.v:271]
INFO: [Synth 8-226] default block is never used [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem.v:294]
INFO: [Synth 8-226] default block is never used [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem.v:326]
INFO: [Synth 8-226] default block is never used [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem.v:372]
INFO: [Synth 8-226] default block is never used [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem.v:398]
INFO: [Synth 8-6155] done synthesizing module 'mem' (9#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem.v:35]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem_wb.v:35]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (10#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem_wb.v:35]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/hilo_reg.v:35]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (11#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/hilo_reg.v:35]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ctrl.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (12#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ctrl.v:35]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/div.v:35]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/div.v:75]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/div.v:80]
INFO: [Synth 8-6155] done synthesizing module 'div' (13#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/div.v:35]
INFO: [Synth 8-6157] synthesizing module 'LLbit_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/LLbit_reg.v:35]
INFO: [Synth 8-6155] done synthesizing module 'LLbit_reg' (14#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/LLbit_reg.v:35]
INFO: [Synth 8-6157] synthesizing module 'cp0_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/cp0_reg.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/cp0_reg.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cp0_reg' (15#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/cp0_reg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'openmips' (16#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/openmips.v:35]
INFO: [Synth 8-6157] synthesizing module 'imem_ip' [C:/Users/95223/Desktop/course_design/course_design.runs/synth_1/.Xil/Vivado-14660-DESKTOP-K4JAJDO/realtime/imem_ip_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'imem_ip' (17#1) [C:/Users/95223/Desktop/course_design/course_design.runs/synth_1/.Xil/Vivado-14660-DESKTOP-K4JAJDO/realtime/imem_ip_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ip_iram_dual_port' [C:/Users/95223/Desktop/course_design/course_design.runs/synth_1/.Xil/Vivado-14660-DESKTOP-K4JAJDO/realtime/ip_iram_dual_port_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ip_iram_dual_port' (18#1) [C:/Users/95223/Desktop/course_design/course_design.runs/synth_1/.Xil/Vivado-14660-DESKTOP-K4JAJDO/realtime/ip_iram_dual_port_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (11) of module 'ip_iram_dual_port' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/openmips_min_sopc.v:197]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/data_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (19#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/data_ram.v:35]
INFO: [Synth 8-6157] synthesizing module 'SD_soft' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/SD_soft.v:23]
WARNING: [Synth 8-5788] Register SD_cs_reg in module SD_soft is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/SD_soft.v:47]
WARNING: [Synth 8-5788] Register SD_clk_reg in module SD_soft is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/SD_soft.v:47]
WARNING: [Synth 8-5788] Register SD_datain_reg in module SD_soft is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/SD_soft.v:47]
INFO: [Synth 8-6155] done synthesizing module 'SD_soft' (20#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/SD_soft.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/seg7.v:1]
INFO: [Synth 8-6157] synthesizing module 'seg7x16' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/seg7x16.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/seg7x16.v:86]
INFO: [Synth 8-6155] done synthesizing module 'seg7x16' (21#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/seg7x16.v:21]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (22#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/seg7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc' (23#1) [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/openmips_min_sopc.v:6]
WARNING: [Synth 8-3331] design seg7 has unconnected port clk_seg
WARNING: [Synth 8-3331] design SD_soft has unconnected port sel_i[0]
WARNING: [Synth 8-3331] design SD_soft has unconnected port data_i[7]
WARNING: [Synth 8-3331] design SD_soft has unconnected port data_i[6]
WARNING: [Synth 8-3331] design SD_soft has unconnected port data_i[5]
WARNING: [Synth 8-3331] design SD_soft has unconnected port data_i[4]
WARNING: [Synth 8-3331] design SD_soft has unconnected port data_i[3]
WARNING: [Synth 8-3331] design SD_soft has unconnected port data_i[2]
WARNING: [Synth 8-3331] design SD_soft has unconnected port data_i[1]
WARNING: [Synth 8-3331] design SD_soft has unconnected port data_i[0]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[1]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[0]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[31]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[30]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[29]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[28]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[27]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[26]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[25]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[24]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[23]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[22]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[21]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[20]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[19]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[18]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[17]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[16]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[15]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[14]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[13]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[7]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[6]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[5]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[4]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[3]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[2]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[1]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[11]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[10]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[7]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[6]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[5]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[4]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[3]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[2]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[1]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[0]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 889.074 ; gain = 245.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 889.074 ; gain = 245.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 889.074 ; gain = 245.316
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/ip/imem_ip/imem_ip/imem_ip_in_context.xdc] for cell 'U_imem_rom'
Finished Parsing XDC File [c:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/ip/imem_ip/imem_ip/imem_ip_in_context.xdc] for cell 'U_imem_rom'
Parsing XDC File [c:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/ip/ip_iram_dual_port/ip_iram_dual_port/ip_iram_dual_port_in_context.xdc] for cell 'U_imem_ram'
Finished Parsing XDC File [c:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/ip/ip_iram_dual_port/ip_iram_dual_port/ip_iram_dual_port_in_context.xdc] for cell 'U_imem_ram'
Parsing XDC File [c:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'U_clk_div'
Finished Parsing XDC File [c:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'U_clk_div'
Parsing XDC File [C:/Users/95223/Desktop/course_design/course_design.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/95223/Desktop/course_design/course_design.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/95223/Desktop/course_design/course_design.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/openmips_min_sopc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/openmips_min_sopc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/95223/Desktop/course_design/course_design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/95223/Desktop/course_design/course_design.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1057.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1057.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1057.039 ; gain = 413.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1057.039 ; gain = 413.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for U_imem_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_imem_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_clk_div. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1057.039 ; gain = 413.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wreg_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_flag_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ex.v:315]
INFO: [Synth 8-5546] ROM "LLbit_value_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LLbit_value_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-5546] ROM "status_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'reg1_o_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/id.v:724]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_o_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/id.v:746]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_reg_read_addr_o_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ex.v:475]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp1_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ex.v:363]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp_o_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ex.v:352]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_o_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ex.v:353]
WARNING: [Synth 8-327] inferring latch for variable 'stallreq_for_madd_msub_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ex.v:354]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_cause_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem.v:465]
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/mem.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'new_pc_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/ctrl.v:58]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/cp0_reg.v:188]
WARNING: [Synth 8-327] inferring latch for variable 'debug_once_was_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/openmips_min_sopc.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'reg_inst_reg' [C:/Users/95223/Desktop/course_design/course_design.srcs/sources_1/new/complete_inst_cpu/openmips_min_sopc.v:106]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1057.039 ; gain = 413.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 15    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 33    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---RAMs : 
	               8K Bit         RAMs := 4     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 81    
	  11 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 3     
	   7 Input     24 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	  33 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	  28 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 13    
	  11 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 5     
	  28 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	  33 Input      2 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
	  28 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 4     
	  33 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module openmips_min_sopc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  11 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  33 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	  28 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	  11 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 5     
	  28 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	  33 Input      2 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 4     
	  33 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	  33 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	  15 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 5     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module LLbit_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cp0_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module data_ram 
Detailed RTL Component Info : 
+---RAMs : 
	               8K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module SD_soft 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module seg7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[2]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[2]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[1]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[1]' (FDSE) to 'openmips0/cp0_reg0/prid_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[1]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[0]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[0]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[0]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[3]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[3]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[4]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[4]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[5]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[5]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[6]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[6]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (openmips0/cp0_reg0/\cause_o_reg[6] )
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[7]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[7]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[7]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[8]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[8]' (FDSE) to 'openmips0/cp0_reg0/prid_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[9]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[9]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[10]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[10]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[11]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[11]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[12]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[12]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[13]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[13]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[14]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[14]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[15]' (FDSE) to 'openmips0/cp0_reg0/prid_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[15]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[16]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[16]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[16]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[17]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[17]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[17]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[18]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[18]' (FDSE) to 'openmips0/cp0_reg0/prid_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[18]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[19]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[19]' (FDSE) to 'openmips0/cp0_reg0/prid_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[19]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[20]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[20]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[20]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[21]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[21]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[21]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[22]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (openmips0/cp0_reg0/\prid_o_reg[22] )
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[23]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[23]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[24]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[24]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[24]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[25]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[25]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[25]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[26]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[26]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[26]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[27]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[27]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[27]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[28]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[28]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[28]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[29]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[29]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[29]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[30]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[30]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[30]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[31]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (openmips0/cp0_reg0/\prid_o_reg[31] )
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[14]' (FDR) to 'openmips0/cp0_reg0/cause_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[15]' (FDR) to 'openmips0/cp0_reg0/cause_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[13]' (FDR) to 'openmips0/cp0_reg0/cause_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[12]' (FDR) to 'openmips0/cp0_reg0/cause_o_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (openmips0/cp0_reg0/\cause_o_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_seg7/seg7x16_inst/o_seg_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'openmips0/mem0/cp0_cause_reg[14]' (LDC) to 'openmips0/mem0/cp0_cause_reg[11]'
INFO: [Synth 8-3886] merging instance 'openmips0/mem0/cp0_cause_reg[15]' (LDC) to 'openmips0/mem0/cp0_cause_reg[11]'
INFO: [Synth 8-3886] merging instance 'openmips0/mem0/cp0_cause_reg[13]' (LDC) to 'openmips0/mem0/cp0_cause_reg[11]'
INFO: [Synth 8-3886] merging instance 'openmips0/mem0/cp0_cause_reg[12]' (LDC) to 'openmips0/mem0/cp0_cause_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (openmips0/mem0/\cp0_cause_reg[11] )
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[31]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[30]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[29]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[28]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[27]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[26]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[25]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[24]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[23]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[22]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[21]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[20]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[19]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[18]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[17]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[16]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[11]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[7]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[6]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[5]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[4]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[3]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[2]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[1]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[0]) is unused and will be removed from module mem.
INFO: [Synth 8-3886] merging instance 'openmips0/ex0/cnt_o_reg[0]' (LDC) to 'openmips0/ex0/stallreq_for_madd_msub_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.246 ; gain = 416.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+-------------------------+-----------+----------------------+------------------+
|Module Name        | RTL Object              | Inference | Size (Depth x Width) | Primitives       | 
+-------------------+-------------------------+-----------+----------------------+------------------+
|openmips0/regfile1 | regs_reg                | Implied   | 32 x 32              | RAM32M x 12      | 
|openmips_min_sopc  | data_ram0/data_mem0_reg | Implied   | 1 K x 8              | RAM256X1S x 32   | 
|openmips_min_sopc  | data_ram0/data_mem1_reg | Implied   | 1 K x 8              | RAM256X1S x 32   | 
|openmips_min_sopc  | data_ram0/data_mem2_reg | Implied   | 1 K x 8              | RAM256X1S x 32   | 
|openmips_min_sopc  | data_ram0/data_mem3_reg | Implied   | 1 K x 8              | RAM256X1S x 32   | 
+-------------------+-------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U_clk_div/clk_100m' to pin 'U_clk_div/bbstub_clk_100m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'U_clk_div/clk_10m' to pin 'U_clk_div/bbstub_clk_10m/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 1060.246 ; gain = 416.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1253.438 ; gain = 609.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------------+-------------------------+-----------+----------------------+------------------+
|Module Name        | RTL Object              | Inference | Size (Depth x Width) | Primitives       | 
+-------------------+-------------------------+-----------+----------------------+------------------+
|openmips0/regfile1 | regs_reg                | Implied   | 32 x 32              | RAM32M x 12      | 
|openmips_min_sopc  | data_ram0/data_mem0_reg | Implied   | 1 K x 8              | RAM256X1S x 32   | 
|openmips_min_sopc  | data_ram0/data_mem1_reg | Implied   | 1 K x 8              | RAM256X1S x 32   | 
|openmips_min_sopc  | data_ram0/data_mem2_reg | Implied   | 1 K x 8              | RAM256X1S x 32   | 
|openmips_min_sopc  | data_ram0/data_mem3_reg | Implied   | 1 K x 8              | RAM256X1S x 32   | 
+-------------------+-------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 1253.438 ; gain = 609.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop openmips0/pc_reg0/ce_reg is being inverted and renamed to openmips0/pc_reg0/ce_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 1253.438 ; gain = 609.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 1253.438 ; gain = 609.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1253.438 ; gain = 609.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1253.438 ; gain = 609.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1253.438 ; gain = 609.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1253.438 ; gain = 609.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_1         |         1|
|2     |imem_ip           |         1|
|3     |ip_iram_dual_port |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |clk_wiz_1         |     1|
|2     |imem_ip           |     1|
|3     |ip_iram_dual_port |     1|
|4     |BUFG              |     8|
|5     |CARRY4            |   212|
|6     |DSP48E1           |     4|
|7     |LUT1              |   201|
|8     |LUT2              |   451|
|9     |LUT3              |   289|
|10    |LUT4              |   525|
|11    |LUT5              |   553|
|12    |LUT6              |  1542|
|13    |MUXF7             |     4|
|14    |RAM256X1S         |   128|
|15    |RAM32M            |    12|
|16    |FDCE              |    53|
|17    |FDPE              |     7|
|18    |FDRE              |  1161|
|19    |FDSE              |     1|
|20    |LD                |    69|
|21    |LDC               |   262|
|22    |IBUF              |     4|
|23    |OBUF              |    35|
+------+------------------+------+

Report Instance Areas: 
+------+-----------------+----------+------+
|      |Instance         |Module    |Cells |
+------+-----------------+----------+------+
|1     |top              |          |  5619|
|2     |  SD_soft0       |SD_soft   |     3|
|3     |  U_seg7         |seg7      |   156|
|4     |    seg7x16_inst |seg7x16   |    92|
|5     |  data_ram0      |data_ram  |   160|
|6     |  openmips0      |openmips  |  5122|
|7     |    ctrl0        |ctrl      |    32|
|8     |    LLbit_reg0   |LLbit_reg |     1|
|9     |    cp0_reg0     |cp0_reg   |   225|
|10    |    div0         |div       |   442|
|11    |    ex0          |ex        |   534|
|12    |    ex_mem0      |ex_mem    |  1251|
|13    |    hilo_reg0    |hilo_reg  |    64|
|14    |    id0          |id        |   110|
|15    |    id_ex0       |id_ex     |  1504|
|16    |    if_id0       |if_id     |   580|
|17    |    mem0         |mem       |    41|
|18    |    mem_wb0      |mem_wb    |   219|
|19    |    pc_reg0      |pc_reg    |   107|
|20    |    regfile1     |regfile   |    12|
+------+-----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1253.438 ; gain = 609.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:01:42 . Memory (MB): peak = 1253.438 ; gain = 441.715
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 1253.438 ; gain = 609.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 691 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1253.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 471 instances were transformed.
  LD => LDCE: 69 instances
  LDC => LDCE: 262 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
193 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:57 . Memory (MB): peak = 1253.438 ; gain = 868.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1253.438 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/95223/Desktop/course_design/course_design.runs/synth_1/openmips_min_sopc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file openmips_min_sopc_utilization_synth.rpt -pb openmips_min_sopc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 00:17:21 2019...
