module FullAdder_DM_tb;
wire Sum,Carry;
reg A,B,C;

FullAdder_DM FA(A,B,C,Carry,Sum);

initial begin

A=0; B=0; C=0;
#100; 
A=0; B=0; C=1;
#100;
A=0; B=1; C=0;
#100; 
A=0; B=1; C=1;
#100; 
A=1; B=0; C=0;
#100; 
A=1; B=0; C=1;
#100; 
A=1; B=1; C=0;
#100; 
A=1; B=1; C=1;
#100;

end
endmodule;
