{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558940661042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558940661167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 15:04:20 2019 " "Processing started: Mon May 27 15:04:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558940661167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940661167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A_CPU -c A_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off A_CPU -c A_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940661167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558940663024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558940663025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_regs_md/regs_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_regs_md/regs_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_MD " "Found entity 1: REGS_MD" {  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_regs_md/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_regs_md/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../A_CPU_REGS_MD/counter.v" "" { Text "E:/CPU/A_CPU_REGS_MD/counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_ul_c/ul_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_ul_c/ul_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ul_C " "Found entity 1: ul_C" {  } { { "../A_CPU_uPC_ul_C/ul_C.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_ul_C/ul_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_ua_reg/ua_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_ua_reg/ua_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uA_reg " "Found entity 1: uA_reg" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_decoder_d/decoder_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_d/decoder_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Found entity 1: decoder_D" {  } { { "../A_CPU_uPC_decoder_D/decoder_D.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_D/decoder_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_decoder_c/decoder_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_c/decoder_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "../A_CPU_uPC_decoder_C/decoder_C.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_C/decoder_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_decoder_b/decoder_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_b/decoder_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Found entity 1: decoder_B" {  } { { "../A_CPU_uPC_decoder_B/decoder_B.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_B/decoder_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_decoder_a/decoder_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_a/decoder_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Found entity 1: decoder_A" {  } { { "../A_CPU_uPC_decoder_A/decoder_A.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_A/decoder_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc/up_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc/up_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM " "Found entity 1: uP_ROM" {  } { { "../A_CPU_uPC/uP_ROM.v" "" { Text "E:/CPU/A_CPU_uPC/uP_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_alu_md_reg0_2/reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_alu_md_reg0_2/reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/CPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_alu_md_data register/ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_alu_md_data register/ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "../A_CPU_ALU_MD_Data register/LDR0_2.bdf" "" { Schematic "E:/CPU/A_CPU_ALU_MD_Data register/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_alu_md_alu181a/alu81a.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_alu_md_alu181a/alu81a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181A " "Found entity 1: ALU181A" {  } { { "../A_CPU_ALU_MD_ALU181A/ALU81A.v" "" { Text "E:/CPU/A_CPU_ALU_MD_ALU181A/ALU81A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_onestep beat/obeat.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_onestep beat/obeat.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Obeat " "Found entity 1: Obeat" {  } { { "../A_CPU_Onestep beat/Obeat.bdf" "" { Schematic "E:/CPU/A_CPU_Onestep beat/Obeat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc/upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc/upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "../A_CPU_uPC/uPC.bdf" "" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_alu_md/alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_alu_md/alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram8.v 1 1 " "Found 1 design units, including 1 entities, in source file ram8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM8 " "Found entity 1: RAM8" {  } { { "RAM8.v" "" { Text "E:/CPU/A_CPU/RAM8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A_CPU " "Found entity 1: A_CPU" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940680698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940680698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "A_CPU " "Elaborating entity \"A_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558940681005 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "FC " "Pin \"FC\" is missing source" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 640 208 384 656 "FC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558940681121 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RAMWE " "Pin \"RAMWE\" is missing source" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 568 448 624 584 "RAMWE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558940681121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:inst " "Elaborating entity \"uPC\" for hierarchy \"uPC:inst\"" {  } { { "A_CPU.bdf" "inst" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 24 792 936 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940681158 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "OUT_B " "Pin \"OUT_B\" is missing source" {  } { { "../A_CPU_uPC/uPC.bdf" "" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 280 1208 1384 296 "OUT_B" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558940681164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_D uPC:inst\|decoder_D:inst7 " "Elaborating entity \"decoder_D\" for hierarchy \"uPC:inst\|decoder_D:inst7\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst7" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 328 1008 1104 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940681179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M uPC:inst\|decoder_D:inst7\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"uPC:inst\|decoder_D:inst7\|74139M:inst\"" {  } { { "../A_CPU_uPC_decoder_D/decoder_D.bdf" "inst" { Schematic "E:/CPU/A_CPU_uPC_decoder_D/decoder_D.bdf" { { 160 432 536 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940681267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst\|decoder_D:inst7\|74139M:inst " "Elaborated megafunction instantiation \"uPC:inst\|decoder_D:inst7\|74139M:inst\"" {  } { { "../A_CPU_uPC_decoder_D/decoder_D.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_D/decoder_D.bdf" { { 160 432 536 256 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940681284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_ROM uPC:inst\|uP_ROM:inst1 " "Elaborating entity \"uP_ROM\" for hierarchy \"uPC:inst\|uP_ROM:inst1\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst1" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 104 768 984 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940681322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "../A_CPU_uPC/uP_ROM.v" "altsyncram_component" { Text "E:/CPU/A_CPU_uPC/uP_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940682077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "../A_CPU_uPC/uP_ROM.v" "" { Text "E:/CPU/A_CPU_uPC/uP_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940682098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../uP_ROM.mif " "Parameter \"init_file\" = \"../uP_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=uROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=uROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940682099 ""}  } { { "../A_CPU_uPC/uP_ROM.v" "" { Text "E:/CPU/A_CPU_uPC/uP_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558940682099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0e1 " "Found entity 1: altsyncram_l0e1" {  } { { "db/altsyncram_l0e1.tdf" "" { Text "E:/CPU/A_CPU/db/altsyncram_l0e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940682621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940682621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l0e1 uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated " "Elaborating entity \"altsyncram_l0e1\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940682622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ncf2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ncf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ncf2 " "Found entity 1: altsyncram_ncf2" {  } { { "db/altsyncram_ncf2.tdf" "" { Text "E:/CPU/A_CPU/db/altsyncram_ncf2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940682783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940682783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ncf2 uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1 " "Elaborating entity \"altsyncram_ncf2\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1\"" {  } { { "db/altsyncram_l0e1.tdf" "altsyncram1" { Text "E:/CPU/A_CPU/db/altsyncram_l0e1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940682785 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 E:/CPU/uP_ROM.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"E:/CPU/uP_ROM.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "../A_CPU_uPC/uP_ROM.v" "" { Text "E:/CPU/A_CPU_uPC/uP_ROM.v" 81 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1558940683004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l0e1.tdf" "mgl_prim2" { Text "E:/CPU/A_CPU/db/altsyncram_l0e1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940686823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l0e1.tdf" "" { Text "E:/CPU/A_CPU/db/altsyncram_l0e1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940686938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940686938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940686938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940686938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1968328525 " "Parameter \"NODE_NAME\" = \"1968328525\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940686938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940686938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940686938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940686938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940686938 ""}  } { { "db/altsyncram_l0e1.tdf" "" { Text "E:/CPU/A_CPU/db/altsyncram_l0e1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558940686938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940687311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940687625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"uPC:inst\|uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940687856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uA_reg uPC:inst\|uA_reg:inst4 " "Elaborating entity \"uA_reg\" for hierarchy \"uPC:inst\|uA_reg:inst4\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst4" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 104 496 632 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ul_C uPC:inst\|ul_C:inst3 " "Elaborating entity \"ul_C\" for hierarchy \"uPC:inst\|ul_C:inst3\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst3" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 104 272 408 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C uPC:inst\|decoder_C:inst9 " "Elaborating entity \"decoder_C\" for hierarchy \"uPC:inst\|decoder_C:inst9\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst9" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 328 200 296 488 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 uPC:inst\|decoder_C:inst9\|74138:inst " "Elaborating entity \"74138\" for hierarchy \"uPC:inst\|decoder_C:inst9\|74138:inst\"" {  } { { "../A_CPU_uPC_decoder_C/decoder_C.bdf" "inst" { Schematic "E:/CPU/A_CPU_uPC_decoder_C/decoder_C.bdf" { { 104 440 560 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst\|decoder_C:inst9\|74138:inst " "Elaborated megafunction instantiation \"uPC:inst\|decoder_C:inst9\|74138:inst\"" {  } { { "../A_CPU_uPC_decoder_C/decoder_C.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_C/decoder_C.bdf" { { 104 440 560 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A uPC:inst\|decoder_A:inst " "Elaborating entity \"decoder_A\" for hierarchy \"uPC:inst\|decoder_A:inst\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 328 776 872 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_B uPC:inst\|decoder_B:inst8 " "Elaborating entity \"decoder_B\" for hierarchy \"uPC:inst\|decoder_B:inst8\"" {  } { { "../A_CPU_uPC/uPC.bdf" "inst8" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 328 488 584 488 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Obeat Obeat:inst8 " "Elaborating entity \"Obeat\" for hierarchy \"Obeat:inst8\"" {  } { { "A_CPU.bdf" "inst8" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 264 96 192 392 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MD ALU_MD:inst4 " "Elaborating entity \"ALU_MD\" for hierarchy \"ALU_MD:inst4\"" {  } { { "A_CPU.bdf" "inst4" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 24 288 456 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688196 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DR2\[7..0\] " "Pin \"DR2\[7..0\]\" is missing source" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 408 104 280 424 "DR2\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558940688205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181A ALU_MD:inst4\|ALU181A:inst8 " "Elaborating entity \"ALU181A\" for hierarchy \"ALU_MD:inst4\|ALU181A:inst8\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "inst8" { Schematic "E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 144 968 1120 288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH ALU_MD:inst4\|LPM_LATCH:inst " "Elaborating entity \"LPM_LATCH\" for hierarchy \"ALU_MD:inst4\|LPM_LATCH:inst\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "inst" { Schematic "E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 152 712 824 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst4\|LPM_LATCH:inst " "Elaborated megafunction instantiation \"ALU_MD:inst4\|LPM_LATCH:inst\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 152 712 824 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst4\|LPM_LATCH:inst " "Instantiated megafunction \"ALU_MD:inst4\|LPM_LATCH:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940688330 ""}  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 152 712 824 264 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558940688330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI ALU_MD:inst4\|LPM_BUSTRI:inst18 " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"ALU_MD:inst4\|LPM_BUSTRI:inst18\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "inst18" { Schematic "E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -32 480 624 64 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst4\|LPM_BUSTRI:inst18 " "Elaborated megafunction instantiation \"ALU_MD:inst4\|LPM_BUSTRI:inst18\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -32 480 624 64 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst4\|LPM_BUSTRI:inst18 " "Instantiated megafunction \"ALU_MD:inst4\|LPM_BUSTRI:inst18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940688390 ""}  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "" { Schematic "E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -32 480 624 64 "inst18" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558940688390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 ALU_MD:inst4\|LDR0_2:inst6 " "Elaborating entity \"LDR0_2\" for hierarchy \"ALU_MD:inst4\|LDR0_2:inst6\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "inst6" { Schematic "E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 152 0 120 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688394 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "../A_CPU_ALU_MD_Data register/LDR0_2.bdf" "" { Schematic "E:/CPU/A_CPU_ALU_MD_Data register/LDR0_2.bdf" { { 144 624 672 176 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1558940688397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 ALU_MD:inst4\|REG0_2:inst7 " "Elaborating entity \"REG0_2\" for hierarchy \"ALU_MD:inst4\|REG0_2:inst7\"" {  } { { "../A_CPU_ALU_MD/ALU_MD.bdf" "inst7" { Schematic "E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 120 200 344 248 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688417 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_LATCH inst7 " "Block or symbol \"LPM_LATCH\" of instance \"inst7\" overlaps another block or symbol" {  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/CPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 232 560 672 344 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1558940688419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_MD REGS_MD:inst2 " "Elaborating entity \"REGS_MD\" for hierarchy \"REGS_MD:inst2\"" {  } { { "A_CPU.bdf" "inst2" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 368 280 456 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH REGS_MD:inst2\|LPM_LATCH:inst6 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"REGS_MD:inst2\|LPM_LATCH:inst6\"" {  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "inst6" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 720 832 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGS_MD:inst2\|LPM_LATCH:inst6 " "Elaborated megafunction instantiation \"REGS_MD:inst2\|LPM_LATCH:inst6\"" {  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 720 832 176 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGS_MD:inst2\|LPM_LATCH:inst6 " "Instantiated megafunction \"REGS_MD:inst2\|LPM_LATCH:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940688482 ""}  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 720 832 176 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558940688482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter REGS_MD:inst2\|counter:inst " "Elaborating entity \"counter\" for hierarchy \"REGS_MD:inst2\|counter:inst\"" {  } { { "../A_CPU_REGS_MD/REGS_MD.bdf" "inst" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 168 280 424 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../A_CPU_REGS_MD/counter.v" "LPM_COUNTER_component" { Text "E:/CPU/A_CPU_REGS_MD/counter.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../A_CPU_REGS_MD/counter.v" "" { Text "E:/CPU/A_CPU_REGS_MD/counter.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940688716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940688716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940688716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940688716 ""}  } { { "../A_CPU_REGS_MD/counter.v" "" { Text "E:/CPU/A_CPU_REGS_MD/counter.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558940688716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t6j " "Found entity 1: cntr_t6j" {  } { { "db/cntr_t6j.tdf" "" { Text "E:/CPU/A_CPU/db/cntr_t6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940688910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940688910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t6j REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated " "Elaborating entity \"cntr_t6j\" for hierarchy \"REGS_MD:inst2\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940688913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM8 RAM8:inst6 " "Elaborating entity \"RAM8\" for hierarchy \"RAM8:inst6\"" {  } { { "A_CPU.bdf" "inst6" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 432 720 936 560 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940689042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM8:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM8:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "altsyncram_component" { Text "E:/CPU/A_CPU/RAM8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940689314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM8:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "" { Text "E:/CPU/A_CPU/RAM8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940689344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM8:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../A_CPU.mif " "Parameter \"init_file\" = \"../A_CPU.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CPU " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CPU\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689344 ""}  } { { "RAM8.v" "" { Text "E:/CPU/A_CPU/RAM8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558940689344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hqk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hqk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hqk1 " "Found entity 1: altsyncram_hqk1" {  } { { "db/altsyncram_hqk1.tdf" "" { Text "E:/CPU/A_CPU/db/altsyncram_hqk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940689491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940689491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hqk1 RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated " "Elaborating entity \"altsyncram_hqk1\" for hierarchy \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940689494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73b2 " "Found entity 1: altsyncram_73b2" {  } { { "db/altsyncram_73b2.tdf" "" { Text "E:/CPU/A_CPU/db/altsyncram_73b2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940689816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940689816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_73b2 RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1 " "Elaborating entity \"altsyncram_73b2\" for hierarchy \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\"" {  } { { "db/altsyncram_hqk1.tdf" "altsyncram1" { Text "E:/CPU/A_CPU/db/altsyncram_hqk1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940689819 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 128 E:/CPU/A_CPU.mif " "Memory depth (256) in the design file differs from memory depth (128) in the Memory Initialization File \"E:/CPU/A_CPU.mif\" -- setting initial value for remaining addresses to 0" {  } { { "RAM8.v" "" { Text "E:/CPU/A_CPU/RAM8.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1558940689823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hqk1.tdf" "mgl_prim2" { Text "E:/CPU/A_CPU/db/altsyncram_hqk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940689858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hqk1.tdf" "" { Text "E:/CPU/A_CPU/db/altsyncram_hqk1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940689895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129338112 " "Parameter \"NODE_NAME\" = \"1129338112\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940689895 ""}  } { { "db/altsyncram_hqk1.tdf" "" { Text "E:/CPU/A_CPU/db/altsyncram_hqk1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558940689895 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558940690627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.27.15:04:58 Progress: Loading sldeff25d3c/alt_sld_fab_wrapper_hw.tcl " "2019.05.27.15:04:58 Progress: Loading sldeff25d3c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940698469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940705865 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940706263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940712613 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940712892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940713191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940713519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940713532 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940713533 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558940714414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeff25d3c/alt_sld_fab.v" "" { Text "E:/CPU/A_CPU/db/ip/sldeff25d3c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940715086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940715086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940715292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940715292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940715298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940715298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940715410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940715410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940715563 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940715563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940715563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558940715683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940715683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[7\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[7\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558940718325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[6\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[6\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558940718327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[5\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[5\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558940718327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[4\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[4\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558940718327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[3\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[3\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558940718327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[2\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[2\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558940718328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[1\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[1\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558940718328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGS_MD:inst2\|lpm_latch:inst8\|latches\[0\] " "LATCH primitive \"REGS_MD:inst2\|lpm_latch:inst8\|latches\[0\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1558940718328 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst4\|lpm_bustri:inst20\|dout\[7\] BUS\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst4\|lpm_bustri:inst20\|dout\[7\]\" to the node \"BUS\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940721563 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst4\|lpm_bustri:inst20\|dout\[6\] BUS\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst4\|lpm_bustri:inst20\|dout\[6\]\" to the node \"BUS\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940721563 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst4\|lpm_bustri:inst20\|dout\[5\] BUS\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst4\|lpm_bustri:inst20\|dout\[5\]\" to the node \"BUS\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940721563 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst4\|lpm_bustri:inst20\|dout\[4\] BUS\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst4\|lpm_bustri:inst20\|dout\[4\]\" to the node \"BUS\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940721563 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst4\|lpm_bustri:inst20\|dout\[3\] BUS\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst4\|lpm_bustri:inst20\|dout\[3\]\" to the node \"BUS\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940721563 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst4\|lpm_bustri:inst20\|dout\[2\] BUS\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst4\|lpm_bustri:inst20\|dout\[2\]\" to the node \"BUS\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940721563 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst4\|lpm_bustri:inst20\|dout\[1\] BUS\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst4\|lpm_bustri:inst20\|dout\[1\]\" to the node \"BUS\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940721563 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst4\|lpm_bustri:inst20\|dout\[0\] BUS\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst4\|lpm_bustri:inst20\|dout\[0\]\" to the node \"BUS\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1558940721563 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1558940721563 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[7\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[7\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558940721570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[6\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[6\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558940721570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[5\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[5\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558940721570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[4\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[4\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558940721570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[3\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[3\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558940721570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[2\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[2\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558940721570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[1\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[1\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558940721570 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst5\|dout\[0\] RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst5\|dout\[0\]\" to the node \"RAM8:inst6\|altsyncram:altsyncram_component\|altsyncram_hqk1:auto_generated\|altsyncram_73b2:altsyncram1\|q_a\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558940721570 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1558940721570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[7\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721575 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[6\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721575 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[5\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721575 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[4\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721576 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[3\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721576 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[2\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721576 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[1\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721577 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[0\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst6\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721577 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[7\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721577 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[6\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721577 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[5\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721578 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[4\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721578 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[3\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721578 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[2\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721578 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[1\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721579 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[0\] " "Latch ALU_MD:inst4\|REG0_2:inst7\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2\|lpm_latch:inst7\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558940721579 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558940721579 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst\|uA_reg:inst4\|inst4 uPC:inst\|uA_reg:inst4\|inst4~_emulated uPC:inst\|uA_reg:inst4\|inst4~1 " "Register \"uPC:inst\|uA_reg:inst4\|inst4\" is converted into an equivalent circuit using register \"uPC:inst\|uA_reg:inst4\|inst4~_emulated\" and latch \"uPC:inst\|uA_reg:inst4\|inst4~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 576 640 312 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558940721594 "|A_CPU|uPC:inst|uA_reg:inst4|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst\|uA_reg:inst4\|inst3 uPC:inst\|uA_reg:inst4\|inst3~_emulated uPC:inst\|uA_reg:inst4\|inst3~1 " "Register \"uPC:inst\|uA_reg:inst4\|inst3\" is converted into an equivalent circuit using register \"uPC:inst\|uA_reg:inst4\|inst3~_emulated\" and latch \"uPC:inst\|uA_reg:inst4\|inst3~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 440 504 312 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558940721594 "|A_CPU|uPC:inst|uA_reg:inst4|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst\|uA_reg:inst4\|inst2 uPC:inst\|uA_reg:inst4\|inst2~_emulated uPC:inst\|uA_reg:inst4\|inst2~1 " "Register \"uPC:inst\|uA_reg:inst4\|inst2\" is converted into an equivalent circuit using register \"uPC:inst\|uA_reg:inst4\|inst2~_emulated\" and latch \"uPC:inst\|uA_reg:inst4\|inst2~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 976 1040 312 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558940721594 "|A_CPU|uPC:inst|uA_reg:inst4|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst\|uA_reg:inst4\|inst1 uPC:inst\|uA_reg:inst4\|inst1~_emulated uPC:inst\|uA_reg:inst4\|inst1~1 " "Register \"uPC:inst\|uA_reg:inst4\|inst1\" is converted into an equivalent circuit using register \"uPC:inst\|uA_reg:inst4\|inst1~_emulated\" and latch \"uPC:inst\|uA_reg:inst4\|inst1~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 840 904 312 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558940721594 "|A_CPU|uPC:inst|uA_reg:inst4|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst\|uA_reg:inst4\|inst7 uPC:inst\|uA_reg:inst4\|inst7~_emulated uPC:inst\|uA_reg:inst4\|inst7~1 " "Register \"uPC:inst\|uA_reg:inst4\|inst7\" is converted into an equivalent circuit using register \"uPC:inst\|uA_reg:inst4\|inst7~_emulated\" and latch \"uPC:inst\|uA_reg:inst4\|inst7~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 304 368 312 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558940721594 "|A_CPU|uPC:inst|uA_reg:inst4|inst7"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1558940721594 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_B GND " "Pin \"OUT_B\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 672 448 624 688 "OUT_B" "" } { 512 232 280 529 "OUT_B" "" } { 216 936 984 233 "OUT_B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|OUT_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "FC GND " "Pin \"FC\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 640 208 384 656 "FC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|FC"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMWE GND " "Pin \"RAMWE\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 568 448 624 584 "RAMWE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|RAMWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[7\] GND " "Pin \"DOUT\[7\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DOUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[6\] GND " "Pin \"DOUT\[6\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[5\] GND " "Pin \"DOUT\[5\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[4\] GND " "Pin \"DOUT\[4\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[3\] GND " "Pin \"DOUT\[3\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[2\] GND " "Pin \"DOUT\[2\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[1\] GND " "Pin \"DOUT\[1\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[0\] GND " "Pin \"DOUT\[0\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 640 448 624 656 "DOUT\[7..0\]" "" } { 432 456 520 449 "DOUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[7\] GND " "Pin \"DR2\[7\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 648 672 848 664 "DR2\[7..0\]" "" } { 152 456 512 169 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DR2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[6\] GND " "Pin \"DR2\[6\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 648 672 848 664 "DR2\[7..0\]" "" } { 152 456 512 169 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DR2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[5\] GND " "Pin \"DR2\[5\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 648 672 848 664 "DR2\[7..0\]" "" } { 152 456 512 169 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DR2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[4\] GND " "Pin \"DR2\[4\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 648 672 848 664 "DR2\[7..0\]" "" } { 152 456 512 169 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DR2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[3\] GND " "Pin \"DR2\[3\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 648 672 848 664 "DR2\[7..0\]" "" } { 152 456 512 169 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DR2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[2\] GND " "Pin \"DR2\[2\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 648 672 848 664 "DR2\[7..0\]" "" } { 152 456 512 169 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DR2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[1\] GND " "Pin \"DR2\[1\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 648 672 848 664 "DR2\[7..0\]" "" } { 152 456 512 169 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DR2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DR2\[0\] GND " "Pin \"DR2\[0\]\" is stuck at GND" {  } { { "A_CPU.bdf" "" { Schematic "E:/CPU/A_CPU/A_CPU.bdf" { { 648 672 848 664 "DR2\[7..0\]" "" } { 152 456 512 169 "DR2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558940721983 "|A_CPU|DR2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558940721983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940722237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558940727668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558940727668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1052 " "Implemented 1052 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558940729036 ""} { "Info" "ICUT_CUT_TM_OPINS" "123 " "Implemented 123 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558940729036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "880 " "Implemented 880 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558940729036 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558940729036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558940729036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558940729077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 15:05:29 2019 " "Processing ended: Mon May 27 15:05:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558940729077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558940729077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558940729077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558940729077 ""}
