[
 {
  "InstFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/soc.v",
  "InstLine" : 7,
  "InstName" : "SOC",
  "ModuleFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/soc.v",
  "ModuleLine" : 7,
  "ModuleName" : "SOC",
  "SubInsts" : [
   {
    "InstFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/soc.v",
    "InstLine" : 204,
    "InstName" : "CPU",
    "ModuleFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/core2.v",
    "ModuleLine" : 9,
    "ModuleName" : "torv32",
    "SubInsts" : [
     {
      "InstFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/core2.v",
      "InstLine" : 116,
      "InstName" : "m0",
      "ModuleFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/alu.v",
      "ModuleLine" : 137,
      "ModuleName" : "imm_mux"
     },
     {
      "InstFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/core2.v",
      "InstLine" : 128,
      "InstName" : "u0",
      "ModuleFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/alu.v",
      "ModuleLine" : 3,
      "ModuleName" : "alu",
      "SubInsts" : [
       {
        "InstFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/alu.v",
        "InstLine" : 25,
        "InstName" : "s0",
        "ModuleFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/alu.v",
        "ModuleLine" : 71,
        "ModuleName" : "add_sub"
       },
       {
        "InstFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/alu.v",
        "InstLine" : 34,
        "InstName" : "fl0",
        "ModuleFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/alu.v",
        "ModuleLine" : 128,
        "ModuleName" : "flip32"
       },
       {
        "InstFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/alu.v",
        "InstLine" : 43,
        "InstName" : "fl1",
        "ModuleFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/alu.v",
        "ModuleLine" : 128,
        "ModuleName" : "flip32"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/soc.v",
    "InstLine" : 255,
    "InstName" : "DATA",
    "ModuleFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/mem.sv",
    "ModuleLine" : 6,
    "ModuleName" : "mem"
   },
   {
    "InstFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/soc.v",
    "InstLine" : 273,
    "InstName" : "UART",
    "ModuleFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/uart_tx.v",
    "ModuleLine" : 1,
    "ModuleName" : "corescore_emitter_uart"
   },
   {
    "InstFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/soc.v",
    "InstLine" : 284,
    "InstName" : "CW",
    "ModuleFile" : "/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/clockworks.v",
    "ModuleLine" : 3,
    "ModuleName" : "Clockworks"
   }
  ]
 }
]