/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [19:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  reg [16:0] celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [31:0] celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_3z[0]) & (celloutsig_0_2z[3] | in_data[66]));
  assign celloutsig_0_24z = ~((celloutsig_0_5z | celloutsig_0_4z) & (celloutsig_0_4z | celloutsig_0_8z));
  assign celloutsig_0_30z = ~((celloutsig_0_24z | celloutsig_0_3z[0]) & (celloutsig_0_29z[7] | celloutsig_0_22z[1]));
  assign celloutsig_0_4z = in_data[89] | celloutsig_0_3z[3];
  assign celloutsig_1_19z = in_data[110] | celloutsig_1_16z;
  assign celloutsig_0_10z = celloutsig_0_5z | celloutsig_0_2z[3];
  assign celloutsig_0_14z = celloutsig_0_1z | celloutsig_0_4z;
  assign celloutsig_0_16z = in_data[46] | celloutsig_0_9z[3];
  assign celloutsig_0_18z = celloutsig_0_7z[2] | celloutsig_0_17z[1];
  assign celloutsig_0_25z = celloutsig_0_17z[2] | celloutsig_0_0z;
  assign celloutsig_0_27z = celloutsig_0_15z[5] | in_data[16];
  assign celloutsig_0_28z = celloutsig_0_23z | celloutsig_0_13z[3];
  assign celloutsig_0_32z = { celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_30z } + { in_data[95:93], celloutsig_0_30z };
  assign celloutsig_0_50z = { celloutsig_0_22z[6:3], celloutsig_0_30z, celloutsig_0_47z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_28z } + { celloutsig_0_40z[2:0], celloutsig_0_47z, celloutsig_0_15z, celloutsig_0_16z, _00_[6:0] };
  assign celloutsig_1_4z = { celloutsig_1_2z[23:20], celloutsig_1_1z } + celloutsig_1_3z[11:7];
  assign celloutsig_0_21z = { celloutsig_0_15z[5:4], celloutsig_0_8z } + in_data[8:6];
  reg [6:0] _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _17_ <= 7'h00;
    else _17_ <= { celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_30z };
  assign _00_[6:0] = _17_;
  assign celloutsig_0_36z = { celloutsig_0_31z[7:3], celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_9z } >= { celloutsig_0_29z[3:2], celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_17z };
  assign celloutsig_0_47z = celloutsig_0_29z[10:1] >= { celloutsig_0_43z[1:0], celloutsig_0_30z, celloutsig_0_40z, celloutsig_0_16z };
  assign celloutsig_0_51z = celloutsig_0_32z >= { celloutsig_0_34z[4:3], celloutsig_0_4z, celloutsig_0_25z };
  assign celloutsig_0_8z = celloutsig_0_7z[10:0] >= { in_data[89:82], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_2z[3:2], celloutsig_0_5z, celloutsig_0_1z } >= in_data[10:7];
  assign celloutsig_0_20z = celloutsig_0_11z[4:0] >= { celloutsig_0_9z[5:2], celloutsig_0_5z };
  assign celloutsig_0_31z = { celloutsig_0_3z[3], celloutsig_0_25z, celloutsig_0_22z } % { 1'h1, celloutsig_0_7z[9:2] };
  assign celloutsig_0_34z = { celloutsig_0_7z[8:6], celloutsig_0_28z, celloutsig_0_18z } % { 1'h1, celloutsig_0_22z[4:1] };
  assign celloutsig_0_40z = celloutsig_0_22z[6:1] % { 1'h1, celloutsig_0_7z[5:2], celloutsig_0_30z };
  assign celloutsig_1_3z = { celloutsig_1_2z[7:6], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[166:147] };
  assign celloutsig_0_15z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_10z } % { 1'h1, celloutsig_0_7z[7:4], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_7z[8:7], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_1z } % { 1'h1, celloutsig_0_6z[5:2] };
  assign celloutsig_0_22z = { celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_18z } % { 1'h1, celloutsig_0_2z[1:0], celloutsig_0_8z, celloutsig_0_21z };
  assign celloutsig_0_29z = { celloutsig_0_11z[5:2], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_20z } % { 1'h1, celloutsig_0_7z[7:4], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[23:21] !== in_data[93:91];
  assign celloutsig_1_1z = celloutsig_1_0z[13:3] !== celloutsig_1_0z[12:2];
  assign celloutsig_1_5z = { celloutsig_1_4z[4:1], celloutsig_1_1z } !== celloutsig_1_3z[6:2];
  assign celloutsig_1_6z = celloutsig_1_0z[11:1] !== celloutsig_1_3z[16:6];
  assign celloutsig_1_16z = { in_data[145:140], celloutsig_1_1z } !== celloutsig_1_8z[6:0];
  assign celloutsig_0_1z = { in_data[65:57], celloutsig_0_0z, celloutsig_0_0z } !== in_data[15:5];
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_6z } !== { celloutsig_0_2z[1:0], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_23z = celloutsig_0_22z[5:2] !== { celloutsig_0_3z[3:1], celloutsig_0_14z };
  assign celloutsig_0_43z = celloutsig_0_15z[5:1] >>> celloutsig_0_22z[4:0];
  assign celloutsig_1_2z = { celloutsig_1_0z[14:0], celloutsig_1_0z } >>> { celloutsig_1_0z[15:1], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_2z[22:5] >>> { celloutsig_1_2z[18:2], celloutsig_1_5z };
  assign celloutsig_0_9z = { in_data[67:63], celloutsig_0_5z, celloutsig_0_1z } >>> { in_data[74:71], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } >>> { in_data[74:72], celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[54:52], celloutsig_0_1z } - celloutsig_0_2z;
  assign celloutsig_1_8z = { in_data[142:137], celloutsig_1_5z, celloutsig_1_6z } - { celloutsig_1_0z[11:5], celloutsig_1_6z };
  assign celloutsig_0_6z = in_data[86:78] - { in_data[30:26], celloutsig_0_2z };
  assign celloutsig_1_18z = in_data[103:100] - celloutsig_1_7z[14:11];
  assign celloutsig_0_7z = { celloutsig_0_3z[2], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } - { celloutsig_0_3z[2:1], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_9z[6:4], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z } - in_data[35:30];
  assign celloutsig_0_13z = { celloutsig_0_9z[5:2], celloutsig_0_0z } - { celloutsig_0_6z[4:2], celloutsig_0_8z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 17'h00000;
    else if (clkin_data[96]) celloutsig_1_0z = in_data[121:105];
  assign _00_[19:7] = { celloutsig_0_40z[2:0], celloutsig_0_47z, celloutsig_0_15z, celloutsig_0_16z };
  assign { out_data[131:128], out_data[96], out_data[51:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
