<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Nov  9 22:53:49 2017" VIVADOVERSION="2017.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo:part0:1.0" DEVICE="7z010" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="31" NAME="S_AXIS_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S_AXIS_tstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXIS_tlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXIS_tvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXIS_tready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="M_AXIS_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="M_AXIS_tstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="M_AXIS_tlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="M_AXIS_tvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="M_AXIS_tready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="7" NAME="Data_width" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Data_width">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_counterGenerator_0" PORT="Data_width"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="External_Ports_En">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_counterGenerator_0" PORT="En"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Axi_En" SIGIS="undef" SIGNAME="External_Ports_Axi_En">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_counterGenerator_0" PORT="Axi_En"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_m_axis_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_counterGenerator_0" PORT="m_axis_aclk"/>
        <CONNECTION INSTANCE="AXI_counterGenerator_0" PORT="s_axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_m_axis_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_counterGenerator_0" PORT="m_axis_aresetn"/>
        <CONNECTION INSTANCE="AXI_counterGenerator_0" PORT="s_axis_aresetn"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS" NAME="S_AXIS" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_m_axis_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_tdata"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="S_AXIS_tstrb"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="AXI_counterGenerator_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_m_axis_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_tdata"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="M_AXIS_tstrb"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/AXI_counterGenerator_0" HWVERSION="1.0" INSTANCE="AXI_counterGenerator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_counterGenerator" VLNV="xilinx.com:user:AXI_counterGenerator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_START_COUNT" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI_counterGenerator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Data_width" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Data_width">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Data_width"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="External_Ports_En">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Axi_En" SIGIS="undef" SIGNAME="External_Ports_Axi_En">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Axi_En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_m_axis_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axis_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_m_axis_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_m_axis_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axis_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_m_axis_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_counterGenerator_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_m_axis_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_m_axis_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
