
*** Running vivado
    with args -log fir_TOP_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_TOP_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fir_TOP_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 455.266 ; gain = 160.184
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/MATLAB HDL'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fir_TOP_0
Command: synth_design -top fir_TOP_0 -part xa7a12tcpg238-2I -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Device 21-403] Loading part xa7a12tcpg238-2I
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1264.883 ; gain = 409.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir_TOP_0' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/synth/fir_TOP_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fir_TOP' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_TOP_shift_reg_RAM_AUTO_1R1W' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_shift_reg_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './fir_TOP_shift_reg_RAM_AUTO_1R1W.dat' is read successfully [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_shift_reg_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'fir_TOP_shift_reg_RAM_AUTO_1R1W' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_shift_reg_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'fir_TOP_c_ROM_AUTO_1R' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_c_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fir_TOP_c_ROM_AUTO_1R.dat' is read successfully [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_c_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fir_TOP_c_ROM_AUTO_1R' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_c_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fir_TOP_fir_io_s_axi' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_fir_io_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_fir_io_s_axi.v:195]
INFO: [Synth 8-6155] done synthesizing module 'fir_TOP_fir_io_s_axi' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_fir_io_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_TOP_mul_7s_32s_32_2_1' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_mul_7s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_TOP_mul_7s_32s_32_2_1' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_mul_7s_32s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fir_TOP_flow_control_loop_pipe' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_TOP_flow_control_loop_pipe' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_TOP' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_TOP_0' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/synth/fir_TOP_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/hdl/verilog/fir_TOP_fir_io_s_axi.v:252]
WARNING: [Synth 8-7129] Port ap_done_int in module fir_TOP_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_TOP_mul_7s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module fir_TOP_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_TOP_c_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_TOP_shift_reg_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1358.309 ; gain = 502.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1358.309 ; gain = 502.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1358.309 ; gain = 502.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1358.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/constraints/fir_TOP_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.gen/sources_1/ip/fir_TOP_0/constraints/fir_TOP_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.runs/fir_TOP_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.runs/fir_TOP_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1448.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1448.398 ; gain = 0.016
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a12tcpg238-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.runs/fir_TOP_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_TOP_fir_io_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_TOP_fir_io_s_axi'
INFO: [Synth 8-3971] The signal "fir_TOP_shift_reg_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_TOP_fir_io_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_TOP_fir_io_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Multipliers : 
	               7x32  Multipliers := 1     
+---RAMs : 
	              352 Bit	(11 X 32 bit)          RAMs := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	  12 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_7s_32s_32_2_1_U1/tmp_product, operation Mode is: A2*B''.
DSP Report: register c_U/q0_reg is absorbed into DSP mul_7s_32s_32_2_1_U1/tmp_product.
DSP Report: register c_load_reg_250_reg is absorbed into DSP mul_7s_32s_32_2_1_U1/tmp_product.
DSP Report: register mul_7s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_7s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_7s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_7s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_7s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_7s_32s_32_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_7s_32s_32_2_1_U1/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register c_U/q0_reg is absorbed into DSP mul_7s_32s_32_2_1_U1/buff0_reg.
DSP Report: register c_load_reg_250_reg is absorbed into DSP mul_7s_32s_32_2_1_U1/buff0_reg.
DSP Report: register mul_7s_32s_32_2_1_U1/buff0_reg is absorbed into DSP mul_7s_32s_32_2_1_U1/buff0_reg.
DSP Report: operator mul_7s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_7s_32s_32_2_1_U1/buff0_reg.
DSP Report: operator mul_7s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_7s_32s_32_2_1_U1/buff0_reg.
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[31] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[30] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[29] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[28] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[27] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[26] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[25] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[24] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[23] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[22] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[21] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[20] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[19] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[18] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[17] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[16] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[15] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[14] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[13] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[12] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[11] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[10] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[9] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[8] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[6] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[5] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[4] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[3] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[2] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WSTRB[3] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WSTRB[2] in module fir_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WSTRB[1] in module fir_TOP is either unconnected or has no load
INFO: [Synth 8-3971] The signal "inst/shift_reg_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (fir_io_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (fir_io_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[47]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[46]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[45]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[44]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[43]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[42]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[41]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[40]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[39]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[38]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[37]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[36]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[35]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[34]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[33]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[32]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[31]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[30]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[29]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[28]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[27]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[26]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[25]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[24]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[23]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[22]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[21]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[20]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[19]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[18]) is unused and will be removed from module fir_TOP.
WARNING: [Synth 8-3332] Sequential element (mul_7s_32s_32_2_1_U1/buff0_reg[17]) is unused and will be removed from module fir_TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | shift_reg_U/ram_reg | 11 x 32(READ_FIRST)    | W | R | 11 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_TOP     | A2*B''           | 18     | 7      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir_TOP     | (PCIN>>17)+A*B'' | 15     | 7      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | shift_reg_U/ram_reg | 11 x 32(READ_FIRST)    | W | R | 11 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/shift_reg_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fir_TOP     | tmp_reg_222_pp0_iter2_reg_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fir_TOP     | ap_loop_exit_ready_pp0_iter3_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_TOP     | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir_TOP     | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |DSP48E1  |     2|
|4     |LUT1     |     3|
|5     |LUT2     |     6|
|6     |LUT3     |    12|
|7     |LUT4     |    73|
|8     |LUT5     |    12|
|9     |LUT6     |    21|
|10    |RAMB36E1 |     1|
|11    |SRL16E   |     2|
|12    |FDRE     |   128|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1448.398 ; gain = 592.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1448.398 ; gain = 502.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1448.398 ; gain = 592.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1448.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1448.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4028d8
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 1448.398 ; gain = 959.352
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.runs/fir_TOP_0_synth_1/fir_TOP_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_TOP_0, cache-ID = e542231865699ddd
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/export/export.runs/fir_TOP_0_synth_1/fir_TOP_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_TOP_0_utilization_synth.rpt -pb fir_TOP_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 23:54:07 2024...
