<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\12161\OneDrive\Desktop\Files\Hoshi\JOYCON_UART\Project\Joycon\impl\gwsynthesis\Joycon.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\12161\OneDrive\Desktop\Files\Hoshi\JOYCON_UART\Project\Joycon\src\Joycon.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\12161\OneDrive\Desktop\Files\Hoshi\JOYCON_UART\Project\Joycon\src\joycon.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 29 18:07:16 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4518</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3741</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clkin</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>uart_left_rxclk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk </td>
<td>clkin</td>
<td>Joycon_left/joycon_uart_core/i4/rxclk_Z </td>
</tr>
<tr>
<td>3</td>
<td>uart_right_rxclk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk </td>
<td>clkin</td>
<td>Joycon_right/joycon_uart_core/i4/rxclk_Z </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clkin</td>
<td>50.000(MHz)</td>
<td>97.296(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>uart_left_rxclk</td>
<td>50.000(MHz)</td>
<td>230.813(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>uart_right_rxclk</td>
<td>50.000(MHz)</td>
<td>232.896(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uart_left_rxclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uart_left_rxclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uart_right_rxclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uart_right_rxclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.722</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_16_G[7]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.011</td>
<td>10.225</td>
</tr>
<tr>
<td>2</td>
<td>9.722</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_12_G[7]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.011</td>
<td>10.225</td>
</tr>
<tr>
<td>3</td>
<td>9.724</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_26_G[7]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.013</td>
<td>10.225</td>
</tr>
<tr>
<td>4</td>
<td>9.753</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[3]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.077</td>
<td>10.106</td>
</tr>
<tr>
<td>5</td>
<td>9.768</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_22_G[3]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.062</td>
<td>10.106</td>
</tr>
<tr>
<td>6</td>
<td>9.796</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_18_G[7]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.141</td>
</tr>
<tr>
<td>7</td>
<td>9.853</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_6_G[3]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.062</td>
<td>10.021</td>
</tr>
<tr>
<td>8</td>
<td>9.917</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_22_G[5]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.011</td>
<td>10.008</td>
</tr>
<tr>
<td>9</td>
<td>9.917</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[5]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.011</td>
<td>10.008</td>
</tr>
<tr>
<td>10</td>
<td>9.933</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_6_G[7]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>9.992</td>
</tr>
<tr>
<td>11</td>
<td>9.933</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[5]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>10.011</td>
</tr>
<tr>
<td>12</td>
<td>9.933</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_28_G[5]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>10.011</td>
</tr>
<tr>
<td>13</td>
<td>9.935</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[0]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.073</td>
<td>9.928</td>
</tr>
<tr>
<td>14</td>
<td>9.988</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[3]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.046</td>
<td>9.994</td>
</tr>
<tr>
<td>15</td>
<td>9.988</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_26_G[3]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.046</td>
<td>9.994</td>
</tr>
<tr>
<td>16</td>
<td>9.988</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_16_G[3]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.046</td>
<td>9.994</td>
</tr>
<tr>
<td>17</td>
<td>9.993</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_14_G[5]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>9.946</td>
</tr>
<tr>
<td>18</td>
<td>9.993</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_28_G[3]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.056</td>
<td>9.888</td>
</tr>
<tr>
<td>19</td>
<td>9.998</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_0_G[7]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>9.932</td>
</tr>
<tr>
<td>20</td>
<td>10.002</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_4_G[3]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.062</td>
<td>9.873</td>
</tr>
<tr>
<td>21</td>
<td>10.002</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_2_G[3]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.062</td>
<td>9.873</td>
</tr>
<tr>
<td>22</td>
<td>10.044</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[3]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.036</td>
<td>9.929</td>
</tr>
<tr>
<td>23</td>
<td>10.063</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_14_G[7]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.001</td>
<td>9.875</td>
</tr>
<tr>
<td>24</td>
<td>10.082</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[7]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.017</td>
<td>9.872</td>
</tr>
<tr>
<td>25</td>
<td>10.083</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_10_G[7]_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>9.863</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/D</td>
<td>uart_right_rxclk:[R]</td>
<td>uart_right_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/D</td>
<td>uart_right_rxclk:[R]</td>
<td>uart_right_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/D</td>
<td>uart_left_rxclk:[R]</td>
<td>uart_left_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/D</td>
<td>uart_left_rxclk:[R]</td>
<td>uart_left_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/NumDataBitReceived_r_3_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/NumDataBitReceived_r_3_s0/D</td>
<td>uart_right_rxclk:[R]</td>
<td>uart_right_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_2_s4/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_2_s4/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_3_s4/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_3_s4/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>Joycon_right/uart_control_core/step_5_s1/Q</td>
<td>Joycon_right/uart_control_core/step_5_s1/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>Joycon_right/uart_control_core/step_6_s1/Q</td>
<td>Joycon_right/uart_control_core/step_6_s1/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>Joycon_right/JoyCon_FSM_inst/time_out_mode_1_s0/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/time_out_mode_1_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_3_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_3_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>Joycon_left/joycon_uart_core/i4/U_Modem/MSReg_3_s4/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Modem/MSReg_3_s4/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>Joycon_left/uart_control_core/rx_data_valid_s1/Q</td>
<td>Joycon_left/uart_control_core/rx_data_valid_s1/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>Joycon_left/JoyCon_FSM_inst/time_cnt_17_s0/Q</td>
<td>Joycon_left/JoyCon_FSM_inst/time_cnt_17_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/D</td>
<td>uart_left_rxclk:[R]</td>
<td>uart_left_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/cnt1_0_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/cnt1_0_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>19</td>
<td>0.278</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/D</td>
<td>uart_right_rxclk:[R]</td>
<td>uart_right_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>20</td>
<td>0.278</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>21</td>
<td>0.278</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_0_s4/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_0_s4/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>22</td>
<td>0.278</td>
<td>Joycon_right/uart_control_core/step_3_s1/Q</td>
<td>Joycon_right/uart_control_core/step_3_s1/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>23</td>
<td>0.278</td>
<td>Joycon_right/JoyCon_FSM_inst/Read_len_5_s0/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/Read_len_5_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>24</td>
<td>0.278</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_15_s0/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_15_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>25</td>
<td>0.278</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_20_s0/Q</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_20_s0/D</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.501</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/OverrunErr_r_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.024</td>
<td>5.128</td>
</tr>
<tr>
<td>2</td>
<td>14.501</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/ParityErr_r_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.024</td>
<td>5.128</td>
</tr>
<tr>
<td>3</td>
<td>14.501</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxIdle1_r_s0/PRESET</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.024</td>
<td>5.128</td>
</tr>
<tr>
<td>4</td>
<td>14.825</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_1_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.074</td>
<td>4.754</td>
</tr>
<tr>
<td>5</td>
<td>14.825</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_2_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.074</td>
<td>4.754</td>
</tr>
<tr>
<td>6</td>
<td>14.825</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_4_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.074</td>
<td>4.754</td>
</tr>
<tr>
<td>7</td>
<td>14.825</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rptr_1_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.074</td>
<td>4.754</td>
</tr>
<tr>
<td>8</td>
<td>14.831</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.068</td>
<td>4.754</td>
</tr>
<tr>
<td>9</td>
<td>14.978</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_1_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>4.644</td>
</tr>
<tr>
<td>10</td>
<td>14.978</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_2_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>4.644</td>
</tr>
<tr>
<td>11</td>
<td>14.978</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5/PRESET</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>4.644</td>
</tr>
<tr>
<td>12</td>
<td>15.370</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbin_2_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.071</td>
<td>4.211</td>
</tr>
<tr>
<td>13</td>
<td>15.370</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wptr_3_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.071</td>
<td>4.211</td>
</tr>
<tr>
<td>14</td>
<td>15.370</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/ThrEmpty_s1/PRESET</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.071</td>
<td>4.211</td>
</tr>
<tr>
<td>15</td>
<td>15.393</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.066</td>
<td>4.194</td>
</tr>
<tr>
<td>16</td>
<td>15.592</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.077</td>
<td>3.984</td>
</tr>
<tr>
<td>17</td>
<td>15.592</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxClkEn_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.077</td>
<td>3.984</td>
</tr>
<tr>
<td>18</td>
<td>15.620</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbin_0_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>4.024</td>
</tr>
<tr>
<td>19</td>
<td>15.620</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wptr_0_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>4.024</td>
</tr>
<tr>
<td>20</td>
<td>15.620</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq2_wptr_0_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>4.024</td>
</tr>
<tr>
<td>21</td>
<td>15.620</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq2_wptr_1_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>4.024</td>
</tr>
<tr>
<td>22</td>
<td>15.620</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_0_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>4.024</td>
</tr>
<tr>
<td>23</td>
<td>15.620</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_1_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>4.024</td>
</tr>
<tr>
<td>24</td>
<td>15.630</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rptr_0_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.001</td>
<td>4.024</td>
</tr>
<tr>
<td>25</td>
<td>15.630</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_r2w/wq1_rptr_4_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>20.000</td>
<td>-0.001</td>
<td>4.024</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.925</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/rx_data_valid_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.867</td>
</tr>
<tr>
<td>2</td>
<td>0.936</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/rxclk_s1/PRESET</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.869</td>
</tr>
<tr>
<td>3</td>
<td>0.936</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_3_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.869</td>
</tr>
<tr>
<td>4</td>
<td>0.936</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.869</td>
</tr>
<tr>
<td>5</td>
<td>0.936</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_1_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.869</td>
</tr>
<tr>
<td>6</td>
<td>0.936</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_2_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.869</td>
</tr>
<tr>
<td>7</td>
<td>0.937</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/fsm_state_0_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.873</td>
</tr>
<tr>
<td>8</td>
<td>0.937</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/fsm_state_2_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.873</td>
</tr>
<tr>
<td>9</td>
<td>0.937</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/step_1_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.873</td>
</tr>
<tr>
<td>10</td>
<td>0.937</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/step_4_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.877</td>
</tr>
<tr>
<td>11</td>
<td>0.937</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/step_5_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.877</td>
</tr>
<tr>
<td>12</td>
<td>0.937</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/rx_data_6_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.873</td>
</tr>
<tr>
<td>13</td>
<td>0.937</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/rx_data_7_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.873</td>
</tr>
<tr>
<td>14</td>
<td>0.938</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/uart_waddr_1_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.873</td>
</tr>
<tr>
<td>15</td>
<td>0.938</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/tx_data_ready_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.877</td>
</tr>
<tr>
<td>16</td>
<td>0.938</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/step_7_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.877</td>
</tr>
<tr>
<td>17</td>
<td>0.938</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/uart_wdata_0_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.877</td>
</tr>
<tr>
<td>18</td>
<td>0.938</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_left/uart_control_core/uart_wdata_1_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.877</td>
</tr>
<tr>
<td>19</td>
<td>1.026</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/uart_control_core/fsm_state_0_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.979</td>
</tr>
<tr>
<td>20</td>
<td>1.026</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/uart_control_core/fsm_state_2_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.979</td>
</tr>
<tr>
<td>21</td>
<td>1.030</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/uart_control_core/uart_waddr_2_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.979</td>
</tr>
<tr>
<td>22</td>
<td>1.030</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/uart_control_core/tx_data_ready_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.979</td>
</tr>
<tr>
<td>23</td>
<td>1.030</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/uart_control_core/uart_we_s1/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.979</td>
</tr>
<tr>
<td>24</td>
<td>1.033</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_wptr_full/wptr_3_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.986</td>
</tr>
<tr>
<td>25</td>
<td>1.033</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_4_s0/CLEAR</td>
<td>clkin:[R]</td>
<td>clkin:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.986</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.259</td>
<td>7.259</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkin</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>6.259</td>
<td>7.259</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkin</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>6.264</td>
<td>7.264</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkin</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>6.264</td>
<td>7.264</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkin</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>6.326</td>
<td>7.326</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clkin</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>6.326</td>
<td>7.326</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clkin</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>6.331</td>
<td>7.331</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clkin</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>6.331</td>
<td>7.331</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clkin</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>6.338</td>
<td>7.338</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkin</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>6.343</td>
<td>7.343</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkin</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_16_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.956</td>
<td>5.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C146[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R87C146[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
</tr>
<tr>
<td>8.495</td>
<td>2.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7093_s6/I3</td>
</tr>
<tr>
<td>9.062</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R85C137[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7093_s6/F</td>
</tr>
<tr>
<td>10.676</td>
<td>1.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s3/I0</td>
</tr>
<tr>
<td>11.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C139[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s0/I3</td>
</tr>
<tr>
<td>12.122</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R90C139[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>12.297</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C138[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7088_s0/I1</td>
</tr>
<tr>
<td>12.805</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C138[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7088_s0/F</td>
</tr>
<tr>
<td>16.182</td>
<td>3.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C151[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_16_G[7]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.967</td>
<td>5.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C151[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_16_G[7]_s0/CLK</td>
</tr>
<tr>
<td>25.904</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C151[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_16_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.459%; route: 5.274, 88.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 21.136%; route: 7.697, 75.270%; tC2Q: 0.368, 3.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.437%; route: 5.285, 88.563%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_12_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.956</td>
<td>5.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C146[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R87C146[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
</tr>
<tr>
<td>8.495</td>
<td>2.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7093_s6/I3</td>
</tr>
<tr>
<td>9.062</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R85C137[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7093_s6/F</td>
</tr>
<tr>
<td>10.676</td>
<td>1.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s3/I0</td>
</tr>
<tr>
<td>11.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C139[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s0/I3</td>
</tr>
<tr>
<td>12.122</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R90C139[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>12.297</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C138[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7088_s0/I1</td>
</tr>
<tr>
<td>12.805</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C138[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7088_s0/F</td>
</tr>
<tr>
<td>16.182</td>
<td>3.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C151[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_12_G[7]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.967</td>
<td>5.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C151[0][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_12_G[7]_s0/CLK</td>
</tr>
<tr>
<td>25.904</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C151[0][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_12_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.459%; route: 5.274, 88.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 21.136%; route: 7.697, 75.270%; tC2Q: 0.368, 3.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.437%; route: 5.285, 88.563%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_26_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.956</td>
<td>5.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C146[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R87C146[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
</tr>
<tr>
<td>8.495</td>
<td>2.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7093_s6/I3</td>
</tr>
<tr>
<td>9.062</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R85C137[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7093_s6/F</td>
</tr>
<tr>
<td>10.676</td>
<td>1.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s3/I0</td>
</tr>
<tr>
<td>11.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C139[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s0/I3</td>
</tr>
<tr>
<td>12.122</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R90C139[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>12.297</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C138[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7088_s0/I1</td>
</tr>
<tr>
<td>12.805</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C138[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7088_s0/F</td>
</tr>
<tr>
<td>16.182</td>
<td>3.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C151[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_26_G[7]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.969</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C151[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_26_G[7]_s0/CLK</td>
</tr>
<tr>
<td>25.906</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R89C151[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_26_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.459%; route: 5.274, 88.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 21.136%; route: 7.697, 75.270%; tC2Q: 0.368, 3.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.433%; route: 5.287, 88.567%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.021</td>
<td>5.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R85C143[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
</tr>
<tr>
<td>9.019</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C145[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/I2</td>
</tr>
<tr>
<td>9.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C145[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/F</td>
</tr>
<tr>
<td>10.284</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s9/I1</td>
</tr>
<tr>
<td>10.851</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s9/F</td>
</tr>
<tr>
<td>11.049</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s6/I0</td>
</tr>
<tr>
<td>11.616</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s6/F</td>
</tr>
<tr>
<td>11.619</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s3/I3</td>
</tr>
<tr>
<td>12.192</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s3/F</td>
</tr>
<tr>
<td>12.195</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s0/I2</td>
</tr>
<tr>
<td>12.742</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C136[3][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s0/F</td>
</tr>
<tr>
<td>16.127</td>
<td>3.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[3]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.944</td>
<td>5.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[3]_s0/CLK</td>
</tr>
<tr>
<td>25.881</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C154[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.335%; route: 5.339, 88.665%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 27.941%; route: 6.900, 68.275%; tC2Q: 0.382, 3.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.481%; route: 5.262, 88.519%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_22_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.021</td>
<td>5.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R85C143[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
</tr>
<tr>
<td>9.019</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C145[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/I2</td>
</tr>
<tr>
<td>9.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C145[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/F</td>
</tr>
<tr>
<td>10.284</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s9/I1</td>
</tr>
<tr>
<td>10.851</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s9/F</td>
</tr>
<tr>
<td>11.049</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s6/I0</td>
</tr>
<tr>
<td>11.616</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s6/F</td>
</tr>
<tr>
<td>11.619</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s3/I3</td>
</tr>
<tr>
<td>12.192</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s3/F</td>
</tr>
<tr>
<td>12.195</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s0/I2</td>
</tr>
<tr>
<td>12.742</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C136[3][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s0/F</td>
</tr>
<tr>
<td>16.127</td>
<td>3.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_22_G[3]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.960</td>
<td>5.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[0][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_22_G[3]_s0/CLK</td>
</tr>
<tr>
<td>25.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C155[0][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_22_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.335%; route: 5.339, 88.665%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 27.941%; route: 6.900, 68.275%; tC2Q: 0.382, 3.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.452%; route: 5.277, 88.548%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_18_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.956</td>
<td>5.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C146[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R87C146[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
</tr>
<tr>
<td>8.495</td>
<td>2.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7093_s6/I3</td>
</tr>
<tr>
<td>9.062</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R85C137[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7093_s6/F</td>
</tr>
<tr>
<td>10.676</td>
<td>1.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s3/I0</td>
</tr>
<tr>
<td>11.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C139[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s0/I3</td>
</tr>
<tr>
<td>12.122</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R90C139[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>12.297</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C138[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7088_s0/I1</td>
</tr>
<tr>
<td>12.805</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C138[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7088_s0/F</td>
</tr>
<tr>
<td>16.097</td>
<td>3.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_18_G[7]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.956</td>
<td>5.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[0][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_18_G[7]_s0/CLK</td>
</tr>
<tr>
<td>25.892</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C150[0][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_18_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.459%; route: 5.274, 88.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 21.313%; route: 7.612, 75.063%; tC2Q: 0.368, 3.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.459%; route: 5.274, 88.541%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_6_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.021</td>
<td>5.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R85C143[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
</tr>
<tr>
<td>9.019</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C145[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/I2</td>
</tr>
<tr>
<td>9.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C145[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/F</td>
</tr>
<tr>
<td>10.284</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s9/I1</td>
</tr>
<tr>
<td>10.851</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s9/F</td>
</tr>
<tr>
<td>11.049</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s6/I0</td>
</tr>
<tr>
<td>11.616</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s6/F</td>
</tr>
<tr>
<td>11.619</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s3/I3</td>
</tr>
<tr>
<td>12.192</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s3/F</td>
</tr>
<tr>
<td>12.195</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s0/I2</td>
</tr>
<tr>
<td>12.742</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C136[3][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s0/F</td>
</tr>
<tr>
<td>16.042</td>
<td>3.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C153[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_6_G[3]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.960</td>
<td>5.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C153[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_6_G[3]_s0/CLK</td>
</tr>
<tr>
<td>25.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C153[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_6_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.335%; route: 5.339, 88.665%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 28.178%; route: 6.815, 68.005%; tC2Q: 0.382, 3.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.452%; route: 5.277, 88.548%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_22_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C103[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R89C103[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
</tr>
<tr>
<td>8.504</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C107[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n2702_s40/I0</td>
</tr>
<tr>
<td>9.012</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R84C107[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n2702_s40/F</td>
</tr>
<tr>
<td>9.651</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C109[3][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7095_s4/I3</td>
</tr>
<tr>
<td>10.224</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R87C109[3][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7095_s4/F</td>
</tr>
<tr>
<td>11.261</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C115[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7090_s3/I2</td>
</tr>
<tr>
<td>11.828</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C115[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>12.188</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C117[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7090_s0/I2</td>
</tr>
<tr>
<td>12.696</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R86C117[2][B]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>16.045</td>
<td>3.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C122[1][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_22_G[5]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.026</td>
<td>5.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C122[1][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_22_G[5]_s0/CLK</td>
</tr>
<tr>
<td>25.962</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C122[1][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_22_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.156, 21.545%; route: 7.484, 74.783%; tC2Q: 0.368, 3.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.327%; route: 5.343, 88.673%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C103[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R89C103[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
</tr>
<tr>
<td>8.504</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C107[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n2702_s40/I0</td>
</tr>
<tr>
<td>9.012</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R84C107[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n2702_s40/F</td>
</tr>
<tr>
<td>9.651</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C109[3][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7095_s4/I3</td>
</tr>
<tr>
<td>10.224</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R87C109[3][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7095_s4/F</td>
</tr>
<tr>
<td>11.261</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C115[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7090_s3/I2</td>
</tr>
<tr>
<td>11.828</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C115[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>12.188</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C117[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7090_s0/I2</td>
</tr>
<tr>
<td>12.696</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R86C117[2][B]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>16.045</td>
<td>3.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C122[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[5]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.026</td>
<td>5.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C122[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[5]_s0/CLK</td>
</tr>
<tr>
<td>25.962</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C122[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.156, 21.545%; route: 7.484, 74.783%; tC2Q: 0.368, 3.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.327%; route: 5.343, 88.673%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_6_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.956</td>
<td>5.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C146[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R87C146[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
</tr>
<tr>
<td>8.495</td>
<td>2.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7093_s6/I3</td>
</tr>
<tr>
<td>9.062</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R85C137[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7093_s6/F</td>
</tr>
<tr>
<td>10.676</td>
<td>1.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s3/I0</td>
</tr>
<tr>
<td>11.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C139[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s0/I3</td>
</tr>
<tr>
<td>12.122</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R90C139[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>12.297</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C138[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7088_s0/I1</td>
</tr>
<tr>
<td>12.805</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C138[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7088_s0/F</td>
</tr>
<tr>
<td>15.948</td>
<td>3.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C150[2][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_6_G[7]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.944</td>
<td>5.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C150[2][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_6_G[7]_s0/CLK</td>
</tr>
<tr>
<td>25.881</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C150[2][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_6_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.459%; route: 5.274, 88.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 21.630%; route: 7.463, 74.692%; tC2Q: 0.368, 3.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.481%; route: 5.262, 88.519%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C103[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R89C103[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
</tr>
<tr>
<td>8.504</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C107[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n2702_s40/I0</td>
</tr>
<tr>
<td>9.012</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R84C107[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n2702_s40/F</td>
</tr>
<tr>
<td>9.651</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C109[3][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7095_s4/I3</td>
</tr>
<tr>
<td>10.224</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R87C109[3][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7095_s4/F</td>
</tr>
<tr>
<td>11.261</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C115[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7090_s3/I2</td>
</tr>
<tr>
<td>11.828</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C115[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>12.188</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C117[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7090_s0/I2</td>
</tr>
<tr>
<td>12.696</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R86C117[2][B]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>16.047</td>
<td>3.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C124[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[5]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.044</td>
<td>5.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C124[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[5]_s0/CLK</td>
</tr>
<tr>
<td>25.981</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C124[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.156, 21.540%; route: 7.487, 74.789%; tC2Q: 0.368, 3.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.291%; route: 5.362, 88.709%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_28_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C103[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R89C103[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
</tr>
<tr>
<td>8.504</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C107[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n2702_s40/I0</td>
</tr>
<tr>
<td>9.012</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R84C107[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n2702_s40/F</td>
</tr>
<tr>
<td>9.651</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C109[3][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7095_s4/I3</td>
</tr>
<tr>
<td>10.224</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R87C109[3][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7095_s4/F</td>
</tr>
<tr>
<td>11.261</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C115[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7090_s3/I2</td>
</tr>
<tr>
<td>11.828</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C115[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>12.188</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C117[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7090_s0/I2</td>
</tr>
<tr>
<td>12.696</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R86C117[2][B]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>16.047</td>
<td>3.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C124[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_28_G[5]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.044</td>
<td>5.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C124[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_28_G[5]_s0/CLK</td>
</tr>
<tr>
<td>25.981</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C124[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_28_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.156, 21.540%; route: 7.487, 74.789%; tC2Q: 0.368, 3.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.291%; route: 5.362, 88.709%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.021</td>
<td>5.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R85C143[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
</tr>
<tr>
<td>8.385</td>
<td>1.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C140[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n2699_s24/I0</td>
</tr>
<tr>
<td>8.952</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R88C140[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n2699_s24/F</td>
</tr>
<tr>
<td>10.336</td>
<td>1.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C137[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7095_s8/I2</td>
</tr>
<tr>
<td>10.844</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C137[0][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7095_s8/F</td>
</tr>
<tr>
<td>11.387</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C137[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7095_s2/I0</td>
</tr>
<tr>
<td>11.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C137[0][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7095_s2/F</td>
</tr>
<tr>
<td>12.127</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C138[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7095_s0/I1</td>
</tr>
<tr>
<td>12.635</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C138[0][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7095_s0/F</td>
</tr>
<tr>
<td>15.949</td>
<td>3.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C149[2][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.948</td>
<td>5.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C149[2][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[0]_s0/CLK</td>
</tr>
<tr>
<td>25.884</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C149[2][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.073</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.335%; route: 5.339, 88.665%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.150, 21.656%; route: 7.395, 74.491%; tC2Q: 0.382, 3.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.475%; route: 5.265, 88.525%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C103[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R89C103[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
</tr>
<tr>
<td>8.504</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C107[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n2702_s40/I0</td>
</tr>
<tr>
<td>9.012</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R84C107[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n2702_s40/F</td>
</tr>
<tr>
<td>9.651</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C109[3][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7095_s4/I3</td>
</tr>
<tr>
<td>10.224</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R87C109[3][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7095_s4/F</td>
</tr>
<tr>
<td>11.226</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s10/I3</td>
</tr>
<tr>
<td>11.733</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s10/F</td>
</tr>
<tr>
<td>11.736</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s3/I3</td>
</tr>
<tr>
<td>12.024</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][B]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s3/F</td>
</tr>
<tr>
<td>12.197</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C115[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s0/I2</td>
</tr>
<tr>
<td>12.764</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R86C115[1][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s0/F</td>
</tr>
<tr>
<td>16.031</td>
<td>3.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C120[2][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[3]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.083</td>
<td>5.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C120[2][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[3]_s0/CLK</td>
</tr>
<tr>
<td>26.019</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C120[2][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 24.465%; route: 7.181, 71.857%; tC2Q: 0.368, 3.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.221%; route: 5.400, 88.779%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_26_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C103[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R89C103[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
</tr>
<tr>
<td>8.504</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C107[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n2702_s40/I0</td>
</tr>
<tr>
<td>9.012</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R84C107[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n2702_s40/F</td>
</tr>
<tr>
<td>9.651</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C109[3][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7095_s4/I3</td>
</tr>
<tr>
<td>10.224</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R87C109[3][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7095_s4/F</td>
</tr>
<tr>
<td>11.226</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s10/I3</td>
</tr>
<tr>
<td>11.733</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s10/F</td>
</tr>
<tr>
<td>11.736</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s3/I3</td>
</tr>
<tr>
<td>12.024</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][B]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s3/F</td>
</tr>
<tr>
<td>12.197</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C115[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s0/I2</td>
</tr>
<tr>
<td>12.764</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R86C115[1][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s0/F</td>
</tr>
<tr>
<td>16.031</td>
<td>3.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C120[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_26_G[3]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.083</td>
<td>5.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C120[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_26_G[3]_s0/CLK</td>
</tr>
<tr>
<td>26.019</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C120[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_26_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 24.465%; route: 7.181, 71.857%; tC2Q: 0.368, 3.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.221%; route: 5.400, 88.779%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_16_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C103[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R89C103[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
</tr>
<tr>
<td>8.504</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C107[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n2702_s40/I0</td>
</tr>
<tr>
<td>9.012</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R84C107[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n2702_s40/F</td>
</tr>
<tr>
<td>9.651</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C109[3][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7095_s4/I3</td>
</tr>
<tr>
<td>10.224</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R87C109[3][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7095_s4/F</td>
</tr>
<tr>
<td>11.226</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s10/I3</td>
</tr>
<tr>
<td>11.733</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s10/F</td>
</tr>
<tr>
<td>11.736</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s3/I3</td>
</tr>
<tr>
<td>12.024</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][B]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s3/F</td>
</tr>
<tr>
<td>12.197</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C115[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s0/I2</td>
</tr>
<tr>
<td>12.764</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R86C115[1][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s0/F</td>
</tr>
<tr>
<td>16.031</td>
<td>3.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C120[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_16_G[3]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.083</td>
<td>5.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C120[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_16_G[3]_s0/CLK</td>
</tr>
<tr>
<td>26.019</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C120[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_16_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 24.465%; route: 7.181, 71.857%; tC2Q: 0.368, 3.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.221%; route: 5.400, 88.779%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_14_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C103[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R89C103[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
</tr>
<tr>
<td>8.504</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C107[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n2702_s40/I0</td>
</tr>
<tr>
<td>9.012</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R84C107[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n2702_s40/F</td>
</tr>
<tr>
<td>9.651</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C109[3][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7095_s4/I3</td>
</tr>
<tr>
<td>10.224</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R87C109[3][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7095_s4/F</td>
</tr>
<tr>
<td>11.261</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C115[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7090_s3/I2</td>
</tr>
<tr>
<td>11.828</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C115[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>12.188</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C117[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7090_s0/I2</td>
</tr>
<tr>
<td>12.696</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R86C117[2][B]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>15.982</td>
<td>3.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C123[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_14_G[5]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.039</td>
<td>5.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C123[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_14_G[5]_s0/CLK</td>
</tr>
<tr>
<td>25.975</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C123[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_14_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.156, 21.680%; route: 7.422, 74.625%; tC2Q: 0.368, 3.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.302%; route: 5.356, 88.698%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_28_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.021</td>
<td>5.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R85C143[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
</tr>
<tr>
<td>9.019</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C145[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/I2</td>
</tr>
<tr>
<td>9.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C145[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/F</td>
</tr>
<tr>
<td>10.284</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s9/I1</td>
</tr>
<tr>
<td>10.851</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s9/F</td>
</tr>
<tr>
<td>11.049</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s6/I0</td>
</tr>
<tr>
<td>11.616</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s6/F</td>
</tr>
<tr>
<td>11.619</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s3/I3</td>
</tr>
<tr>
<td>12.192</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s3/F</td>
</tr>
<tr>
<td>12.195</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s0/I2</td>
</tr>
<tr>
<td>12.742</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C136[3][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s0/F</td>
</tr>
<tr>
<td>15.909</td>
<td>3.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C155[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_28_G[3]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.966</td>
<td>5.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C155[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_28_G[3]_s0/CLK</td>
</tr>
<tr>
<td>25.902</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C155[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_28_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.335%; route: 5.339, 88.665%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 28.559%; route: 6.681, 67.573%; tC2Q: 0.382, 3.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.441%; route: 5.283, 88.559%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_0_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.956</td>
<td>5.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C146[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R87C146[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
</tr>
<tr>
<td>8.495</td>
<td>2.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7093_s6/I3</td>
</tr>
<tr>
<td>9.062</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R85C137[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7093_s6/F</td>
</tr>
<tr>
<td>10.676</td>
<td>1.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s3/I0</td>
</tr>
<tr>
<td>11.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C139[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s0/I3</td>
</tr>
<tr>
<td>12.122</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R90C139[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>12.297</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C138[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7088_s0/I1</td>
</tr>
<tr>
<td>12.805</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C138[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7088_s0/F</td>
</tr>
<tr>
<td>15.888</td>
<td>3.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_0_G[7]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.950</td>
<td>5.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_0_G[7]_s0/CLK</td>
</tr>
<tr>
<td>25.887</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C150[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_0_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.459%; route: 5.274, 88.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 21.761%; route: 7.403, 74.539%; tC2Q: 0.368, 3.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.470%; route: 5.268, 88.530%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_4_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.021</td>
<td>5.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R85C143[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
</tr>
<tr>
<td>9.019</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C145[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/I2</td>
</tr>
<tr>
<td>9.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C145[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/F</td>
</tr>
<tr>
<td>10.284</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s9/I1</td>
</tr>
<tr>
<td>10.851</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s9/F</td>
</tr>
<tr>
<td>11.049</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s6/I0</td>
</tr>
<tr>
<td>11.616</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s6/F</td>
</tr>
<tr>
<td>11.619</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s3/I3</td>
</tr>
<tr>
<td>12.192</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s3/F</td>
</tr>
<tr>
<td>12.195</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s0/I2</td>
</tr>
<tr>
<td>12.742</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C136[3][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s0/F</td>
</tr>
<tr>
<td>15.894</td>
<td>3.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C153[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_4_G[3]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.960</td>
<td>5.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C153[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_4_G[3]_s0/CLK</td>
</tr>
<tr>
<td>25.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C153[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_4_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.335%; route: 5.339, 88.665%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 28.602%; route: 6.666, 67.523%; tC2Q: 0.382, 3.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.452%; route: 5.277, 88.548%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_2_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.021</td>
<td>5.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_0_s0/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R85C143[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_0_s0/Q</td>
</tr>
<tr>
<td>9.019</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C145[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/I2</td>
</tr>
<tr>
<td>9.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R90C145[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/uart_to_write_s479/F</td>
</tr>
<tr>
<td>10.284</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s9/I1</td>
</tr>
<tr>
<td>10.851</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C137[2][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s9/F</td>
</tr>
<tr>
<td>11.049</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s6/I0</td>
</tr>
<tr>
<td>11.616</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[1][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s6/F</td>
</tr>
<tr>
<td>11.619</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s3/I3</td>
</tr>
<tr>
<td>12.192</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][B]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s3/F</td>
</tr>
<tr>
<td>12.195</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C136[3][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7092_s0/I2</td>
</tr>
<tr>
<td>12.742</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C136[3][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7092_s0/F</td>
</tr>
<tr>
<td>15.894</td>
<td>3.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_2_G[3]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.960</td>
<td>5.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_2_G[3]_s0/CLK</td>
</tr>
<tr>
<td>25.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C153[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_2_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.335%; route: 5.339, 88.665%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 28.602%; route: 6.666, 67.523%; tC2Q: 0.382, 3.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.452%; route: 5.277, 88.548%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C103[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/CLK</td>
</tr>
<tr>
<td>6.404</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R89C103[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/fsm_state_2_s1/Q</td>
</tr>
<tr>
<td>8.504</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C107[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n2702_s40/I0</td>
</tr>
<tr>
<td>9.012</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R84C107[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n2702_s40/F</td>
</tr>
<tr>
<td>9.651</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C109[3][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7095_s4/I3</td>
</tr>
<tr>
<td>10.224</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R87C109[3][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7095_s4/F</td>
</tr>
<tr>
<td>11.226</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s10/I3</td>
</tr>
<tr>
<td>11.733</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s10/F</td>
</tr>
<tr>
<td>11.736</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s3/I3</td>
</tr>
<tr>
<td>12.024</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C115[0][B]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s3/F</td>
</tr>
<tr>
<td>12.197</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C115[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n7092_s0/I2</td>
</tr>
<tr>
<td>12.764</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R86C115[1][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n7092_s0/F</td>
</tr>
<tr>
<td>15.966</td>
<td>3.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C119[2][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[3]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.073</td>
<td>5.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C119[2][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[3]_s0/CLK</td>
</tr>
<tr>
<td>26.009</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C119[2][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_20_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 24.625%; route: 7.116, 71.673%; tC2Q: 0.368, 3.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.238%; route: 5.391, 88.762%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_14_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.956</td>
<td>5.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C146[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R87C146[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
</tr>
<tr>
<td>8.495</td>
<td>2.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7093_s6/I3</td>
</tr>
<tr>
<td>9.062</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R85C137[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7093_s6/F</td>
</tr>
<tr>
<td>10.676</td>
<td>1.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s3/I0</td>
</tr>
<tr>
<td>11.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C139[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s0/I3</td>
</tr>
<tr>
<td>12.122</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R90C139[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>12.297</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C138[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7088_s0/I1</td>
</tr>
<tr>
<td>12.805</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C138[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7088_s0/F</td>
</tr>
<tr>
<td>15.831</td>
<td>3.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_14_G[7]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.957</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_14_G[7]_s0/CLK</td>
</tr>
<tr>
<td>25.893</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_14_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.459%; route: 5.274, 88.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 21.887%; route: 7.346, 74.392%; tC2Q: 0.368, 3.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.457%; route: 5.275, 88.543%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.910</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.956</td>
<td>5.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C146[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R87C146[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
</tr>
<tr>
<td>8.495</td>
<td>2.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7093_s6/I3</td>
</tr>
<tr>
<td>9.062</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R85C137[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7093_s6/F</td>
</tr>
<tr>
<td>10.676</td>
<td>1.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s3/I0</td>
</tr>
<tr>
<td>11.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C139[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s0/I3</td>
</tr>
<tr>
<td>12.122</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R90C139[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>12.297</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C138[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7088_s0/I1</td>
</tr>
<tr>
<td>12.805</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C138[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7088_s0/F</td>
</tr>
<tr>
<td>15.828</td>
<td>3.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C152[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[7]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.974</td>
<td>5.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C152[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[7]_s0/CLK</td>
</tr>
<tr>
<td>25.910</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C152[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_30_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.459%; route: 5.274, 88.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 21.892%; route: 7.343, 74.385%; tC2Q: 0.368, 3.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.425%; route: 5.291, 88.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_10_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.956</td>
<td>5.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C146[0][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/step_1_s1/CLK</td>
</tr>
<tr>
<td>6.324</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R87C146[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/step_1_s1/Q</td>
</tr>
<tr>
<td>8.495</td>
<td>2.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7093_s6/I3</td>
</tr>
<tr>
<td>9.062</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R85C137[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7093_s6/F</td>
</tr>
<tr>
<td>10.676</td>
<td>1.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s3/I0</td>
</tr>
<tr>
<td>11.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C139[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s3/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C139[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7090_s0/I3</td>
</tr>
<tr>
<td>12.122</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R90C139[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7090_s0/F</td>
</tr>
<tr>
<td>12.297</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C138[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n7088_s0/I1</td>
</tr>
<tr>
<td>12.805</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R90C138[2][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n7088_s0/F</td>
</tr>
<tr>
<td>15.819</td>
<td>3.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C151[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_10_G[7]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.966</td>
<td>5.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C151[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_10_G[7]_s0/CLK</td>
</tr>
<tr>
<td>25.902</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C151[2][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_to_write_uart_to_write_RAMREG_10_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.459%; route: 5.274, 88.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 21.913%; route: 7.334, 74.361%; tC2Q: 0.368, 3.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.441%; route: 5.283, 88.559%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart_right_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart_right_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_right_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R88C127[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C134[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R87C134[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/Q</td>
</tr>
<tr>
<td>2.290</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C134[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/n270_s2/I2</td>
</tr>
<tr>
<td>2.443</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C134[1][A]</td>
<td style=" background: #97FFFF;">Joycon_right/joycon_uart_core/i4/U_Txmitt/n270_s2/F</td>
</tr>
<tr>
<td>2.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C134[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_right_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R88C127[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C134[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/CLK</td>
</tr>
<tr>
<td>2.168</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C134[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.143, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.143, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart_right_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart_right_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_right_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R88C127[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>2.165</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C133[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/CLK</td>
</tr>
<tr>
<td>2.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R92C133[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/Q</td>
</tr>
<tr>
<td>2.312</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C133[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/n198_s5/I2</td>
</tr>
<tr>
<td>2.465</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R92C133[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/joycon_uart_core/i4/U_Rxcver/n198_s5/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C133[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_right_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R88C127[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>2.165</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C133[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R92C133[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.165, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.165, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.880</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0/CLK</td>
</tr>
<tr>
<td>3.021</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R89C158[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0/Q</td>
</tr>
<tr>
<td>3.027</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C158[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/n25_s2/I0</td>
</tr>
<tr>
<td>3.180</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R89C158[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/joycon_uart_core/i4/u_baudset/n25_s2/F</td>
</tr>
<tr>
<td>3.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C158[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.880</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0/CLK</td>
</tr>
<tr>
<td>2.905</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C158[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.455%; route: 2.204, 76.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.455%; route: 2.204, 76.545%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart_left_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart_left_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_left_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R89C158[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>1.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C164[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R92C164[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/Q</td>
</tr>
<tr>
<td>2.116</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C164[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/n198_s5/I2</td>
</tr>
<tr>
<td>2.269</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R92C164[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/joycon_uart_core/i4/U_Rxcver/n198_s5/F</td>
</tr>
<tr>
<td>2.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C164[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_left_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R89C158[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>1.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C164[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1/CLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R92C164[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxPrtyErr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.969, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart_left_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart_left_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_left_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R89C158[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>1.939</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C165[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/CLK</td>
</tr>
<tr>
<td>2.080</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R87C165[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/Q</td>
</tr>
<tr>
<td>2.086</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C165[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/n270_s2/I2</td>
</tr>
<tr>
<td>2.239</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C165[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/joycon_uart_core/i4/U_Txmitt/n270_s2/F</td>
</tr>
<tr>
<td>2.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C165[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_left_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R89C158[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>1.939</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C165[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C165[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Count_vr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.939, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.890</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C130[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R89C130[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0/Q</td>
</tr>
<tr>
<td>3.037</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C130[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/n274_s0/I2</td>
</tr>
<tr>
<td>3.190</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R89C130[1][A]</td>
<td style=" background: #97FFFF;">Joycon_right/joycon_uart_core/i4/U_Rxcver/n274_s0/F</td>
</tr>
<tr>
<td>3.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C130[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.890</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C130[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C130[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.374%; route: 2.214, 76.626%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.374%; route: 2.214, 76.626%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/NumDataBitReceived_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/NumDataBitReceived_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart_right_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart_right_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_right_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R88C127[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C131[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/NumDataBitReceived_r_3_s0/CLK</td>
</tr>
<tr>
<td>2.283</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R89C131[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Rxcver/NumDataBitReceived_r_3_s0/Q</td>
</tr>
<tr>
<td>2.289</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C131[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/n207_s4/I1</td>
</tr>
<tr>
<td>2.442</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R89C131[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/joycon_uart_core/i4/U_Rxcver/n207_s4/F</td>
</tr>
<tr>
<td>2.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C131[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Rxcver/NumDataBitReceived_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_right_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R88C127[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C131[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/NumDataBitReceived_r_3_s0/CLK</td>
</tr>
<tr>
<td>2.167</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C131[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/NumDataBitReceived_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C128[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_2_s4/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C128[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_2_s4/Q</td>
</tr>
<tr>
<td>3.039</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C128[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/n26_s10/I1</td>
</tr>
<tr>
<td>3.192</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C128[1][A]</td>
<td style=" background: #97FFFF;">Joycon_right/joycon_uart_core/i4/U_Modem/n26_s10/F</td>
</tr>
<tr>
<td>3.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C128[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_2_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C128[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_2_s4/CLK</td>
</tr>
<tr>
<td>2.917</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C128[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C127[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_3_s4/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R87C127[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_3_s4/Q</td>
</tr>
<tr>
<td>3.039</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C127[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/n26_s8/I0</td>
</tr>
<tr>
<td>3.192</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C127[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/joycon_uart_core/i4/U_Modem/n26_s8/F</td>
</tr>
<tr>
<td>3.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C127[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C127[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_3_s4/CLK</td>
</tr>
<tr>
<td>2.917</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C127[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/uart_control_core/step_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/uart_control_core/step_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>2.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[0][A]</td>
<td>Joycon_right/uart_control_core/step_5_s1/CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R88C125[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/uart_control_core/step_5_s1/Q</td>
</tr>
<tr>
<td>3.040</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C125[0][A]</td>
<td>Joycon_right/uart_control_core/n220_s16/I1</td>
</tr>
<tr>
<td>3.193</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R88C125[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/uart_control_core/n220_s16/F</td>
</tr>
<tr>
<td>3.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C125[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/uart_control_core/step_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>2.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C125[0][A]</td>
<td>Joycon_right/uart_control_core/step_5_s1/CLK</td>
</tr>
<tr>
<td>2.918</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C125[0][A]</td>
<td>Joycon_right/uart_control_core/step_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.351%; route: 2.217, 76.649%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.351%; route: 2.217, 76.649%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/uart_control_core/step_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/uart_control_core/step_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C125[1][A]</td>
<td>Joycon_right/uart_control_core/step_6_s1/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R87C125[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/uart_control_core/step_6_s1/Q</td>
</tr>
<tr>
<td>3.039</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C125[1][A]</td>
<td>Joycon_right/uart_control_core/n219_s12/I3</td>
</tr>
<tr>
<td>3.192</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C125[1][A]</td>
<td style=" background: #97FFFF;">Joycon_right/uart_control_core/n219_s12/F</td>
</tr>
<tr>
<td>3.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C125[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/uart_control_core/step_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C125[1][A]</td>
<td>Joycon_right/uart_control_core/step_6_s1/CLK</td>
</tr>
<tr>
<td>2.917</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C125[1][A]</td>
<td>Joycon_right/uart_control_core/step_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/time_out_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/time_out_mode_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C106[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/time_out_mode_1_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R87C106[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/time_out_mode_1_s0/Q</td>
</tr>
<tr>
<td>3.034</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C106[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n2721_s21/I0</td>
</tr>
<tr>
<td>3.188</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C106[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n2721_s21/F</td>
</tr>
<tr>
<td>3.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C106[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/time_out_mode_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C106[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/time_out_mode_1_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C106[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/time_out_mode_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C164[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_3_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R90C164[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_3_s0/Q</td>
</tr>
<tr>
<td>3.036</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C164[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_3_s3/I0</td>
</tr>
<tr>
<td>3.189</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R90C164[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_3_s3/F</td>
</tr>
<tr>
<td>3.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C164[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C164[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C164[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.380%; route: 2.214, 76.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.380%; route: 2.214, 76.620%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/joycon_uart_core/i4/U_Modem/MSReg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Modem/MSReg_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.873</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C158[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Modem/MSReg_3_s4/CLK</td>
</tr>
<tr>
<td>3.014</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C158[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Modem/MSReg_3_s4/Q</td>
</tr>
<tr>
<td>3.020</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C158[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Modem/n26_s8/I0</td>
</tr>
<tr>
<td>3.174</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C158[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/joycon_uart_core/i4/U_Modem/n26_s8/F</td>
</tr>
<tr>
<td>3.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C158[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Modem/MSReg_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.873</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C158[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Modem/MSReg_3_s4/CLK</td>
</tr>
<tr>
<td>2.898</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C158[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Modem/MSReg_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.508%; route: 2.198, 76.492%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.508%; route: 2.198, 76.492%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/uart_control_core/rx_data_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/rx_data_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C156[0][A]</td>
<td>Joycon_left/uart_control_core/rx_data_valid_s1/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R90C156[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>3.036</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C156[0][A]</td>
<td>Joycon_left/uart_control_core/n200_s13/I2</td>
</tr>
<tr>
<td>3.189</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R90C156[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/uart_control_core/n200_s13/F</td>
</tr>
<tr>
<td>3.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C156[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/rx_data_valid_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C156[0][A]</td>
<td>Joycon_left/uart_control_core/rx_data_valid_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C156[0][A]</td>
<td>Joycon_left/uart_control_core/rx_data_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.380%; route: 2.214, 76.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.380%; route: 2.214, 76.620%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/time_cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/JoyCon_FSM_inst/time_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/time_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C137[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/time_cnt_17_s0/Q</td>
</tr>
<tr>
<td>3.034</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/n188_s7/I3</td>
</tr>
<tr>
<td>3.188</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C137[1][A]</td>
<td style=" background: #97FFFF;">Joycon_left/JoyCon_FSM_inst/n188_s7/F</td>
</tr>
<tr>
<td>3.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C137[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/time_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/time_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C137[1][A]</td>
<td>Joycon_left/JoyCon_FSM_inst/time_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart_left_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart_left_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_left_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R89C158[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>1.943</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C164[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/CLK</td>
</tr>
<tr>
<td>2.084</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R87C164[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/Q</td>
</tr>
<tr>
<td>2.090</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C164[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/n161_s12/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C164[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/joycon_uart_core/i4/U_Txmitt/n161_s12/F</td>
</tr>
<tr>
<td>2.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C164[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_left_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R89C158[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>1.943</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C164[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C164[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/cnt1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/cnt1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>2.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C127[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/cnt1_0_s0/CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R88C127[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/u_baudset/cnt1_0_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/n25_s2/I0</td>
</tr>
<tr>
<td>3.196</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R88C127[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/joycon_uart_core/i4/u_baudset/n25_s2/F</td>
</tr>
<tr>
<td>3.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C127[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/u_baudset/cnt1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>2.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C127[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/cnt1_0_s0/CLK</td>
</tr>
<tr>
<td>2.918</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C127[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/cnt1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.351%; route: 2.217, 76.649%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.351%; route: 2.217, 76.649%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart_right_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart_right_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_right_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R88C127[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C133[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R87C133[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/Q</td>
</tr>
<tr>
<td>2.289</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C133[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/n161_s12/I0</td>
</tr>
<tr>
<td>2.442</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C133[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/joycon_uart_core/i4/U_Txmitt/n161_s12/F</td>
</tr>
<tr>
<td>2.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C133[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart_right_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>R88C127[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C133[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3/CLK</td>
</tr>
<tr>
<td>2.164</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C133[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/TxCNT_r_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.921</td>
<td>2.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C132[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5/CLK</td>
</tr>
<tr>
<td>3.062</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R92C132[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5/Q</td>
</tr>
<tr>
<td>3.071</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C132[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/n99_s4/I0</td>
</tr>
<tr>
<td>3.224</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R92C132[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/joycon_uart_core/i4/U_Rxcver/n99_s4/F</td>
</tr>
<tr>
<td>3.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C132[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.921</td>
<td>2.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C132[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5/CLK</td>
</tr>
<tr>
<td>2.946</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R92C132[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.124%; route: 2.246, 76.876%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.124%; route: 2.246, 76.876%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C128[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_0_s4/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C128[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_0_s4/Q</td>
</tr>
<tr>
<td>3.042</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C128[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/n26_s12/I1</td>
</tr>
<tr>
<td>3.194</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C128[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/joycon_uart_core/i4/U_Modem/n26_s12/F</td>
</tr>
<tr>
<td>3.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C128[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C128[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_0_s4/CLK</td>
</tr>
<tr>
<td>2.917</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C128[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Modem/MSReg_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/uart_control_core/step_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/uart_control_core/step_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C125[0][A]</td>
<td>Joycon_right/uart_control_core/step_3_s1/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R87C125[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/uart_control_core/step_3_s1/Q</td>
</tr>
<tr>
<td>3.042</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C125[0][A]</td>
<td>Joycon_right/uart_control_core/n222_s12/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C125[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/uart_control_core/n222_s12/F</td>
</tr>
<tr>
<td>3.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C125[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/uart_control_core/step_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C125[0][A]</td>
<td>Joycon_right/uart_control_core/step_3_s1/CLK</td>
</tr>
<tr>
<td>2.917</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C125[0][A]</td>
<td>Joycon_right/uart_control_core/step_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/Read_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/Read_len_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C105[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/Read_len_5_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R87C105[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/Read_len_5_s0/Q</td>
</tr>
<tr>
<td>3.042</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C105[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n2720_s21/I0</td>
</tr>
<tr>
<td>3.194</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R87C105[0][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n2720_s21/F</td>
</tr>
<tr>
<td>3.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C105[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/Read_len_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C105[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/Read_len_5_s0/CLK</td>
</tr>
<tr>
<td>2.917</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C105[0][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/Read_len_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C103[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R86C103[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/time_cnt_15_s0/Q</td>
</tr>
<tr>
<td>3.037</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C103[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n190_s7/I3</td>
</tr>
<tr>
<td>3.190</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C103[1][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n190_s7/F</td>
</tr>
<tr>
<td>3.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C103[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/time_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C103[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C103[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C104[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R86C104[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/time_cnt_20_s0/Q</td>
</tr>
<tr>
<td>3.042</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C104[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/n185_s9/I2</td>
</tr>
<tr>
<td>3.194</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C104[1][A]</td>
<td style=" background: #97FFFF;">Joycon_right/JoyCon_FSM_inst/n185_s9/F</td>
</tr>
<tr>
<td>3.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C104[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/time_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C104[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.917</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C104[1][A]</td>
<td>Joycon_right/JoyCon_FSM_inst/time_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/OverrunErr_r_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>11.164</td>
<td>4.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R93C164[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/OverrunErr_r_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.012</td>
<td>5.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C164[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/OverrunErr_r_s1/CLK</td>
</tr>
<tr>
<td>25.665</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R93C164[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/OverrunErr_r_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.046%; route: 4.486, 87.494%; tC2Q: 0.382, 7.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.351%; route: 5.330, 88.649%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/ParityErr_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>11.164</td>
<td>4.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R93C164[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/ParityErr_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.012</td>
<td>5.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C164[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/ParityErr_r_s0/CLK</td>
</tr>
<tr>
<td>25.665</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R93C164[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/ParityErr_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.046%; route: 4.486, 87.494%; tC2Q: 0.382, 7.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.351%; route: 5.330, 88.649%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxIdle1_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>11.164</td>
<td>4.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R93C164[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/RxIdle1_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.012</td>
<td>5.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C164[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxIdle1_r_s0/CLK</td>
</tr>
<tr>
<td>25.665</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R93C164[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxIdle1_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.046%; route: 4.486, 87.494%; tC2Q: 0.382, 7.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.351%; route: 5.330, 88.649%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.791</td>
<td>3.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C164[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.963</td>
<td>5.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C164[1][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>25.616</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C164[1][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.443%; route: 4.113, 86.511%; tC2Q: 0.382, 8.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.445%; route: 5.281, 88.555%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.791</td>
<td>3.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C164[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.963</td>
<td>5.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C164[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>25.616</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C164[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.443%; route: 4.113, 86.511%; tC2Q: 0.382, 8.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.445%; route: 5.281, 88.555%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.791</td>
<td>3.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C164[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.963</td>
<td>5.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C164[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_4_s0/CLK</td>
</tr>
<tr>
<td>25.616</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C164[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.443%; route: 4.113, 86.511%; tC2Q: 0.382, 8.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.445%; route: 5.281, 88.555%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.791</td>
<td>3.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C164[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.963</td>
<td>5.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C164[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rptr_1_s0/CLK</td>
</tr>
<tr>
<td>25.616</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C164[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.443%; route: 4.113, 86.511%; tC2Q: 0.382, 8.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.445%; route: 5.281, 88.555%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.791</td>
<td>3.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C164[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.969</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C164[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>25.622</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C164[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.443%; route: 4.113, 86.511%; tC2Q: 0.382, 8.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.434%; route: 5.287, 88.566%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>3.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C163[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.006</td>
<td>5.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C163[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>25.658</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C163[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.572%; route: 4.003, 86.191%; tC2Q: 0.382, 8.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.364%; route: 5.323, 88.636%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>3.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C163[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.006</td>
<td>5.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C163[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>25.658</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C163[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.572%; route: 4.003, 86.191%; tC2Q: 0.382, 8.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.364%; route: 5.323, 88.636%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>3.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C163[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.006</td>
<td>5.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C163[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5/CLK</td>
</tr>
<tr>
<td>25.658</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C163[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxIdle_r_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.572%; route: 4.003, 86.191%; tC2Q: 0.382, 8.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.364%; route: 5.323, 88.636%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.248</td>
<td>3.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C163[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.966</td>
<td>5.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C163[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>25.618</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C163[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 6.144%; route: 3.570, 84.773%; tC2Q: 0.382, 9.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.441%; route: 5.283, 88.559%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.248</td>
<td>3.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C163[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.966</td>
<td>5.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C163[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wptr_3_s0/CLK</td>
</tr>
<tr>
<td>25.618</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C163[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 6.144%; route: 3.570, 84.773%; tC2Q: 0.382, 9.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.441%; route: 5.283, 88.559%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/ThrEmpty_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.248</td>
<td>3.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C163[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Txmitt/ThrEmpty_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.966</td>
<td>5.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C163[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/ThrEmpty_s1/CLK</td>
</tr>
<tr>
<td>25.618</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C163[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/ThrEmpty_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 6.144%; route: 3.570, 84.773%; tC2Q: 0.382, 9.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.441%; route: 5.283, 88.559%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.231</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C163[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.971</td>
<td>5.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C163[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>25.624</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C163[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 6.170%; route: 3.553, 84.709%; tC2Q: 0.382, 9.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.430%; route: 5.289, 88.570%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.021</td>
<td>3.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C162[3][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.960</td>
<td>5.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C162[3][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0/CLK</td>
</tr>
<tr>
<td>25.612</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R89C162[3][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/FrameErr_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 6.495%; route: 3.342, 83.903%; tC2Q: 0.382, 9.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.451%; route: 5.277, 88.549%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxClkEn_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.037</td>
<td>5.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.571</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>6.829</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>10.021</td>
<td>3.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C162[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/U_Rxcver/RxClkEn_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.960</td>
<td>5.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C162[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxClkEn_s0/CLK</td>
</tr>
<tr>
<td>25.612</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R89C162[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/RxClkEn_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.306%; route: 5.354, 88.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 6.495%; route: 3.342, 83.903%; tC2Q: 0.382, 9.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.451%; route: 5.277, 88.549%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.024</td>
<td>5.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.406</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.557</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>6.975</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>10.047</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C131[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.015</td>
<td>5.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C131[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>25.668</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C131[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.330%; route: 5.341, 88.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 10.376%; route: 3.224, 80.118%; tC2Q: 0.382, 9.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.346%; route: 5.333, 88.654%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.024</td>
<td>5.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.406</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.557</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>6.975</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>10.047</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C131[2][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.015</td>
<td>5.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C131[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wptr_0_s0/CLK</td>
</tr>
<tr>
<td>25.668</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C131[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.330%; route: 5.341, 88.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 10.376%; route: 3.224, 80.118%; tC2Q: 0.382, 9.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.346%; route: 5.333, 88.654%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.024</td>
<td>5.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.406</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.557</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>6.975</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>10.047</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C131[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.015</td>
<td>5.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C131[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>25.668</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C131[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.330%; route: 5.341, 88.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 10.376%; route: 3.224, 80.118%; tC2Q: 0.382, 9.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.346%; route: 5.333, 88.654%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.024</td>
<td>5.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.406</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.557</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>6.975</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>10.047</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C131[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.015</td>
<td>5.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C131[2][B]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>25.668</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C131[2][B]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.330%; route: 5.341, 88.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 10.376%; route: 3.224, 80.118%; tC2Q: 0.382, 9.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.346%; route: 5.333, 88.654%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.024</td>
<td>5.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.406</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.557</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>6.975</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>10.047</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C131[1][B]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.015</td>
<td>5.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C131[1][B]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>25.668</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C131[1][B]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.330%; route: 5.341, 88.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 10.376%; route: 3.224, 80.118%; tC2Q: 0.382, 9.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.346%; route: 5.333, 88.654%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.024</td>
<td>5.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.406</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.557</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>6.975</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>10.047</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C131[3][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.015</td>
<td>5.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C131[3][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>25.668</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C131[3][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.330%; route: 5.341, 88.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 10.376%; route: 3.224, 80.118%; tC2Q: 0.382, 9.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.346%; route: 5.333, 88.654%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.024</td>
<td>5.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.406</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.557</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>6.975</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>10.047</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C132[2][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.025</td>
<td>5.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C132[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>25.677</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C132[2][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.330%; route: 5.341, 88.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 10.376%; route: 3.224, 80.118%; tC2Q: 0.382, 9.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.328%; route: 5.342, 88.672%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_r2w/wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.024</td>
<td>5.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>6.406</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>6.557</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>6.975</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>10.047</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C132[0][B]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_r2w/wq1_rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>26.025</td>
<td>5.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C132[0][B]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_r2w/wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>25.677</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C132[0][B]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_sync_r2w/wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.330%; route: 5.341, 88.670%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 10.376%; route: 3.224, 80.118%; tC2Q: 0.382, 9.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.328%; route: 5.342, 88.672%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/rx_data_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C156[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/rx_data_valid_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C156[0][A]</td>
<td>Joycon_left/uart_control_core/rx_data_valid_s1/CLK</td>
</tr>
<tr>
<td>2.836</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C156[0][A]</td>
<td>Joycon_left/uart_control_core/rx_data_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.840%; route: 0.580, 66.897%; tC2Q: 0.141, 16.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.380%; route: 2.214, 76.620%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/rxclk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.763</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/u_baudset/rxclk_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.880</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/rxclk_s1/CLK</td>
</tr>
<tr>
<td>2.827</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C158[2][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/rxclk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.801%; route: 0.582, 66.974%; tC2Q: 0.141, 16.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.455%; route: 2.204, 76.545%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.763</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.880</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_3_s0/CLK</td>
</tr>
<tr>
<td>2.827</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C158[1][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.801%; route: 0.582, 66.974%; tC2Q: 0.141, 16.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.455%; route: 2.204, 76.545%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.763</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.880</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0/CLK</td>
</tr>
<tr>
<td>2.827</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C158[0][A]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.801%; route: 0.582, 66.974%; tC2Q: 0.141, 16.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.455%; route: 2.204, 76.545%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.763</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.880</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_1_s0/CLK</td>
</tr>
<tr>
<td>2.827</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C158[0][B]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.801%; route: 0.582, 66.974%; tC2Q: 0.141, 16.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.455%; route: 2.204, 76.545%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.763</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.880</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C158[1][B]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>2.827</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C158[1][B]</td>
<td>Joycon_left/joycon_uart_core/i4/u_baudset/cnt1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.801%; route: 0.582, 66.974%; tC2Q: 0.141, 16.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.455%; route: 2.204, 76.545%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/fsm_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.767</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/fsm_state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[2][A]</td>
<td>Joycon_left/uart_control_core/fsm_state_0_s1/CLK</td>
</tr>
<tr>
<td>2.830</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C157[2][A]</td>
<td>Joycon_left/uart_control_core/fsm_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.724%; route: 0.586, 67.125%; tC2Q: 0.141, 16.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.432%; route: 2.207, 76.568%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/fsm_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.767</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[2][B]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/fsm_state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[2][B]</td>
<td>Joycon_left/uart_control_core/fsm_state_2_s1/CLK</td>
</tr>
<tr>
<td>2.830</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C157[2][B]</td>
<td>Joycon_left/uart_control_core/fsm_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.724%; route: 0.586, 67.125%; tC2Q: 0.141, 16.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.432%; route: 2.207, 76.568%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/step_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.767</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/step_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[1][A]</td>
<td>Joycon_left/uart_control_core/step_1_s1/CLK</td>
</tr>
<tr>
<td>2.830</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C157[1][A]</td>
<td>Joycon_left/uart_control_core/step_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.724%; route: 0.586, 67.125%; tC2Q: 0.141, 16.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.432%; route: 2.207, 76.568%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/step_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C156[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/step_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C156[1][A]</td>
<td>Joycon_left/uart_control_core/step_4_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C156[1][A]</td>
<td>Joycon_left/uart_control_core/step_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.648%; route: 0.590, 67.275%; tC2Q: 0.141, 16.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.400%; route: 2.211, 76.600%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/step_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C156[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/step_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C156[0][B]</td>
<td>Joycon_left/uart_control_core/step_5_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C156[0][B]</td>
<td>Joycon_left/uart_control_core/step_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.648%; route: 0.590, 67.275%; tC2Q: 0.141, 16.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.400%; route: 2.211, 76.600%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/rx_data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.767</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/rx_data_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[0][B]</td>
<td>Joycon_left/uart_control_core/rx_data_6_s1/CLK</td>
</tr>
<tr>
<td>2.830</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C157[0][B]</td>
<td>Joycon_left/uart_control_core/rx_data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.724%; route: 0.586, 67.125%; tC2Q: 0.141, 16.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.432%; route: 2.207, 76.568%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/rx_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.767</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/rx_data_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[0][A]</td>
<td>Joycon_left/uart_control_core/rx_data_7_s1/CLK</td>
</tr>
<tr>
<td>2.830</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C157[0][A]</td>
<td>Joycon_left/uart_control_core/rx_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.724%; route: 0.586, 67.125%; tC2Q: 0.141, 16.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.432%; route: 2.207, 76.568%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/uart_waddr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.767</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C157[1][A]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/uart_waddr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.882</td>
<td>2.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C157[1][A]</td>
<td>Joycon_left/uart_control_core/uart_waddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C157[1][A]</td>
<td>Joycon_left/uart_control_core/uart_waddr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.724%; route: 0.586, 67.125%; tC2Q: 0.141, 16.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.443%; route: 2.206, 76.557%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/tx_data_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[2][A]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/tx_data_ready_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.885</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[2][A]</td>
<td>Joycon_left/uart_control_core/tx_data_ready_s1/CLK</td>
</tr>
<tr>
<td>2.832</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C156[2][A]</td>
<td>Joycon_left/uart_control_core/tx_data_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.648%; route: 0.590, 67.275%; tC2Q: 0.141, 16.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.410%; route: 2.210, 76.590%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/step_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/step_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.885</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[1][B]</td>
<td>Joycon_left/uart_control_core/step_7_s1/CLK</td>
</tr>
<tr>
<td>2.832</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C156[1][B]</td>
<td>Joycon_left/uart_control_core/step_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.648%; route: 0.590, 67.275%; tC2Q: 0.141, 16.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.410%; route: 2.210, 76.590%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/uart_wdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[0][A]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/uart_wdata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.885</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[0][A]</td>
<td>Joycon_left/uart_control_core/uart_wdata_0_s1/CLK</td>
</tr>
<tr>
<td>2.832</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C156[0][A]</td>
<td>Joycon_left/uart_control_core/uart_wdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.648%; route: 0.590, 67.275%; tC2Q: 0.141, 16.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.410%; route: 2.210, 76.590%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_left/uart_control_core/uart_wdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td>Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R89C141[1][B]</td>
<td style=" font-weight:bold;">Joycon_left/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C141[0][A]</td>
<td>Joycon_left/n148_s0/I1</td>
</tr>
<tr>
<td>3.247</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R89C141[0][A]</td>
<td style=" background: #97FFFF;">Joycon_left/n148_s0/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[0][B]</td>
<td style=" font-weight:bold;">Joycon_left/uart_control_core/uart_wdata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.885</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[0][B]</td>
<td>Joycon_left/uart_control_core/uart_wdata_1_s1/CLK</td>
</tr>
<tr>
<td>2.832</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C156[0][B]</td>
<td>Joycon_left/uart_control_core/uart_wdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.648%; route: 0.590, 67.275%; tC2Q: 0.141, 16.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.410%; route: 2.210, 76.590%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/uart_control_core/fsm_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.094</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>3.866</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C125[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/uart_control_core/fsm_state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C125[0][A]</td>
<td>Joycon_right/uart_control_core/fsm_state_0_s1/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C125[0][A]</td>
<td>Joycon_right/uart_control_core/fsm_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 25.945%; route: 0.584, 59.653%; tC2Q: 0.141, 14.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/uart_control_core/fsm_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.094</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>3.866</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C125[1][B]</td>
<td style=" font-weight:bold;">Joycon_right/uart_control_core/fsm_state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C125[1][B]</td>
<td>Joycon_right/uart_control_core/fsm_state_2_s1/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C125[1][B]</td>
<td>Joycon_right/uart_control_core/fsm_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 25.945%; route: 0.584, 59.653%; tC2Q: 0.141, 14.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.837</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/uart_control_core/uart_waddr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.094</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>3.866</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C126[1][B]</td>
<td style=" font-weight:bold;">Joycon_right/uart_control_core/uart_waddr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.890</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C126[1][B]</td>
<td>Joycon_right/uart_control_core/uart_waddr_2_s1/CLK</td>
</tr>
<tr>
<td>2.837</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C126[1][B]</td>
<td>Joycon_right/uart_control_core/uart_waddr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 25.945%; route: 0.584, 59.653%; tC2Q: 0.141, 14.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.374%; route: 2.214, 76.626%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.837</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/uart_control_core/tx_data_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.094</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>3.866</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C126[3][A]</td>
<td style=" font-weight:bold;">Joycon_right/uart_control_core/tx_data_ready_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.890</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C126[3][A]</td>
<td>Joycon_right/uart_control_core/tx_data_ready_s1/CLK</td>
</tr>
<tr>
<td>2.837</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C126[3][A]</td>
<td>Joycon_right/uart_control_core/tx_data_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 25.945%; route: 0.584, 59.653%; tC2Q: 0.141, 14.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.374%; route: 2.214, 76.626%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.837</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/uart_control_core/uart_we_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.094</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>3.866</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C126[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/uart_control_core/uart_we_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.890</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C126[0][A]</td>
<td>Joycon_right/uart_control_core/uart_we_s1/CLK</td>
</tr>
<tr>
<td>2.837</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C126[0][A]</td>
<td>Joycon_right/uart_control_core/uart_we_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 25.945%; route: 0.584, 59.653%; tC2Q: 0.141, 14.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.374%; route: 2.214, 76.626%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_wptr_full/wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.094</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C127[0][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_wptr_full/wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C127[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_wptr_full/wptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C127[0][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_wptr_full/wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 25.761%; route: 0.591, 59.939%; tC2Q: 0.141, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td>Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R87C122[2][B]</td>
<td style=" font-weight:bold;">Joycon_right/JoyCon_FSM_inst/uart_core_rst_n_o_s0/Q</td>
</tr>
<tr>
<td>3.094</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C122[1][B]</td>
<td>Joycon_right/n148_s0/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>245</td>
<td>R87C122[1][B]</td>
<td style=" background: #97FFFF;">Joycon_right/n148_s0/F</td>
</tr>
<tr>
<td>3.873</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C127[1][A]</td>
<td style=" font-weight:bold;">Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1097</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.894</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C127[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C127[1][A]</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_sync_w2r/rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 25.761%; route: 0.591, 59.939%; tC2Q: 0.141, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.341%; route: 2.218, 76.659%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.259</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.259</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.638</td>
<td>4.951</td>
<td>tNET</td>
<td>FF</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.897</td>
<td>2.222</td>
<td>tNET</td>
<td>RR</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.259</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.259</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.638</td>
<td>4.951</td>
<td>tNET</td>
<td>FF</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.897</td>
<td>2.222</td>
<td>tNET</td>
<td>RR</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.264</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.264</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.629</td>
<td>4.942</td>
<td>tNET</td>
<td>FF</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.893</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.264</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.264</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.629</td>
<td>4.942</td>
<td>tNET</td>
<td>FF</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.893</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.326</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.326</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.048</td>
<td>5.366</td>
<td>tNET</td>
<td>RR</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.374</td>
<td>2.697</td>
<td>tNET</td>
<td>FF</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.326</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.326</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.048</td>
<td>5.366</td>
<td>tNET</td>
<td>RR</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.374</td>
<td>2.697</td>
<td>tNET</td>
<td>FF</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.331</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.331</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.039</td>
<td>5.357</td>
<td>tNET</td>
<td>RR</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.370</td>
<td>2.693</td>
<td>tNET</td>
<td>FF</td>
<td>Joycon_right/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.331</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.331</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.039</td>
<td>5.357</td>
<td>tNET</td>
<td>RR</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.370</td>
<td>2.693</td>
<td>tNET</td>
<td>FF</td>
<td>Joycon_right/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.338</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.550</td>
<td>4.862</td>
<td>tNET</td>
<td>FF</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.888</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>Joycon_left/joycon_uart_core/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.343</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.343</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.540</td>
<td>4.853</td>
<td>tNET</td>
<td>FF</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkin</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.883</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>Joycon_left/joycon_uart_core/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1097</td>
<td>clk_d</td>
<td>9.722</td>
<td>5.400</td>
</tr>
<tr>
<td>245</td>
<td>n148_4</td>
<td>16.677</td>
<td>3.191</td>
</tr>
<tr>
<td>245</td>
<td>n148_3</td>
<td>15.777</td>
<td>2.609</td>
</tr>
<tr>
<td>165</td>
<td>step[4]</td>
<td>11.463</td>
<td>4.193</td>
</tr>
<tr>
<td>154</td>
<td>step[4]</td>
<td>12.174</td>
<td>4.292</td>
</tr>
<tr>
<td>116</td>
<td>step[3]</td>
<td>12.501</td>
<td>2.119</td>
</tr>
<tr>
<td>108</td>
<td>step[3]</td>
<td>10.816</td>
<td>3.277</td>
</tr>
<tr>
<td>97</td>
<td>step[2]</td>
<td>10.633</td>
<td>2.201</td>
</tr>
<tr>
<td>95</td>
<td>step[2]</td>
<td>12.235</td>
<td>2.768</td>
</tr>
<tr>
<td>77</td>
<td>step[1]</td>
<td>12.434</td>
<td>2.959</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R87C106</td>
<td>70.83%</td>
</tr>
<tr>
<td>R87C147</td>
<td>66.67%</td>
</tr>
<tr>
<td>R87C119</td>
<td>63.89%</td>
</tr>
<tr>
<td>R87C105</td>
<td>62.50%</td>
</tr>
<tr>
<td>R86C137</td>
<td>59.72%</td>
</tr>
<tr>
<td>R87C114</td>
<td>59.72%</td>
</tr>
<tr>
<td>R85C147</td>
<td>58.33%</td>
</tr>
<tr>
<td>R87C116</td>
<td>58.33%</td>
</tr>
<tr>
<td>R87C118</td>
<td>58.33%</td>
</tr>
<tr>
<td>R87C152</td>
<td>58.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkin -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name uart_left_rxclk -source [get_ports {clk}] -master_clock clkin -multiply_by 1 [get_nets {Joycon_left/joycon_uart_core/i4/rxclk_Z}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name uart_right_rxclk -source [get_ports {clk}] -master_clock clkin -multiply_by 1 [get_nets {Joycon_right/joycon_uart_core/i4/rxclk_Z}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clkin}] -group [get_clocks {uart_left_rxclk}] -group [get_clocks {uart_right_rxclk}]// -group [get_clocks {tck_pad_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
