Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Oct  7 15:41:11 2024
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SupContador_timing_summary_routed.rpt -pb SupContador_timing_summary_routed.pb -rpx SupContador_timing_summary_routed.rpx -warn_on_violation
| Design       : SupContador
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: uo/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.956        0.000                      0                   27        0.294        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.956        0.000                      0                   27        0.294        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 2.220ns (54.750%)  route 1.835ns (45.250%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.155    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  uo/cuenta_reg[1]/Q
                         net (fo=2, routed)           0.865     6.476    uo/cuenta[1]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.113 r  uo/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.113    uo/plusOp_carry_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  uo/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.230    uo/plusOp_carry__0_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  uo/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.347    uo/plusOp_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  uo/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.464    uo/plusOp_carry__2_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.581 r  uo/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.581    uo/plusOp_carry__3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.698 r  uo/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.698    uo/plusOp_carry__4_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.917 r  uo/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.970     8.887    uo/data0[25]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.323     9.210 r  uo/cuenta[25]_i_1/O
                         net (fo=1, routed)           0.000     9.210    uo/cuenta_0[25]
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.852    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[25]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.075    15.166    uo/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 2.103ns (53.406%)  route 1.835ns (46.594%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.155    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  uo/cuenta_reg[1]/Q
                         net (fo=2, routed)           0.865     6.476    uo/cuenta[1]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.113 r  uo/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.113    uo/plusOp_carry_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  uo/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.230    uo/plusOp_carry__0_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  uo/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.347    uo/plusOp_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  uo/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.464    uo/plusOp_carry__2_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.581 r  uo/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.581    uo/plusOp_carry__3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.800 r  uo/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.970     8.770    uo/data0[21]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.323     9.093 r  uo/cuenta[21]_i_1/O
                         net (fo=1, routed)           0.000     9.093    uo/cuenta_0[21]
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.853    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[21]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.075    15.167    uo/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.963ns (24.747%)  route 2.928ns (75.253%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  uo/cuenta_reg[24]/Q
                         net (fo=2, routed)           0.860     6.429    uo/cuenta[24]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.296     6.725 r  uo/cuenta[25]_i_8/O
                         net (fo=1, routed)           0.791     7.517    uo/cuenta[25]_i_8_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.641 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.277     8.918    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y12          LUT2 (Prop_lut2_I0_O)        0.124     9.042 r  uo/cuenta[4]_i_1/O
                         net (fo=1, routed)           0.000     9.042    uo/cuenta_0[4]
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.856    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[4]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDCE (Setup_fdce_C_D)        0.031    15.126    uo/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.963ns (24.800%)  route 2.920ns (75.200%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  uo/cuenta_reg[24]/Q
                         net (fo=2, routed)           0.860     6.429    uo/cuenta[24]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.296     6.725 r  uo/cuenta[25]_i_8/O
                         net (fo=1, routed)           0.791     7.517    uo/cuenta[25]_i_8_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.641 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.269     8.909    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.124     9.033 r  uo/cuenta[19]_i_1/O
                         net (fo=1, routed)           0.000     9.033    uo/cuenta_0[19]
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.853    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[19]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.031    15.123    uo/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.963ns (24.816%)  route 2.917ns (75.184%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  uo/cuenta_reg[24]/Q
                         net (fo=2, routed)           0.860     6.429    uo/cuenta[24]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.296     6.725 r  uo/cuenta[25]_i_8/O
                         net (fo=1, routed)           0.791     7.517    uo/cuenta[25]_i_8_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.641 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.266     8.907    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y12          LUT2 (Prop_lut2_I0_O)        0.124     9.031 r  uo/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     9.031    uo/cuenta_0[2]
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.856    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[2]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDCE (Setup_fdce_C_D)        0.029    15.124    uo/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.991ns (25.284%)  route 2.928ns (74.716%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  uo/cuenta_reg[24]/Q
                         net (fo=2, routed)           0.860     6.429    uo/cuenta[24]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.296     6.725 r  uo/cuenta[25]_i_8/O
                         net (fo=1, routed)           0.791     7.517    uo/cuenta[25]_i_8_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.641 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.277     8.918    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y12          LUT2 (Prop_lut2_I0_O)        0.152     9.070 r  uo/cuenta[5]_i_1/O
                         net (fo=1, routed)           0.000     9.070    uo/cuenta_0[5]
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.856    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[5]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDCE (Setup_fdce_C_D)        0.075    15.170    uo/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.991ns (25.339%)  route 2.920ns (74.661%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  uo/cuenta_reg[24]/Q
                         net (fo=2, routed)           0.860     6.429    uo/cuenta[24]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.296     6.725 r  uo/cuenta[25]_i_8/O
                         net (fo=1, routed)           0.791     7.517    uo/cuenta[25]_i_8_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.641 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.269     8.909    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.152     9.061 r  uo/cuenta[20]_i_1/O
                         net (fo=1, routed)           0.000     9.061    uo/cuenta_0[20]
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.853    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[20]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.075    15.167    uo/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.991ns (25.355%)  route 2.917ns (74.645%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  uo/cuenta_reg[24]/Q
                         net (fo=2, routed)           0.860     6.429    uo/cuenta[24]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.296     6.725 r  uo/cuenta[25]_i_8/O
                         net (fo=1, routed)           0.791     7.517    uo/cuenta[25]_i_8_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.641 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.266     8.907    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y12          LUT2 (Prop_lut2_I0_O)        0.152     9.059 r  uo/cuenta[3]_i_1/O
                         net (fo=1, routed)           0.000     9.059    uo/cuenta_0[3]
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.856    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[3]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDCE (Setup_fdce_C_D)        0.075    15.170    uo/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.986ns (51.979%)  route 1.835ns (48.021%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.155    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  uo/cuenta_reg[1]/Q
                         net (fo=2, routed)           0.865     6.476    uo/cuenta[1]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.113 r  uo/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.113    uo/plusOp_carry_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  uo/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.230    uo/plusOp_carry__0_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  uo/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.347    uo/plusOp_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  uo/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.464    uo/plusOp_carry__2_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.683 r  uo/plusOp_carry__3/O[0]
                         net (fo=1, routed)           0.970     8.653    uo/data0[17]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.323     8.976 r  uo/cuenta[17]_i_1/O
                         net (fo=1, routed)           0.000     8.976    uo/cuenta_0[17]
    SLICE_X3Y15          FDCE                                         r  uo/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513    14.854    uo/aux_reg_0
    SLICE_X3Y15          FDCE                                         r  uo/cuenta_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.075    15.168    uo/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.963ns (25.808%)  route 2.768ns (74.192%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  uo/cuenta_reg[24]/Q
                         net (fo=2, routed)           0.860     6.429    uo/cuenta[24]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.296     6.725 r  uo/cuenta[25]_i_8/O
                         net (fo=1, routed)           0.791     7.517    uo/cuenta[25]_i_8_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.641 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.117     8.758    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y13          LUT2 (Prop_lut2_I0_O)        0.124     8.882 r  uo/cuenta[6]_i_1/O
                         net (fo=1, routed)           0.000     8.882    uo/cuenta_0[6]
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.855    uo/aux_reg_0
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.029    15.123    uo/cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  6.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.472    uo/aux_reg_0
    SLICE_X4Y14          FDCE                                         r  uo/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  uo/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.199     1.812    uo/cuenta[0]
    SLICE_X4Y14          LUT1 (Prop_lut1_I0_O)        0.045     1.857 r  uo/cuenta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    uo/cuenta_0[0]
    SLICE_X4Y14          FDCE                                         r  uo/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X4Y14          FDCE                                         r  uo/cuenta_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y14          FDCE (Hold_fdce_C_D)         0.091     1.563    uo/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 uo/aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.845%)  route 0.380ns (67.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.474    uo/aux_reg_0
    SLICE_X1Y14          FDRE                                         r  uo/aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uo/aux_reg/Q
                         net (fo=9, routed)           0.380     1.995    uo/CLK
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     2.040 r  uo/aux_i_1/O
                         net (fo=1, routed)           0.000     2.040    uo/aux_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  uo/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.988    uo/aux_reg_0
    SLICE_X1Y14          FDRE                                         r  uo/aux_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.091     1.565    uo/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.474    uo/aux_reg_0
    SLICE_X3Y14          FDCE                                         r  uo/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uo/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.065     1.680    uo/cuenta[11]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.790 r  uo/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.951    uo/data0[11]
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.108     2.059 r  uo/cuenta[11]_i_1/O
                         net (fo=1, routed)           0.000     2.059    uo/cuenta_0[11]
    SLICE_X3Y14          FDCE                                         r  uo/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.988    uo/aux_reg_0
    SLICE_X3Y14          FDCE                                         r  uo/cuenta_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.092     1.566    uo/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.065     1.679    uo/cuenta[19]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.789 r  uo/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.950    uo/data0[19]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.108     2.058 r  uo/cuenta[19]_i_1/O
                         net (fo=1, routed)           0.000     2.058    uo/cuenta_0[19]
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.092     1.565    uo/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.472    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uo/cuenta_reg[23]/Q
                         net (fo=2, routed)           0.065     1.678    uo/cuenta[23]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.788 r  uo/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.161     1.949    uo/data0[23]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.108     2.057 r  uo/cuenta[23]_i_1/O
                         net (fo=1, routed)           0.000     2.057    uo/cuenta_0[23]
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[23]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.092     1.564    uo/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.474    uo/aux_reg_0
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uo/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.065     1.680    uo/cuenta[7]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.790 r  uo/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.951    uo/data0[7]
    SLICE_X3Y13          LUT2 (Prop_lut2_I1_O)        0.108     2.059 r  uo/cuenta[7]_i_1/O
                         net (fo=1, routed)           0.000     2.059    uo/cuenta_0[7]
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.988    uo/aux_reg_0
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.092     1.566    uo/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.474    uo/aux_reg_0
    SLICE_X3Y15          FDCE                                         r  uo/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uo/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.065     1.680    uo/cuenta[15]
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.790 r  uo/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.951    uo/data0[15]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.108     2.059 r  uo/cuenta[15]_i_1/O
                         net (fo=1, routed)           0.000     2.059    uo/cuenta_0[15]
    SLICE_X3Y15          FDCE                                         r  uo/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     1.987    uo/aux_reg_0
    SLICE_X3Y15          FDCE                                         r  uo/cuenta_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.092     1.566    uo/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.322%)  route 0.268ns (42.678%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.126     1.740    uo/cuenta[18]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.851 r  uo/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.142     1.993    uo/data0[18]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.108     2.101 r  uo/cuenta[18]_i_1/O
                         net (fo=1, routed)           0.000     2.101    uo/cuenta_0[18]
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[18]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.091     1.564    uo/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.322%)  route 0.268ns (42.678%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.472    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uo/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.126     1.739    uo/cuenta[22]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.850 r  uo/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.142     1.992    uo/data0[22]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.108     2.100 r  uo/cuenta[22]_i_1/O
                         net (fo=1, routed)           0.000     2.100    uo/cuenta_0[22]
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[22]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091     1.563    uo/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.322%)  route 0.268ns (42.678%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.474    uo/aux_reg_0
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uo/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.126     1.741    uo/cuenta[6]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.852 r  uo/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.142     1.994    uo/data0[6]
    SLICE_X3Y13          LUT2 (Prop_lut2_I1_O)        0.108     2.102 r  uo/cuenta[6]_i_1/O
                         net (fo=1, routed)           0.000     2.102    uo/cuenta_0[6]
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.988    uo/aux_reg_0
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.091     1.565    uo/cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.537    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    uo/aux_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    uo/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    uo/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    uo/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    uo/cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    uo/cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    uo/cuenta_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    uo/cuenta_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    uo/cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    uo/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    uo/aux_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    uo/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    uo/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    uo/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    uo/aux_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    uo/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    uo/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    uo/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.434ns  (logic 3.986ns (61.946%)  route 2.449ns (38.054%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  u1/cuenta_reg[1]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[1]/Q
                         net (fo=7, routed)           2.449     2.905    FoutCuenta_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.434 r  FoutCuenta_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.434    FoutCuenta[1]
    E19                                                               r  FoutCuenta[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.187ns  (logic 4.095ns (66.180%)  route 2.092ns (33.820%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  u1/cuenta_reg[7]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/cuenta_reg[7]/Q
                         net (fo=2, routed)           2.092     2.511    FoutCuenta_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.676     6.187 r  FoutCuenta_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.187    FoutCuenta[7]
    V14                                                               r  FoutCuenta[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.080ns  (logic 3.961ns (65.145%)  route 2.119ns (34.855%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[0]/Q
                         net (fo=8, routed)           2.119     2.575    FoutCuenta_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.080 r  FoutCuenta_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.080    FoutCuenta[0]
    U16                                                               r  FoutCuenta[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.072ns  (logic 3.970ns (65.385%)  route 2.102ns (34.615%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  u1/cuenta_reg[5]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[5]/Q
                         net (fo=3, routed)           2.102     2.558    FoutCuenta_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.072 r  FoutCuenta_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.072    FoutCuenta[5]
    U15                                                               r  FoutCuenta[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.007ns  (logic 4.095ns (68.167%)  route 1.912ns (31.833%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  u1/cuenta_reg[2]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/cuenta_reg[2]/Q
                         net (fo=6, routed)           1.912     2.331    FoutCuenta_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676     6.007 r  FoutCuenta_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.007    FoutCuenta[2]
    U19                                                               r  FoutCuenta[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 4.100ns (68.705%)  route 1.867ns (31.295%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  u1/cuenta_reg[4]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/cuenta_reg[4]/Q
                         net (fo=4, routed)           1.867     2.286    FoutCuenta_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.681     5.967 r  FoutCuenta_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.967    FoutCuenta[4]
    W18                                                               r  FoutCuenta[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 3.962ns (66.973%)  route 1.954ns (33.027%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  u1/cuenta_reg[6]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[6]/Q
                         net (fo=3, routed)           1.954     2.410    FoutCuenta_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     5.916 r  FoutCuenta_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.916    FoutCuenta[6]
    U14                                                               r  FoutCuenta[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 3.965ns (68.202%)  route 1.849ns (31.798%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  u1/cuenta_reg[3]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[3]/Q
                         net (fo=5, routed)           1.849     2.305    FoutCuenta_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.814 r  FoutCuenta_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.814    FoutCuenta[3]
    V19                                                               r  FoutCuenta[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.722ns  (logic 1.441ns (38.724%)  route 2.281ns (61.276%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.281     3.722    u1/AR[0]
    SLICE_X0Y16          FDCE                                         f  u1/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.722ns  (logic 1.441ns (38.724%)  route 2.281ns (61.276%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.281     3.722    u1/AR[0]
    SLICE_X0Y16          FDCE                                         f  u1/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.102%)  route 0.171ns (47.898%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  u1/cuenta_reg[1]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[1]/Q
                         net (fo=7, routed)           0.171     0.312    u1/Q[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  u1/cuenta[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.357    u1/plusOp[5]
    SLICE_X0Y16          FDCE                                         r  u1/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.183ns (49.464%)  route 0.187ns (50.536%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  u1/cuenta_reg[6]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[6]/Q
                         net (fo=3, routed)           0.187     0.328    u1/Q[6]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.042     0.370 r  u1/cuenta[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.370    u1/plusOp[7]
    SLICE_X0Y12          FDCE                                         r  u1/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  u1/cuenta_reg[6]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[6]/Q
                         net (fo=3, routed)           0.187     0.328    u1/Q[6]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.045     0.373 r  u1/cuenta[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.373    u1/plusOp[6]
    SLICE_X0Y12          FDCE                                         r  u1/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/cuenta_reg[0]/Q
                         net (fo=8, routed)           0.199     0.340    u1/Q[0]
    SLICE_X0Y14          LUT1 (Prop_lut1_I0_O)        0.045     0.385 r  u1/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.385    u1/plusOp[0]
    SLICE_X0Y14          FDCE                                         r  u1/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.184ns (42.621%)  route 0.248ns (57.379%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  u1/cuenta_reg[3]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[3]/Q
                         net (fo=5, routed)           0.248     0.389    u1/Q[3]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.043     0.432 r  u1/cuenta[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.432    u1/plusOp[4]
    SLICE_X0Y16          FDCE                                         r  u1/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.885%)  route 0.248ns (57.115%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  u1/cuenta_reg[3]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[3]/Q
                         net (fo=5, routed)           0.248     0.389    u1/Q[3]
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.045     0.434 r  u1/cuenta[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.434    u1/plusOp[3]
    SLICE_X0Y16          FDCE                                         r  u1/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.230ns (51.796%)  route 0.214ns (48.204%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  u1/cuenta_reg[2]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u1/cuenta_reg[2]/Q
                         net (fo=6, routed)           0.214     0.342    u1/Q[2]
    SLICE_X0Y16          LUT3 (Prop_lut3_I2_O)        0.102     0.444 r  u1/cuenta[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.444    u1/plusOp[2]
    SLICE_X0Y16          FDCE                                         r  u1/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.813%)  route 0.259ns (58.187%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  u1/cuenta_reg[1]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[1]/Q
                         net (fo=7, routed)           0.259     0.400    u1/Q[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.445 r  u1/cuenta[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.445    u1/plusOp[1]
    SLICE_X0Y16          FDCE                                         r  u1/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u1/cuenta_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.221ns (35.074%)  route 0.409ns (64.926%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ce_IBUF_inst/O
                         net (fo=8, routed)           0.409     0.630    u1/E[0]
    SLICE_X0Y12          FDCE                                         r  u1/cuenta_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            u1/cuenta_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.221ns (35.074%)  route 0.409ns (64.926%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ce_IBUF_inst/O
                         net (fo=8, routed)           0.409     0.630    u1/E[0]
    SLICE_X0Y12          FDCE                                         r  u1/cuenta_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.441ns (38.640%)  route 2.289ns (61.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.289     3.730    uo/AR[0]
    SLICE_X3Y17          FDCE                                         f  uo/cuenta_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511     4.852    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.441ns (38.640%)  route 2.289ns (61.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.289     3.730    uo/AR[0]
    SLICE_X3Y17          FDCE                                         f  uo/cuenta_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511     4.852    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.441ns (38.640%)  route 2.289ns (61.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.289     3.730    uo/AR[0]
    SLICE_X3Y17          FDCE                                         f  uo/cuenta_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511     4.852    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.441ns (38.640%)  route 2.289ns (61.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.289     3.730    uo/AR[0]
    SLICE_X3Y17          FDCE                                         f  uo/cuenta_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511     4.852    uo/aux_reg_0
    SLICE_X3Y17          FDCE                                         r  uo/cuenta_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.588ns  (logic 1.441ns (40.168%)  route 2.147ns (59.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.147     3.588    uo/AR[0]
    SLICE_X3Y16          FDCE                                         f  uo/cuenta_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512     4.853    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.588ns  (logic 1.441ns (40.168%)  route 2.147ns (59.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.147     3.588    uo/AR[0]
    SLICE_X3Y16          FDCE                                         f  uo/cuenta_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512     4.853    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.588ns  (logic 1.441ns (40.168%)  route 2.147ns (59.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.147     3.588    uo/AR[0]
    SLICE_X3Y16          FDCE                                         f  uo/cuenta_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512     4.853    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.588ns  (logic 1.441ns (40.168%)  route 2.147ns (59.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.147     3.588    uo/AR[0]
    SLICE_X3Y16          FDCE                                         f  uo/cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512     4.853    uo/aux_reg_0
    SLICE_X3Y16          FDCE                                         r  uo/cuenta_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.447ns  (logic 1.441ns (41.809%)  route 2.006ns (58.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.006     3.447    uo/AR[0]
    SLICE_X3Y15          FDCE                                         f  uo/cuenta_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.854    uo/aux_reg_0
    SLICE_X3Y15          FDCE                                         r  uo/cuenta_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.447ns  (logic 1.441ns (41.809%)  route 2.006ns (58.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.006     3.447    uo/AR[0]
    SLICE_X3Y15          FDCE                                         f  uo/cuenta_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.854    uo/aux_reg_0
    SLICE_X3Y15          FDCE                                         r  uo/cuenta_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.210ns (32.467%)  route 0.436ns (67.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.436     0.645    uo/AR[0]
    SLICE_X3Y13          FDCE                                         f  uo/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.988    uo/aux_reg_0
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.210ns (32.467%)  route 0.436ns (67.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.436     0.645    uo/AR[0]
    SLICE_X3Y13          FDCE                                         f  uo/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.988    uo/aux_reg_0
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.210ns (32.467%)  route 0.436ns (67.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.436     0.645    uo/AR[0]
    SLICE_X3Y13          FDCE                                         f  uo/cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.988    uo/aux_reg_0
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.210ns (32.467%)  route 0.436ns (67.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.436     0.645    uo/AR[0]
    SLICE_X3Y13          FDCE                                         f  uo/cuenta_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.988    uo/aux_reg_0
    SLICE_X3Y13          FDCE                                         r  uo/cuenta_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.255ns (35.112%)  route 0.470ns (64.888%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=35, routed)          0.470     0.680    uo/AR[0]
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.045     0.725 r  uo/aux_i_1/O
                         net (fo=1, routed)           0.000     0.725    uo/aux_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  uo/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.988    uo/aux_reg_0
    SLICE_X1Y14          FDRE                                         r  uo/aux_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.210ns (26.942%)  route 0.568ns (73.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.568     0.778    uo/AR[0]
    SLICE_X3Y12          FDCE                                         f  uo/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.210ns (26.942%)  route 0.568ns (73.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.568     0.778    uo/AR[0]
    SLICE_X3Y12          FDCE                                         f  uo/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.210ns (26.942%)  route 0.568ns (73.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.568     0.778    uo/AR[0]
    SLICE_X3Y12          FDCE                                         f  uo/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.210ns (26.942%)  route 0.568ns (73.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.568     0.778    uo/AR[0]
    SLICE_X3Y12          FDCE                                         f  uo/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.210ns (26.942%)  route 0.568ns (73.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.568     0.778    uo/AR[0]
    SLICE_X3Y12          FDCE                                         f  uo/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    uo/aux_reg_0
    SLICE_X3Y12          FDCE                                         r  uo/cuenta_reg[5]/C





