============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     10373
   Run Date =   Thu Jun 27 17:16:16 2024

   Run on =     LAPTOP-6R8AHER8
============================================================
RUN-1002 : start command "open_project LED_light.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(71)
HDL-1007 : analyze verilog file ../../../src/rtl/FPGA/fpga_ed4g.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../../src/rtl/FPGA/fpga_ed4g.sv(34)
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/test_pattern.sv
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4D20EG176"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :            OPTION            |            IO            |   SETTING   
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P140/P168/P166/P165/S5  |    gpio    
ARC-1001 :             done             |           P10            |    gpio    
ARC-1001 :           program_b          |           P134           |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |     P46/P44/P47/P43      |  dedicate  
ARC-1001 : ----------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/LED_light_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../LED_light.sdc"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_clock -name SYSCLK -period 40 -waveform 0 20  -add"
RUN-1102 : create_clock: clock name: SYSCLK, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_PLL_150M/pll_inst.clkc[0]} -source [get_ports {sysclk_i}] -master_clock {SYSCLK} -multiply_by 6.0000 [get_pins {u_PLL_150M/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_PLL_150M/pll_inst.clkc[0] -source  -master_clock SYSCLK -multiply_by 6.0000 "
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_generated_clock -add -name clk_150m -source  -master_clock SYSCLK -divide_by 6 -phase 0 "
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net u_PLL_150M/clk0_out will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net u_LED_send/clk will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net u_LED_send/data_in[127] will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net data_in[127] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net u_LED_send/data_in[126] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net data_in[126] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net u_LED_send/data_in[125] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net data_in[125] will be merged to another kept net data_in[124]
SYN-5055 WARNING: The kept net u_LED_send/data_in[124] will be merged to another kept net data_in[124]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 394/1 useful/useless nets, 344/0 useful/useless insts
SYN-4016 : Net clk_150m driven by BUFG (161 clock/control pins, 1 other pins).
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 344 instances
RUN-0007 : 128 luts, 185 seqs, 15 mslices, 8 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 394 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 342 nets have 2 pins
RUN-1001 : 31 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     27      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     29      
RUN-1001 :   Yes  |  No   |  Yes  |     129     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   3   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 3
PHY-3001 : Initial placement ...
PHY-3001 : design contains 342 instances, 128 luts, 185 seqs, 23 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1411, tnet num: 392, tinst num: 342, tnode num: 1851, tedge num: 2184.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032546s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 75930.6
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 342.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 67881.2, overlap = 0
PHY-3002 : Step(2): len = 59834.8, overlap = 0
PHY-3002 : Step(3): len = 53292.1, overlap = 0
PHY-3002 : Step(4): len = 48412.1, overlap = 0
PHY-3002 : Step(5): len = 44597.8, overlap = 0
PHY-3002 : Step(6): len = 41334.8, overlap = 0
PHY-3002 : Step(7): len = 38013.6, overlap = 0
PHY-3002 : Step(8): len = 34544.7, overlap = 0
PHY-3002 : Step(9): len = 32225, overlap = 0
PHY-3002 : Step(10): len = 29654.3, overlap = 0
PHY-3002 : Step(11): len = 26352.2, overlap = 0
PHY-3002 : Step(12): len = 24994.8, overlap = 0
PHY-3002 : Step(13): len = 23322.3, overlap = 0
PHY-3002 : Step(14): len = 18162.4, overlap = 0
PHY-3002 : Step(15): len = 16789.8, overlap = 0
PHY-3002 : Step(16): len = 15512.3, overlap = 0
PHY-3002 : Step(17): len = 14069.1, overlap = 0
PHY-3002 : Step(18): len = 12989.9, overlap = 0
PHY-3002 : Step(19): len = 12040.8, overlap = 0
PHY-3002 : Step(20): len = 11035.3, overlap = 0
PHY-3002 : Step(21): len = 10331.9, overlap = 0
PHY-3002 : Step(22): len = 9403.3, overlap = 0
PHY-3002 : Step(23): len = 8740.4, overlap = 0
PHY-3002 : Step(24): len = 8098.2, overlap = 0
PHY-3002 : Step(25): len = 7709.9, overlap = 0
PHY-3002 : Step(26): len = 7240.5, overlap = 0
PHY-3002 : Step(27): len = 6649.4, overlap = 0
PHY-3002 : Step(28): len = 6027, overlap = 0
PHY-3002 : Step(29): len = 5732.5, overlap = 0
PHY-3002 : Step(30): len = 5245.3, overlap = 0
PHY-3002 : Step(31): len = 5014.3, overlap = 0
PHY-3002 : Step(32): len = 4799.9, overlap = 0
PHY-3002 : Step(33): len = 4799.9, overlap = 0
PHY-3002 : Step(34): len = 4706.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002888s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008562s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (182.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(35): len = 4644.3, overlap = 1
PHY-3002 : Step(36): len = 4627.1, overlap = 1
PHY-3002 : Step(37): len = 4590.1, overlap = 1.25
PHY-3002 : Step(38): len = 4492.6, overlap = 1.5625
PHY-3002 : Step(39): len = 4475.9, overlap = 1.9375
PHY-3002 : Step(40): len = 4439.9, overlap = 2.1875
PHY-3002 : Step(41): len = 4388.2, overlap = 2.9375
PHY-3002 : Step(42): len = 4366.2, overlap = 4.34375
PHY-3002 : Step(43): len = 4236.8, overlap = 4.5625
PHY-3002 : Step(44): len = 4157.3, overlap = 4.5
PHY-3002 : Step(45): len = 4104, overlap = 4.5625
PHY-3002 : Step(46): len = 4001.6, overlap = 4.5625
PHY-3002 : Step(47): len = 3940.3, overlap = 4.5
PHY-3002 : Step(48): len = 3904.4, overlap = 4.375
PHY-3002 : Step(49): len = 3850.4, overlap = 4.375
PHY-3002 : Step(50): len = 3804.2, overlap = 4.4375
PHY-3002 : Step(51): len = 3795.5, overlap = 4.375
PHY-3002 : Step(52): len = 3749.2, overlap = 4.375
PHY-3002 : Step(53): len = 3750.2, overlap = 4.375
PHY-3002 : Step(54): len = 3738.6, overlap = 4.3125
PHY-3002 : Step(55): len = 3704.3, overlap = 4.1875
PHY-3002 : Step(56): len = 3679.4, overlap = 4.1875
PHY-3002 : Step(57): len = 3669.4, overlap = 4.1875
PHY-3002 : Step(58): len = 3642.9, overlap = 4.1875
PHY-3002 : Step(59): len = 3650.7, overlap = 4.1875
PHY-3002 : Step(60): len = 3688.2, overlap = 4.1875
PHY-3002 : Step(61): len = 3644.2, overlap = 4.1875
PHY-3002 : Step(62): len = 3639.3, overlap = 4.1875
PHY-3002 : Step(63): len = 3601.6, overlap = 4.1875
PHY-3002 : Step(64): len = 3601.6, overlap = 4.1875
PHY-3002 : Step(65): len = 3586.4, overlap = 4.1875
PHY-3002 : Step(66): len = 3571.7, overlap = 4.125
PHY-3002 : Step(67): len = 3571.7, overlap = 4.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.010518s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (148.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.79947e-05
PHY-3002 : Step(68): len = 3538.2, overlap = 11.875
PHY-3002 : Step(69): len = 3532.2, overlap = 11.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000115989
PHY-3002 : Step(70): len = 3523.2, overlap = 12.125
PHY-3002 : Step(71): len = 3550.8, overlap = 11.8125
PHY-3002 : Step(72): len = 3923.4, overlap = 8.25
PHY-3002 : Step(73): len = 4568.9, overlap = 7.875
PHY-3002 : Step(74): len = 4401.8, overlap = 6.90625
PHY-3002 : Step(75): len = 4348.7, overlap = 7.15625
PHY-3002 : Step(76): len = 4298.8, overlap = 7.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000231979
PHY-3002 : Step(77): len = 4416.5, overlap = 7.5625
PHY-3002 : Step(78): len = 4569.4, overlap = 6.9375
PHY-3002 : Step(79): len = 4886.7, overlap = 5.28125
PHY-3002 : Step(80): len = 4881.9, overlap = 5.125
PHY-3002 : Step(81): len = 4869, overlap = 4.875
PHY-3002 : Step(82): len = 4849.1, overlap = 4.78125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000463957
PHY-3002 : Step(83): len = 4816.5, overlap = 4.40625
PHY-3002 : Step(84): len = 4813.3, overlap = 4.15625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1411, tnet num: 392, tinst num: 342, tnode num: 1851, tedge num: 2184.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 17.06 peak overflow 2.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/394.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 5040, over cnt = 20(0%), over = 115, worst = 24
PHY-1001 : End global iterations;  0.013674s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.3%)

PHY-1001 : Congestion index: top1 = 14.06, top5 = 3.79, top10 = 1.89, top15 = 1.26.
PHY-1001 : End incremental global routing;  0.061871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.080364s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.4%)

OPT-1001 : Current memory(MB): used = 146, reserve = 113, peak = 146.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 210/394.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 5040, over cnt = 20(0%), over = 115, worst = 24
PHY-1002 : len = 6576, over cnt = 18(0%), over = 22, worst = 2
PHY-1002 : len = 6728, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 6888, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022159s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.5%)

PHY-1001 : Congestion index: top1 = 16.57, top5 = 4.82, top10 = 2.41, top15 = 1.61.
OPT-1001 : End congestion update;  0.058644s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.008871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.1%)

OPT-0007 : Start: WNS -420 TNS -420 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -336 TNS -336 NUM_FEPS 1 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS -336 TNS -336 NUM_FEPS 1 with 9 cells processed and 200 slack improved
OPT-0007 : Iter 3: improved WNS -336 TNS -336 NUM_FEPS 1 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.068954s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.6%)

OPT-1001 : Current memory(MB): used = 147, reserve = 114, peak = 147.
OPT-1001 : End physical optimization;  0.188211s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (107.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 128 LUT to BLE ...
SYN-4008 : Packed 128 LUT and 23 SEQ to BLE.
SYN-4003 : Packing 162 remaining SEQ's ...
SYN-4005 : Packed 93 SEQ with LUT/SLICE
SYN-4006 : 14 single LUT's are left
SYN-4006 : 69 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 197/276 primitive instances ...
PHY-3001 : End packing;  0.011199s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (139.5%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 136 instances
RUN-1001 : 64 mslices, 64 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 372 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 317 nets have 2 pins
RUN-1001 : 32 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4920.2, Over = 8.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1204, tnet num: 370, tinst num: 134, tnode num: 1470, tedge num: 1910.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.041901s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (37.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000100266
PHY-3002 : Step(85): len = 4627.8, overlap = 9
PHY-3002 : Step(86): len = 4611.7, overlap = 8.5
PHY-3002 : Step(87): len = 4678.5, overlap = 8
PHY-3002 : Step(88): len = 4724.1, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000200532
PHY-3002 : Step(89): len = 4832.8, overlap = 7.5
PHY-3002 : Step(90): len = 4918, overlap = 7
PHY-3002 : Step(91): len = 4851.4, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000401064
PHY-3002 : Step(92): len = 5039.1, overlap = 7.75
PHY-3002 : Step(93): len = 5129.9, overlap = 6.5
PHY-3002 : Step(94): len = 5073.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028008s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (55.8%)

PHY-3001 : Trial Legalized: Len = 8461.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007412s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0251838
PHY-3002 : Step(95): len = 7745.5, overlap = 0.5
PHY-3002 : Step(96): len = 6998.4, overlap = 1.25
PHY-3002 : Step(97): len = 6753.6, overlap = 2.25
PHY-3002 : Step(98): len = 6688.6, overlap = 2
PHY-3002 : Step(99): len = 6425, overlap = 1.75
PHY-3002 : Step(100): len = 6390.6, overlap = 2
PHY-3002 : Step(101): len = 6395.7, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004457s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7799.2, Over = 0
PHY-3001 : End spreading;  0.002134s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (732.3%)

PHY-3001 : Final: Len = 7799.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1204, tnet num: 370, tinst num: 134, tnode num: 1470, tedge num: 1910.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8/372.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 8608, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 8672, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 8752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029704s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.6%)

PHY-1001 : Congestion index: top1 = 17.72, top5 = 6.35, top10 = 3.19, top15 = 2.13.
PHY-1001 : End incremental global routing;  0.072336s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (43.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009049s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.086414s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.2%)

OPT-1001 : Current memory(MB): used = 149, reserve = 116, peak = 150.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 324/372.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 8752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001462s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.72, top5 = 6.35, top10 = 3.19, top15 = 2.13.
OPT-1001 : End congestion update;  0.043655s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009343s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS -517 TNS -517 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 7915.2, Over = 0
PHY-3001 : End spreading;  0.001795s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 7915.2, Over = 0
PHY-3001 : End incremental legalization;  0.015022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 1: improved WNS -490 TNS -490 NUM_FEPS 1 with 1 cells processed and 100 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 8107.2, Over = 0
PHY-3001 : End spreading;  0.001811s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8107.2, Over = 0
PHY-3001 : End incremental legalization;  0.012979s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.4%)

OPT-0007 : Iter 2: improved WNS -419 TNS -419 NUM_FEPS 1 with 1 cells processed and 100 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 8293.2, Over = 0
PHY-3001 : End spreading;  0.001825s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8293.2, Over = 0
PHY-3001 : End incremental legalization;  0.012019s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (130.0%)

OPT-0007 : Iter 3: improved WNS -417 TNS -417 NUM_FEPS 1 with 1 cells processed and 300 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 8457.2, Over = 0
PHY-3001 : End spreading;  0.002055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8457.2, Over = 0
PHY-3001 : End incremental legalization;  0.013057s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.7%)

OPT-0007 : Iter 4: improved WNS -390 TNS -390 NUM_FEPS 1 with 1 cells processed and 100 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 8477.2, Over = 0
PHY-3001 : End spreading;  0.002038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8477.2, Over = 0
PHY-3001 : End incremental legalization;  0.014235s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.8%)

OPT-0007 : Iter 5: improved WNS -388 TNS -388 NUM_FEPS 1 with 1 cells processed and 100 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 8499.2, Over = 0
PHY-3001 : End spreading;  0.002018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8499.2, Over = 0
PHY-3001 : End incremental legalization;  0.013326s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.3%)

OPT-0007 : Iter 6: improved WNS -327 TNS -327 NUM_FEPS 1 with 2 cells processed and 100 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 8565.2, Over = 0
PHY-3001 : End spreading;  0.001884s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8565.2, Over = 0
PHY-3001 : End incremental legalization;  0.013104s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 7: improved WNS -317 TNS -317 NUM_FEPS 1 with 1 cells processed and 100 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 8485.2, Over = 0
PHY-3001 : End spreading;  0.001834s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8485.2, Over = 0
PHY-3001 : End incremental legalization;  0.013215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 8: improved WNS -290 TNS -290 NUM_FEPS 1 with 1 cells processed and 90 slack improved
OPT-0007 : Iter 9: improved WNS -290 TNS -290 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.189645s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (57.7%)

OPT-1001 : Current memory(MB): used = 152, reserve = 120, peak = 153.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.007212s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 261/372.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 9520, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 9560, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013725s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 18.32, top5 = 6.48, top10 = 3.28, top15 = 2.19.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.008067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -290 TNS -290 NUM_FEPS 1
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 17.862069
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -290ps with too many logic level 9 
RUN-1001 :       #2 path slack -201ps with logic level 8 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   extra opt step will be enabled to improve QoR
RUN-1001 :   0 HFN exist on timing critical paths out of 372 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 372 nets
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 8485.2, Over = 0
PHY-3001 : End spreading;  0.002017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8485.2, Over = 0
PHY-3001 : End incremental legalization;  0.018205s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.006824s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Start: WNS -290 TNS -290 NUM_FEPS 1 
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : End incremental placement; No cells to be placed.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  HFN count with highcritlevel  |  Duplicated count  
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |               0                |         0          
RUN-1001 :       MSLICE       |      0      |               0                |         0          
RUN-1001 : ------------------------------------------------------------------------------------
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 320/372.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 9576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004300s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 18.32, top5 = 6.48, top10 = 3.28, top15 = 2.19.
PHY-1001 : End incremental global routing;  0.046244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1204, tnet num: 370, tinst num: 134, tnode num: 1470, tedge num: 1910.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040800s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 151, reserve = 118, peak = 153.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 320/372.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 9576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001223s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 18.32, top5 = 6.48, top10 = 3.28, top15 = 2.19.
OPT-1001 : End congestion update;  0.038209s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.007514s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (207.9%)

OPT-0007 : Start: WNS -290 TNS -290 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 8705.2, Over = 0
PHY-3001 : End spreading;  0.002273s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8705.2, Over = 0
PHY-3001 : End incremental legalization;  0.014312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 1: improved WNS -290 TNS -290 NUM_FEPS 1 with 11 cells processed and 633 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 128 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 134 instances, 128 slices, 4 macros(23 instances: 15 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Initial: Len = 8603.2, Over = 0
PHY-3001 : End spreading;  0.001899s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 8603.2, Over = 0
PHY-3001 : End incremental legalization;  0.014007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 2: improved WNS -288 TNS -288 NUM_FEPS 1 with 2 cells processed and 173 slack improved
OPT-0007 : Iter 3: improved WNS -288 TNS -288 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.087256s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (53.7%)

OPT-1001 : Current memory(MB): used = 153, reserve = 120, peak = 153.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 238/372.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 9552, over cnt = 14(0%), over = 18, worst = 2
PHY-1002 : len = 9680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 19.33, top5 = 6.49, top10 = 3.27, top15 = 2.18.
OPT-1001 : End congestion update;  0.049762s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (62.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.007066s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS -288 TNS -288 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -288 TNS -288 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -288 TNS -288 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.058403s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (53.5%)

OPT-1001 : Current memory(MB): used = 151, reserve = 119, peak = 153.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.007762s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 151, reserve = 119, peak = 153.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.007710s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (202.7%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 312/372.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 9696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001643s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 19.33, top5 = 6.49, top10 = 3.27, top15 = 2.18.
RUN-1001 : End congestion update;  0.038158s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.9%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.046045s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (67.9%)

OPT-1001 : Current memory(MB): used = 151, reserve = 119, peak = 153.
OPT-1001 : End physical optimization;  0.709319s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (46.3%)

RUN-1003 : finish command "place" in  2.499200s wall, 0.937500s user + 0.546875s system = 1.484375s CPU (59.4%)

RUN-1004 : used memory is 140 MB, reserved memory is 108 MB, peak memory is 153 MB
RUN-1002 : start command "export_db LED_light_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 136 instances
RUN-1001 : 64 mslices, 64 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 372 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 317 nets have 2 pins
RUN-1001 : 32 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1204, tnet num: 370, tinst num: 134, tnode num: 1470, tedge num: 1910.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 64 mslices, 64 lslices, 3 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 9288, over cnt = 28(0%), over = 33, worst = 2
PHY-1002 : len = 9416, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 9464, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 9512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029574s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 19.35, top5 = 6.33, top10 = 3.16, top15 = 2.11.
PHY-1001 : End global routing;  0.065655s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 166, reserve = 134, peak = 178.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_LED_send/busy is skipped due to 0 input or output
PHY-5010 WARNING: Net u_LED_send/busy is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 433, reserve = 405, peak = 433.
PHY-1001 : End build detailed router design. 3.313116s wall, 1.843750s user + 0.078125s system = 1.921875s CPU (58.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 10056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.337992s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (46.2%)

PHY-1001 : Current memory(MB): used = 464, reserve = 436, peak = 464.
PHY-1001 : End phase 1; 0.348563s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (49.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 49168, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 464, reserve = 436, peak = 464.
PHY-1001 : End initial routed; 0.279046s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (39.2%)

PHY-1001 : Update timing.....
PHY-1001 : 209/347(60%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.793   |  -3.406   |   2   
RUN-1001 :   Hold   |   0.186   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.050119s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.5%)

PHY-1001 : Current memory(MB): used = 464, reserve = 436, peak = 464.
PHY-1001 : End phase 2; 0.329231s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (47.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 49176, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.013564s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 209/347(60%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.793   |  -3.406   |   2   
RUN-1001 :   Hold   |   0.186   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.050301s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.039785s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.5%)

PHY-1001 : Current memory(MB): used = 475, reserve = 447, peak = 475.
PHY-1001 : End phase 3; 0.214069s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (58.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 32 pins with SWNS -2.319ns STNS -2.583ns FEP 2.
PHY-1001 : End OPT Iter 1; 0.093594s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (83.5%)

PHY-1022 : len = 49160, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.099355s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (78.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-2.319ns, -2.583ns, 2}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 49048, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.015189s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 204/347(58%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.011   |  -3.967   |   2   
RUN-1001 :   Hold   |   0.186   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.049995s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.8%)

PHY-1001 : Current memory(MB): used = 475, reserve = 447, peak = 475.
PHY-1001 : End phase 4; 0.183015s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (76.8%)

PHY-1003 : Routed, final wirelength = 49048
PHY-1001 : Current memory(MB): used = 475, reserve = 447, peak = 475.
PHY-1001 : End export database. 0.007916s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.583476s wall, 2.593750s user + 0.093750s system = 2.687500s CPU (58.6%)

RUN-1003 : finish command "route" in  4.736827s wall, 2.625000s user + 0.093750s system = 2.718750s CPU (57.4%)

RUN-1004 : used memory is 435 MB, reserved memory is 407 MB, peak memory is 475 MB
RUN-1002 : start command "report_area -io_info -file LED_light_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4D20EG176***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      177   out of  19600    0.90%
#reg                      188   out of  19600    0.96%
#le                       246
  #lut only                58   out of    246   23.58%
  #reg only                69   out of    246   28.05%
  #lut&reg                119   out of    246   48.37%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    130    2.31%
  #ireg                     0
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        u_PLL_150M/clk0_buf    GCLK               pll                u_PLL_150M/pll_inst.clkc0    88
#2        sysclk_i_dup_1         GCLK               io                 sysclk_i_syn_2.di            16


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT        P63        LVCMOS25          N/A          PULLUP      NONE    
    cko        OUTPUT        P83        LVCMOS25           8            NONE       OREG    
    sdo        OUTPUT        P82        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance     |Module    |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------+
|top          |fpga_ed4g |246    |154     |23      |190     |0       |0       |
|  u_LED_send |LED_send  |202    |145     |15      |159     |0       |0       |
|  u_PLL_150M |PLL_150M  |1      |1       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       314   
    #2         2        13   
    #3         3        15   
    #4         4        4    
    #5        5-10      10   
    #6       11-50      6    
    #7       51-100     2    
  Average     1.99           

RUN-1002 : start command "export_db LED_light_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1204, tnet num: 370, tinst num: 134, tnode num: 1470, tedge num: 1910.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file LED_light_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 2 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in LED_light_phy.timing, timing summary in LED_light_phy.tsm.
RUN-1002 : start command "export_bid LED_light_inst.bid"
RUN-1002 : start command "bitgen -bit LED_light.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 134
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 372, pip num: 3104
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 613 valid insts, and 7990 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_light.bit.
RUN-1003 : finish command "bitgen -bit LED_light.bit" in  1.093230s wall, 3.234375s user + 0.046875s system = 3.281250s CPU (300.1%)

RUN-1004 : used memory is 439 MB, reserved memory is 412 MB, peak memory is 605 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240627_171616.log"
