Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 22:10:59 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/CLK_DIV4/ff0/Q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/MASK_HSCK/ff0/Q_reg/Q (HIGH)

 There are 288 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/MASK_HSCK/ff1/Q_reg/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[0]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[1]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[2]/Q (HIGH)

 There are 302 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[3]/Q (HIGH)

 There are 302 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[4]/Q (HIGH)

 There are 302 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X20/Q_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_axis_tvalid_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 745 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.275        0.000                      0                31259        0.030        0.000                      0                31259        3.750        0.000                       0                 10502  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.275        0.000                      0                31084        0.030        0.000                      0                31084        3.750        0.000                       0                 10502  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.296        0.000                      0                  175        0.279        0.000                      0                  175  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.245ns  (logic 0.890ns (20.964%)  route 3.355ns (79.036%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 8.010 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.716     8.010    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X82Y63         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.524     8.534 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.580     9.114    design_2_i/BiDirChannels_0/inst/X1/X1/X1/a
    SLICE_X82Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.238 f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          1.330    10.568    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.692 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[11]_i_2/O
                         net (fo=50, routed)          0.816    11.508    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_5
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.118    11.626 r  design_2_i/RxFIFO/inst/wr_addr_reg[0]_i_1/O
                         net (fo=2, routed)           0.629    12.255    design_2_i/RxFIFO/inst/wr_addr_reg[0]_i_1_n_0
    SLICE_X67Y85         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.536    12.715    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X67Y85         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_reg_reg[0]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X67Y85         FDRE (Setup_fdre_C_D)       -0.260    12.530    design_2_i/RxFIFO/inst/wr_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.156ns  (logic 0.890ns (21.417%)  route 3.266ns (78.583%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 8.010 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.716     8.010    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X82Y63         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.524     8.534 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.580     9.114    design_2_i/BiDirChannels_0/inst/X1/X1/X1/a
    SLICE_X82Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.238 f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          1.330    10.568    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.692 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[11]_i_2/O
                         net (fo=50, routed)          0.816    11.508    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_5
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.118    11.626 r  design_2_i/RxFIFO/inst/wr_addr_reg[0]_i_1/O
                         net (fo=2, routed)           0.540    12.166    design_2_i/RxFIFO/inst/wr_addr_reg[0]_i_1_n_0
    SLICE_X67Y84         FDRE                                         r  design_2_i/RxFIFO/inst/wr_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.535    12.714    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X67Y84         FDRE                                         r  design_2_i/RxFIFO/inst/wr_addr_reg_reg[0]/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X67Y84         FDRE (Setup_fdre_C_D)       -0.269    12.520    design_2_i/RxFIFO/inst/wr_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.283ns  (logic 0.896ns (20.922%)  route 3.387ns (79.078%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 8.010 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.716     8.010    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X82Y63         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.524     8.534 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.580     9.114    design_2_i/BiDirChannels_0/inst/X1/X1/X1/a
    SLICE_X82Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.238 f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          1.330    10.568    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.692 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[11]_i_2/O
                         net (fo=50, routed)          0.830    11.522    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_5
    SLICE_X64Y85         LUT3 (Prop_lut3_I1_O)        0.124    11.646 r  design_2_i/RxFIFO/inst/wr_addr_reg[6]_i_1/O
                         net (fo=2, routed)           0.647    12.293    design_2_i/RxFIFO/inst/wr_addr_reg[6]_i_1_n_0
    SLICE_X65Y85         FDRE                                         r  design_2_i/RxFIFO/inst/wr_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.536    12.715    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X65Y85         FDRE                                         r  design_2_i/RxFIFO/inst/wr_addr_reg_reg[6]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)       -0.101    12.689    design_2_i/RxFIFO/inst/wr_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.305ns  (logic 0.896ns (20.815%)  route 3.409ns (79.185%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 8.010 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.716     8.010    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X82Y63         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.524     8.534 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.580     9.114    design_2_i/BiDirChannels_0/inst/X1/X1/X1/a
    SLICE_X82Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.238 f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          1.330    10.568    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.692 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[11]_i_2/O
                         net (fo=50, routed)          0.830    11.522    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_5
    SLICE_X66Y85         LUT3 (Prop_lut3_I1_O)        0.124    11.646 r  design_2_i/RxFIFO/inst/wr_addr_reg[1]_i_1/O
                         net (fo=2, routed)           0.669    12.315    design_2_i/RxFIFO/inst/wr_addr_reg[1]_i_1_n_0
    SLICE_X67Y85         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.536    12.715    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X67Y85         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_reg_reg[1]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X67Y85         FDRE (Setup_fdre_C_D)       -0.062    12.728    design_2_i/RxFIFO/inst/wr_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.887ns  (logic 0.969ns (24.931%)  route 2.918ns (75.069%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 8.008 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.714     8.008    design_2_i/BiDirChannels_0/inst/X1/X0/X1/clk0
    SLICE_X74Y24         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y24         FDCE (Prop_fdce_C_Q)         0.422     8.430 r  design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/Q
                         net (fo=4, routed)           0.446     8.876    design_2_i/BiDirChannels_0/inst/X1/X0/X0/b
    SLICE_X77Y24         LUT4 (Prop_lut4_I3_O)        0.299     9.175 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready_INST_0/O
                         net (fo=98, routed)          0.379     9.554    design_2_i/axis_stream_txfifo_0/inst/m00_axis_tready
    SLICE_X75Y24         LUT3 (Prop_lut3_I1_O)        0.124     9.678 r  design_2_i/axis_stream_txfifo_0/inst/mem_read_data_valid_reg_i_1/O
                         net (fo=14, routed)          0.173     9.851    design_2_i/axis_stream_txfifo_0/inst/read
    SLICE_X75Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.975 r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1/O
                         net (fo=24, routed)          1.920    11.895    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.606    12.785    design_2_i/axis_stream_txfifo_0/inst/clk
    RAMB36_X1Y5          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_7/CLKBWRCLK
                         clock pessimism              0.129    12.914    
                         clock uncertainty           -0.154    12.760    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.317    design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_7
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.049ns  (logic 0.925ns (22.845%)  route 3.124ns (77.155%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 8.010 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.716     8.010    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X82Y63         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.524     8.534 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.580     9.114    design_2_i/BiDirChannels_0/inst/X1/X1/X1/a
    SLICE_X82Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.238 f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          1.330    10.568    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.692 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[11]_i_2/O
                         net (fo=50, routed)          0.726    11.418    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.153    11.571 r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg[9]_i_1/O
                         net (fo=1, routed)           0.488    12.059    design_2_i/RxFIFO/inst/dbg_word3_int[9]
    SLICE_X63Y88         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.537    12.716    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X63Y88         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[9]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)       -0.299    12.492    design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_ptr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.267ns  (logic 0.896ns (20.997%)  route 3.371ns (79.003%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 8.010 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.716     8.010    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X82Y63         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.524     8.534 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.580     9.114    design_2_i/BiDirChannels_0/inst/X1/X1/X1/a
    SLICE_X82Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.238 f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          1.330    10.568    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.692 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[11]_i_2/O
                         net (fo=50, routed)          0.830    11.522    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_5
    SLICE_X64Y85         LUT3 (Prop_lut3_I1_O)        0.124    11.646 r  design_2_i/RxFIFO/inst/wr_addr_reg[6]_i_1/O
                         net (fo=2, routed)           0.632    12.277    design_2_i/RxFIFO/inst/wr_addr_reg[6]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.536    12.715    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X64Y85         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_reg_reg[6]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)       -0.058    12.732    design_2_i/RxFIFO/inst/wr_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.232ns  (logic 0.896ns (21.174%)  route 3.336ns (78.826%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 8.010 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.716     8.010    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X82Y63         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.524     8.534 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.580     9.114    design_2_i/BiDirChannels_0/inst/X1/X1/X1/a
    SLICE_X82Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.238 f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          1.330    10.568    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.692 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[11]_i_2/O
                         net (fo=50, routed)          0.854    11.546    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y86         LUT3 (Prop_lut3_I1_O)        0.124    11.670 r  design_2_i/RxFIFO/inst/wr_addr_reg[7]_i_1/O
                         net (fo=2, routed)           0.571    12.242    design_2_i/RxFIFO/inst/wr_addr_reg[7]_i_1_n_0
    SLICE_X65Y86         FDRE                                         r  design_2_i/RxFIFO/inst/wr_addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.536    12.715    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X65Y86         FDRE                                         r  design_2_i/RxFIFO/inst/wr_addr_reg_reg[7]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)       -0.071    12.719    design_2_i/RxFIFO/inst/wr_addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.014ns  (logic 0.889ns (22.146%)  route 3.125ns (77.854%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 8.010 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.716     8.010    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X82Y63         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.524     8.534 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.580     9.114    design_2_i/BiDirChannels_0/inst/X1/X1/X1/a
    SLICE_X82Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.238 f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          1.330    10.568    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.692 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[11]_i_2/O
                         net (fo=50, routed)          0.854    11.546    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_5
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.117    11.663 r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg[7]_i_1/O
                         net (fo=1, routed)           0.361    12.024    design_2_i/RxFIFO/inst/dbg_word3_int[7]
    SLICE_X64Y85         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.536    12.715    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X64Y85         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[7]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)       -0.254    12.536    design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.991ns  (logic 0.922ns (23.100%)  route 3.069ns (76.900%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 8.010 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.716     8.010    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X82Y63         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.524     8.534 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.580     9.114    design_2_i/BiDirChannels_0/inst/X1/X1/X1/a
    SLICE_X82Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.238 f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          1.330    10.568    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.692 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[11]_i_2/O
                         net (fo=50, routed)          0.543    11.235    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_5
    SLICE_X65Y88         LUT4 (Prop_lut4_I1_O)        0.150    11.385 r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg[11]_i_1/O
                         net (fo=1, routed)           0.617    12.001    design_2_i/RxFIFO/inst/dbg_word3_int[11]
    SLICE_X65Y88         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.538    12.717    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X65Y88         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[11]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)       -0.263    12.529    design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.927%)  route 0.221ns (61.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.556     0.892    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X49Y52         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[56]/Q
                         net (fo=1, routed)           0.221     1.254    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/dmacr_i_reg[4][56]
    SLICE_X52Y52         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.821     1.187    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X52Y52         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[56]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.072     1.224    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.556     0.892    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X49Y52         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[51]/Q
                         net (fo=1, routed)           0.215     1.248    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/dmacr_i_reg[4][51]
    SLICE_X52Y52         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.821     1.187    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X52Y52         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[51]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.066     1.218    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.423%)  route 0.217ns (60.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.546     0.882    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X48Y70         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/Q
                         net (fo=1, routed)           0.217     1.239    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/Q[4]
    SLICE_X50Y66         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.813     1.179    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X50Y66         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[9]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.064     1.208    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.147%)  route 0.249ns (63.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.579     0.915    design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/aclk
    SLICE_X55Y37         FDRE                                         r  design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1068]/Q
                         net (fo=1, routed)           0.249     1.305    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]
    RAMB36_X3Y8          RAMB36E1                                     r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.891     1.257    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.975    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.296     1.271    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.555     0.891    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y58         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=112, routed)         0.218     1.250    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.823     1.189    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.555     0.891    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y58         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=112, routed)         0.218     1.250    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.823     1.189    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.555     0.891    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y58         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=112, routed)         0.218     1.250    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.823     1.189    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.555     0.891    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y58         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=112, routed)         0.218     1.250    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.823     1.189    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.555     0.891    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y58         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=112, routed)         0.218     1.250    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.823     1.189    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.555     0.891    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y58         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=112, routed)         0.218     1.250    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.823     1.189    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X42Y58         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.214    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y1   design_2_i/axis_stream_txfifo_0/inst/mem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y9   design_2_i/axis_stream_txfifo_0/inst/mem_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y4   design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y5   design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y3   design_2_i/axis_stream_txfifo_0/inst/mem_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   design_2_i/axis_stream_txfifo_0/inst/mem_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y5   design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y8   design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y74  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y74  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y52  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y52  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y52  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y52  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y52  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.580ns (19.493%)  route 2.396ns (80.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.715     3.009    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=99, routed)          1.131     4.596    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[7]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.720 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2/O
                         net (fo=72, routed)          1.264     5.985    design_2_i/BiDirChannels_0/inst/X1/X0/X0/slv_reg0_reg[31]
    SLICE_X74Y24         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.542     7.721    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X74Y24         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.115     7.836    
                         clock uncertainty           -0.154     7.682    
    SLICE_X74Y24         FDCE (Recov_fdce_C_CLR)     -0.402     7.280    design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg
  -------------------------------------------------------------------
                         required time                          7.280    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.580ns (19.493%)  route 2.396ns (80.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.715     3.009    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=99, routed)          1.131     4.596    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[7]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.720 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2/O
                         net (fo=72, routed)          1.264     5.985    design_2_i/BiDirChannels_0/inst/X1/X0/X1/slv_reg0_reg[31]
    SLICE_X74Y24         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.542     7.721    design_2_i/BiDirChannels_0/inst/X1/X0/X1/clk0
    SLICE_X74Y24         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.115     7.836    
                         clock uncertainty           -0.154     7.682    
    SLICE_X74Y24         FDCE (Recov_fdce_C_CLR)     -0.402     7.280    design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg
  -------------------------------------------------------------------
                         required time                          7.280    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.580ns (19.062%)  route 2.463ns (80.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.715     3.009    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=99, routed)          1.131     4.596    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[7]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.720 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2/O
                         net (fo=72, routed)          1.331     6.052    design_2_i/BiDirChannels_0/inst/X1/X1/X1/slv_reg0_reg[31]
    SLICE_X85Y65         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.540     7.719    design_2_i/BiDirChannels_0/inst/X1/X1/X1/clk0
    SLICE_X85Y65         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.229     7.948    
                         clock uncertainty           -0.154     7.794    
    SLICE_X85Y65         FDCE (Recov_fdce_C_CLR)     -0.402     7.392    design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg
  -------------------------------------------------------------------
                         required time                          7.392    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.580ns (19.494%)  route 2.395ns (80.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 7.720 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.715     3.009    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.456     3.465 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=99, routed)          1.131     4.596    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg[7]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.720 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2/O
                         net (fo=72, routed)          1.264     5.984    design_2_i/BiDirChannels_0/inst/X1/X1/X0/slv_reg0_reg[31]
    SLICE_X82Y63         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.541     7.720    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X82Y63         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.229     7.949    
                         clock uncertainty           -0.154     7.795    
    SLICE_X82Y63         FDCE (Recov_fdce_C_CLR)     -0.314     7.481    design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.651%)  route 5.430ns (90.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.720     3.014    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         2.238     5.708    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         3.191     9.024    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X74Y26         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.544    12.724    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X74Y26         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[0]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X74Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.651%)  route 5.430ns (90.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.720     3.014    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         2.238     5.708    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         3.191     9.024    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X74Y26         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.544    12.724    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X74Y26         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[1]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X74Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.651%)  route 5.430ns (90.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.720     3.014    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         2.238     5.708    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         3.191     9.024    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X74Y26         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.544    12.724    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X74Y26         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[2]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X74Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.651%)  route 5.430ns (90.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.720     3.014    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         2.238     5.708    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         3.191     9.024    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X74Y26         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.544    12.724    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X74Y26         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[3]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X74Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.580ns (9.894%)  route 5.282ns (90.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.720     3.014    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         2.238     5.708    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         3.044     8.876    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X74Y27         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.545    12.724    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X74Y27         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[4]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X74Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.280    design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.580ns (9.894%)  route 5.282ns (90.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.720     3.014    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         2.238     5.708    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.832 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         3.044     8.876    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X74Y27         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.545    12.724    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X74Y27         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[5]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X74Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.280    design_2_i/axis_stream_txfifo_0/inst/rd_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  3.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.186ns (12.591%)  route 1.291ns (87.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.582     0.918    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         0.309     1.367    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X80Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.412 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2/O
                         net (fo=72, routed)          0.982     2.395    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/slv_reg0_reg[31]
    SLICE_X65Y81         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       1.095     1.461    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/s00_axi_aclk
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.056     1.517 r  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.517    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X36Y82         MUXF7 (Prop_muxf7_I0_O)      0.078     1.595 r  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.565     2.160    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/mux_out
    SLICE_X65Y81         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/C
                         clock pessimism             -0.030     2.129    
    SLICE_X65Y81         FDCE (Remov_fdce_C_CLR)     -0.014     2.115    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.186ns (14.696%)  route 1.080ns (85.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.582     0.918    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         0.934     1.993    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         0.145     2.183    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X85Y41         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.857     1.223    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X85Y41         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[20]/C
                         clock pessimism             -0.030     1.193    
    SLICE_X85Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.186ns (14.696%)  route 1.080ns (85.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.582     0.918    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         0.934     1.993    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         0.145     2.183    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X85Y41         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.857     1.223    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X85Y41         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[20]/C
                         clock pessimism             -0.030     1.193    
    SLICE_X85Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.186ns (14.696%)  route 1.080ns (85.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.582     0.918    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         0.934     1.993    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         0.145     2.183    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X85Y41         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.857     1.223    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X85Y41         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[24]/C
                         clock pessimism             -0.030     1.193    
    SLICE_X85Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.186ns (14.696%)  route 1.080ns (85.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.582     0.918    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         0.934     1.993    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         0.145     2.183    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X85Y41         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.857     1.223    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X85Y41         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[25]/C
                         clock pessimism             -0.030     1.193    
    SLICE_X85Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.186ns (14.696%)  route 1.080ns (85.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.582     0.918    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         0.934     1.993    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         0.145     2.183    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X85Y41         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.857     1.223    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X85Y41         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[26]/C
                         clock pessimism             -0.030     1.193    
    SLICE_X85Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.186ns (14.696%)  route 1.080ns (85.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.582     0.918    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         0.934     1.993    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         0.145     2.183    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X85Y41         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.857     1.223    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X85Y41         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[27]/C
                         clock pessimism             -0.030     1.193    
    SLICE_X85Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.582     0.918    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         0.934     1.993    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         0.282     2.320    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X86Y43         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.858     1.224    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X86Y43         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[23]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X86Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.127    design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.582     0.918    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         0.934     1.993    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         0.282     2.320    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X86Y43         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.858     1.224    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X86Y43         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[21]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X86Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.127    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.582     0.918    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y57         FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=216, routed)         0.934     1.993    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X85Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.038 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         0.282     2.320    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X86Y43         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10503, routed)       0.858     1.224    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X86Y43         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[22]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X86Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.127    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.194    





