[16:02:13.798] <TB0>     INFO: *** Welcome to pxar ***
[16:02:13.798] <TB0>     INFO: *** Today: 2016/09/06
[16:02:13.805] <TB0>     INFO: *** Version: 47bc-dirty
[16:02:13.805] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C15.dat
[16:02:13.806] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:02:13.806] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//defaultMaskFile.dat
[16:02:13.806] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters_C15.dat
[16:02:13.881] <TB0>     INFO:         clk: 4
[16:02:13.881] <TB0>     INFO:         ctr: 4
[16:02:13.881] <TB0>     INFO:         sda: 19
[16:02:13.881] <TB0>     INFO:         tin: 9
[16:02:13.881] <TB0>     INFO:         level: 15
[16:02:13.881] <TB0>     INFO:         triggerdelay: 0
[16:02:13.881] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:02:13.881] <TB0>     INFO: Log level: DEBUG
[16:02:13.892] <TB0>     INFO: Found DTB DTB_WWXGRB
[16:02:13.904] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[16:02:13.907] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[16:02:13.910] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[16:02:15.463] <TB0>     INFO: DUT info: 
[16:02:15.463] <TB0>     INFO: The DUT currently contains the following objects:
[16:02:15.463] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:02:15.463] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[16:02:15.463] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[16:02:15.463] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:02:15.463] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.463] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.463] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.463] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.463] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.463] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.463] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.463] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.463] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.463] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.463] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.463] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.464] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.464] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.464] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.464] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:02:15.464] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:02:15.465] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:02:15.466] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:02:15.469] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31703040
[16:02:15.469] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x24c0310
[16:02:15.469] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2432770
[16:02:15.469] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f3fb1d94010
[16:02:15.469] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f3fb7fff510
[16:02:15.469] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31768576 fPxarMemory = 0x7f3fb1d94010
[16:02:15.470] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[16:02:15.471] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[16:02:15.471] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.0 C
[16:02:15.471] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:02:15.871] <TB0>     INFO: enter 'restricted' command line mode
[16:02:15.871] <TB0>     INFO: enter test to run
[16:02:15.872] <TB0>     INFO:   test: FPIXTest no parameter change
[16:02:15.872] <TB0>     INFO:   running: fpixtest
[16:02:15.872] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:02:15.874] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:02:15.874] <TB0>     INFO: ######################################################################
[16:02:15.874] <TB0>     INFO: PixTestFPIXTest::doTest()
[16:02:15.874] <TB0>     INFO: ######################################################################
[16:02:15.878] <TB0>     INFO: ######################################################################
[16:02:15.878] <TB0>     INFO: PixTestPretest::doTest()
[16:02:15.878] <TB0>     INFO: ######################################################################
[16:02:15.880] <TB0>     INFO:    ----------------------------------------------------------------------
[16:02:15.880] <TB0>     INFO:    PixTestPretest::programROC() 
[16:02:15.880] <TB0>     INFO:    ----------------------------------------------------------------------
[16:02:33.898] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:02:33.898] <TB0>     INFO: IA differences per ROC:  18.5 20.1 17.7 18.5 20.9 19.3 18.5 19.3 16.9 17.7 16.9 17.7 20.1 17.7 19.3 19.3
[16:02:33.963] <TB0>     INFO:    ----------------------------------------------------------------------
[16:02:33.963] <TB0>     INFO:    PixTestPretest::checkIdig() 
[16:02:33.963] <TB0>     INFO:    ----------------------------------------------------------------------
[16:02:35.216] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[16:02:35.718] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[16:02:36.219] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 3.2 mA
[16:02:36.721] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[16:02:37.223] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[16:02:37.724] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[16:02:38.226] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[16:02:38.728] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 3.2 mA
[16:02:39.230] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[16:02:39.731] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[16:02:40.233] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[16:02:40.735] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[16:02:41.237] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[16:02:41.738] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[16:02:42.240] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[16:02:42.742] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[16:02:42.995] <TB0>     INFO: Idig [mA/ROC]: 2.4 1.6 3.2 2.4 2.4 2.4 2.4 3.2 1.6 2.4 1.6 2.4 1.6 1.6 2.4 1.6 
[16:02:42.995] <TB0>     INFO: Test took 9035 ms.
[16:02:42.995] <TB0>     INFO: PixTestPretest::checkIdig() done.
[16:02:43.026] <TB0>     INFO:    ----------------------------------------------------------------------
[16:02:43.027] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:02:43.027] <TB0>     INFO:    ----------------------------------------------------------------------
[16:02:43.129] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[16:02:43.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[16:02:43.332] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[16:02:43.432] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 24.6187 mA
[16:02:43.532] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  77 Ia 23.0188 mA
[16:02:43.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 24.6187 mA
[16:02:43.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  80 Ia 23.8187 mA
[16:02:43.835] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  81 Ia 24.6187 mA
[16:02:43.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  78 Ia 23.0188 mA
[16:02:44.037] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  84 Ia 25.4188 mA
[16:02:44.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  77 Ia 23.0188 mA
[16:02:44.238] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  83 Ia 25.4188 mA
[16:02:44.339] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  76 Ia 23.0188 mA
[16:02:44.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.6187 mA
[16:02:44.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  75 Ia 24.6187 mA
[16:02:44.642] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  72 Ia 23.8187 mA
[16:02:44.742] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  73 Ia 23.8187 mA
[16:02:44.843] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  74 Ia 23.8187 mA
[16:02:44.943] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  75 Ia 24.6187 mA
[16:02:45.045] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  72 Ia 23.8187 mA
[16:02:45.145] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  73 Ia 23.8187 mA
[16:02:45.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  74 Ia 23.8187 mA
[16:02:45.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  75 Ia 23.8187 mA
[16:02:45.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  76 Ia 24.6187 mA
[16:02:45.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  73 Ia 23.8187 mA
[16:02:45.649] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.2188 mA
[16:02:45.750] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  89 Ia 24.6187 mA
[16:02:45.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  86 Ia 24.6187 mA
[16:02:45.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  83 Ia 23.8187 mA
[16:02:46.052] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  84 Ia 23.8187 mA
[16:02:46.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  85 Ia 23.8187 mA
[16:02:46.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  86 Ia 24.6187 mA
[16:02:46.355] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  83 Ia 23.8187 mA
[16:02:46.456] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  84 Ia 23.8187 mA
[16:02:46.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  85 Ia 23.8187 mA
[16:02:46.657] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  86 Ia 24.6187 mA
[16:02:46.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  83 Ia 23.8187 mA
[16:02:46.859] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[16:02:46.960] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[16:02:47.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8187 mA
[16:02:47.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  82 Ia 24.6187 mA
[16:02:47.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  79 Ia 23.0188 mA
[16:02:47.362] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  85 Ia 24.6187 mA
[16:02:47.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  82 Ia 23.8187 mA
[16:02:47.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  83 Ia 24.6187 mA
[16:02:47.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  80 Ia 23.8187 mA
[16:02:47.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  81 Ia 24.6187 mA
[16:02:47.866] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  78 Ia 23.0188 mA
[16:02:47.967] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  84 Ia 24.6187 mA
[16:02:48.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 25.4188 mA
[16:02:48.170] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  71 Ia 24.6187 mA
[16:02:48.270] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  68 Ia 23.8187 mA
[16:02:48.371] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  69 Ia 23.8187 mA
[16:02:48.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  70 Ia 23.8187 mA
[16:02:48.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  71 Ia 24.6187 mA
[16:02:48.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  68 Ia 23.8187 mA
[16:02:48.774] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  69 Ia 23.8187 mA
[16:02:48.875] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  70 Ia 23.8187 mA
[16:02:48.975] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  71 Ia 24.6187 mA
[16:02:49.076] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  68 Ia 23.8187 mA
[16:02:49.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  69 Ia 23.8187 mA
[16:02:49.278] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[16:02:49.378] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  79 Ia 24.6187 mA
[16:02:49.479] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  76 Ia 23.8187 mA
[16:02:49.579] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[16:02:49.680] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[16:02:49.781] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  79 Ia 24.6187 mA
[16:02:49.882] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  76 Ia 23.8187 mA
[16:02:49.983] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[16:02:50.084] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  78 Ia 23.8187 mA
[16:02:50.184] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  79 Ia 24.6187 mA
[16:02:50.285] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  76 Ia 23.8187 mA
[16:02:50.386] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  77 Ia 23.8187 mA
[16:02:50.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0188 mA
[16:02:50.588] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6187 mA
[16:02:50.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.8187 mA
[16:02:50.789] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  82 Ia 23.8187 mA
[16:02:50.890] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  83 Ia 24.6187 mA
[16:02:50.990] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  80 Ia 23.8187 mA
[16:02:51.092] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  81 Ia 23.8187 mA
[16:02:51.193] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  82 Ia 23.8187 mA
[16:02:51.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  83 Ia 24.6187 mA
[16:02:51.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  80 Ia 23.8187 mA
[16:02:51.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  81 Ia 23.8187 mA
[16:02:51.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  82 Ia 23.8187 mA
[16:02:51.698] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[16:02:51.799] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[16:02:51.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[16:02:51.000] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  77 Ia 23.0188 mA
[16:02:52.101] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 24.6187 mA
[16:02:52.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  80 Ia 23.8187 mA
[16:02:52.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  81 Ia 24.6187 mA
[16:02:52.403] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  78 Ia 23.8187 mA
[16:02:52.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  79 Ia 23.8187 mA
[16:02:52.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  80 Ia 24.6187 mA
[16:02:52.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  77 Ia 23.0188 mA
[16:02:52.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  83 Ia 25.4188 mA
[16:02:52.909] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.2188 mA
[16:02:53.009] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  89 Ia 23.8187 mA
[16:02:53.110] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  90 Ia 24.6187 mA
[16:02:53.211] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  87 Ia 24.6187 mA
[16:02:53.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  84 Ia 23.8187 mA
[16:02:53.412] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  85 Ia 23.8187 mA
[16:02:53.513] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  86 Ia 23.8187 mA
[16:02:53.614] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  87 Ia 23.8187 mA
[16:02:53.715] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  88 Ia 23.8187 mA
[16:02:53.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  89 Ia 24.6187 mA
[16:02:53.916] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  86 Ia 23.8187 mA
[16:02:54.017] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  87 Ia 23.8187 mA
[16:02:54.118] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.2188 mA
[16:02:54.219] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  89 Ia 24.6187 mA
[16:02:54.320] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  86 Ia 24.6187 mA
[16:02:54.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  83 Ia 23.8187 mA
[16:02:54.521] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  84 Ia 23.8187 mA
[16:02:54.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  85 Ia 24.6187 mA
[16:02:54.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 23.8187 mA
[16:02:54.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  83 Ia 23.8187 mA
[16:02:54.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  84 Ia 23.8187 mA
[16:02:55.025] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  85 Ia 24.6187 mA
[16:02:55.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  82 Ia 23.8187 mA
[16:02:55.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  83 Ia 23.8187 mA
[16:02:55.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2188 mA
[16:02:55.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.6187 mA
[16:02:55.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  86 Ia 23.8187 mA
[16:02:55.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  87 Ia 23.8187 mA
[16:02:55.730] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  88 Ia 23.8187 mA
[16:02:55.830] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  89 Ia 23.8187 mA
[16:02:55.931] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  90 Ia 24.6187 mA
[16:02:56.031] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  87 Ia 23.8187 mA
[16:02:56.132] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  88 Ia 23.8187 mA
[16:02:56.233] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  89 Ia 23.8187 mA
[16:02:56.334] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  90 Ia 24.6187 mA
[16:02:56.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  87 Ia 24.6187 mA
[16:02:56.536] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.2188 mA
[16:02:56.637] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  89 Ia 24.6187 mA
[16:02:56.738] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  86 Ia 24.6187 mA
[16:02:56.838] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  83 Ia 23.8187 mA
[16:02:56.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  84 Ia 23.8187 mA
[16:02:57.040] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 24.6187 mA
[16:02:57.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  82 Ia 23.8187 mA
[16:02:57.241] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  83 Ia 24.6187 mA
[16:02:57.342] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  80 Ia 23.0188 mA
[16:02:57.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  86 Ia 24.6187 mA
[16:02:57.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  83 Ia 23.8187 mA
[16:02:57.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  84 Ia 24.6187 mA
[16:02:57.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.6187 mA
[16:02:57.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  75 Ia 23.8187 mA
[16:02:57.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  76 Ia 24.6187 mA
[16:02:58.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  73 Ia 23.8187 mA
[16:02:58.148] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  74 Ia 23.8187 mA
[16:02:58.249] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  75 Ia 24.6187 mA
[16:02:58.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  72 Ia 23.8187 mA
[16:02:58.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  73 Ia 23.8187 mA
[16:02:58.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  74 Ia 23.8187 mA
[16:02:58.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  75 Ia 24.6187 mA
[16:02:58.752] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  72 Ia 23.8187 mA
[16:02:58.853] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  73 Ia 23.8187 mA
[16:02:58.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[16:02:59.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 23.8187 mA
[16:02:59.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  85 Ia 24.6187 mA
[16:02:59.257] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 23.8187 mA
[16:02:59.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 23.8187 mA
[16:02:59.457] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 23.8187 mA
[16:02:59.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  85 Ia 24.6187 mA
[16:02:59.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  82 Ia 23.8187 mA
[16:02:59.760] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  83 Ia 23.8187 mA
[16:02:59.862] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  84 Ia 23.8187 mA
[16:02:59.963] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  85 Ia 24.6187 mA
[16:03:00.064] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  82 Ia 23.8187 mA
[16:03:00.165] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[16:03:00.266] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  79 Ia 24.6187 mA
[16:03:00.367] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[16:03:00.468] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[16:03:00.569] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  78 Ia 23.8187 mA
[16:03:00.670] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  79 Ia 23.8187 mA
[16:03:00.770] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  80 Ia 24.6187 mA
[16:03:00.871] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  77 Ia 23.8187 mA
[16:03:00.971] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  78 Ia 23.8187 mA
[16:03:01.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  79 Ia 24.6187 mA
[16:03:01.173] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[16:03:01.274] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  77 Ia 23.8187 mA
[16:03:01.375] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[16:03:01.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[16:03:01.577] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 23.8187 mA
[16:03:01.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  81 Ia 24.6187 mA
[16:03:01.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[16:03:01.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  79 Ia 23.8187 mA
[16:03:01.980] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  80 Ia 24.6187 mA
[16:03:02.080] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  77 Ia 23.0188 mA
[16:03:02.181] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  83 Ia 25.4188 mA
[16:03:02.282] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  76 Ia 23.0188 mA
[16:03:02.383] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  82 Ia 24.6187 mA
[16:03:02.483] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  79 Ia 23.8187 mA
[16:03:02.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  76
[16:03:02.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  73
[16:03:02.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  83
[16:03:02.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[16:03:02.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  69
[16:03:02.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  77
[16:03:02.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  82
[16:03:02.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  83
[16:03:02.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  87
[16:03:02.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  83
[16:03:02.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  87
[16:03:02.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  84
[16:03:02.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  73
[16:03:02.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  82
[16:03:02.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  77
[16:03:02.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  79
[16:03:04.339] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 382.7 mA = 23.9187 mA/ROC
[16:03:04.339] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  19.3  19.3  20.1  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3
[16:03:04.372] <TB0>     INFO:    ----------------------------------------------------------------------
[16:03:04.372] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[16:03:04.372] <TB0>     INFO:    ----------------------------------------------------------------------
[16:03:04.508] <TB0>     INFO: Expecting 231680 events.
[16:03:12.691] <TB0>     INFO: 231680 events read in total (7465ms).
[16:03:12.848] <TB0>     INFO: Test took 8473ms.
[16:03:13.048] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 58
[16:03:13.051] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 75 and Delta(CalDel) = 63
[16:03:13.055] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 62
[16:03:13.058] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 95 and Delta(CalDel) = 57
[16:03:13.062] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 85 and Delta(CalDel) = 66
[16:03:13.066] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 66
[16:03:13.069] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 83 and Delta(CalDel) = 61
[16:03:13.073] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 100 and Delta(CalDel) = 63
[16:03:13.076] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 75 and Delta(CalDel) = 62
[16:03:13.080] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 83 and Delta(CalDel) = 61
[16:03:13.084] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 104 and Delta(CalDel) = 56
[16:03:13.088] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 86 and Delta(CalDel) = 57
[16:03:13.091] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 60
[16:03:13.095] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 92 and Delta(CalDel) = 64
[16:03:13.099] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 112 and Delta(CalDel) = 60
[16:03:13.102] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 79 and Delta(CalDel) = 63
[16:03:13.143] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:03:13.175] <TB0>     INFO:    ----------------------------------------------------------------------
[16:03:13.175] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:03:13.175] <TB0>     INFO:    ----------------------------------------------------------------------
[16:03:13.311] <TB0>     INFO: Expecting 231680 events.
[16:03:21.362] <TB0>     INFO: 231680 events read in total (7336ms).
[16:03:21.367] <TB0>     INFO: Test took 8188ms.
[16:03:21.390] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[16:03:21.705] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[16:03:21.708] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 31
[16:03:21.713] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28
[16:03:21.717] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 164 +/- 33.5
[16:03:21.720] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 32.5
[16:03:21.724] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 30.5
[16:03:21.728] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30.5
[16:03:21.732] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[16:03:21.736] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[16:03:21.740] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[16:03:21.743] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[16:03:21.747] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[16:03:21.750] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 32
[16:03:21.754] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[16:03:21.757] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[16:03:21.791] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:03:21.791] <TB0>     INFO: CalDel:      128   144   131   118   164   148   143   135   128   128   114   128   128   143   127   142
[16:03:21.791] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:03:21.795] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C0.dat
[16:03:21.795] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C1.dat
[16:03:21.795] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C2.dat
[16:03:21.795] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C3.dat
[16:03:21.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C4.dat
[16:03:21.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C5.dat
[16:03:21.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C6.dat
[16:03:21.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C7.dat
[16:03:21.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C8.dat
[16:03:21.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C9.dat
[16:03:21.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C10.dat
[16:03:21.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C11.dat
[16:03:21.796] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C12.dat
[16:03:21.797] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C13.dat
[16:03:21.797] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C14.dat
[16:03:21.797] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C15.dat
[16:03:21.797] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:03:21.797] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:03:21.797] <TB0>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[16:03:21.797] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:03:21.881] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:03:21.881] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:03:21.881] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:03:21.881] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:03:21.884] <TB0>     INFO: ######################################################################
[16:03:21.884] <TB0>     INFO: PixTestTiming::doTest()
[16:03:21.884] <TB0>     INFO: ######################################################################
[16:03:21.884] <TB0>     INFO:    ----------------------------------------------------------------------
[16:03:21.884] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[16:03:21.884] <TB0>     INFO:    ----------------------------------------------------------------------
[16:03:21.884] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:03:29.043] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:03:31.316] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:03:33.589] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:03:35.862] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:03:38.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:03:40.408] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:03:42.681] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:03:44.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:03:52.113] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:03:54.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:03:56.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:03:58.932] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:04:01.205] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:04:03.479] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:04:05.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:04:08.025] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:04:12.433] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:04:13.952] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:04:15.472] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:04:16.993] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:04:18.514] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:04:20.034] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:04:21.554] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:04:23.074] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:04:28.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:04:31.651] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:04:34.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:04:37.701] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:04:40.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:04:43.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:04:46.779] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:04:49.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:04:54.037] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:04:55.557] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:04:57.077] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:04:58.598] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:05:00.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:05:01.639] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:05:03.160] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:05:04.681] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:05:10.248] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:05:12.521] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:05:14.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:05:17.068] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:05:19.341] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:05:21.613] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:05:26.328] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:05:28.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:05:32.473] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:05:34.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:05:37.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:05:39.292] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:05:41.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:05:43.838] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:05:46.111] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:05:48.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:05:52.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:05:55.096] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:05:57.369] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:05:59.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:06:01.915] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:06:04.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:06:06.461] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:06:08.735] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:06:15.894] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:06:18.167] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:06:20.441] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:06:22.714] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:06:24.987] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:06:27.260] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:06:29.534] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:06:31.807] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:06:38.213] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:06:40.486] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:06:42.759] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:06:45.032] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:06:47.307] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:06:49.580] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:06:51.853] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:06:54.126] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:06:56.779] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:06:58.299] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:06:59.818] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:07:01.337] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:07:02.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:07:04.376] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:07:05.896] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:07:07.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:07:22.538] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:07:24.063] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:07:25.584] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:07:27.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:07:28.631] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:07:30.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:07:31.682] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:07:33.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:07:40.369] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:07:41.890] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:07:43.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:07:44.930] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:07:46.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:07:47.969] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:07:49.490] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:07:51.015] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:07:58.364] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:08:00.639] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:08:02.912] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:08:05.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:08:07.464] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:08:09.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:08:12.010] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:08:14.285] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:08:28.097] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:08:30.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:08:32.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:08:34.922] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:08:37.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:08:39.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:08:41.741] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:08:44.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:08:50.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:08:53.261] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:08:55.537] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:08:57.816] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:09:00.099] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:09:02.374] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:09:04.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:09:07.305] <TB0>     INFO: TBM Phase Settings: 236
[16:09:07.305] <TB0>     INFO: 400MHz Phase: 3
[16:09:07.305] <TB0>     INFO: 160MHz Phase: 7
[16:09:07.305] <TB0>     INFO: Functional Phase Area: 5
[16:09:07.308] <TB0>     INFO: Test took 345424 ms.
[16:09:07.308] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:09:07.308] <TB0>     INFO:    ----------------------------------------------------------------------
[16:09:07.308] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[16:09:07.308] <TB0>     INFO:    ----------------------------------------------------------------------
[16:09:07.308] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:09:09.957] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:09:11.852] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:09:13.750] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:09:15.648] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:09:17.551] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:09:19.448] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:09:21.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:09:24.743] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:09:26.641] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:09:28.913] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:09:30.997] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:09:33.084] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:09:35.544] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:09:38.192] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:09:39.712] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:09:41.433] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:09:42.953] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:09:44.473] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:09:45.995] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:09:48.268] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:09:50.544] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:09:52.818] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:09:54.337] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:09:55.858] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:09:57.377] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:09:58.897] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:10:00.417] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:10:02.691] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:10:04.970] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:10:07.242] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:10:08.763] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:10:10.286] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:10:11.806] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:10:13.326] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:10:14.857] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:10:17.130] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:10:19.404] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:10:21.677] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:10:23.199] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:10:24.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:10:26.239] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:10:27.760] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:10:29.279] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:10:31.553] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:10:33.826] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:10:36.100] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:10:37.619] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:10:39.139] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:10:40.659] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:10:42.180] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:10:43.699] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:10:45.972] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:10:48.245] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:10:50.521] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:10:52.040] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:10:53.569] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:10:55.092] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:10:56.611] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:10:58.131] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:10:59.651] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:11:01.170] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:11:02.691] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:11:04.217] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:11:06.119] <TB0>     INFO: ROC Delay Settings: 228
[16:11:06.119] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[16:11:06.119] <TB0>     INFO: ROC Port 0 Delay: 4
[16:11:06.119] <TB0>     INFO: ROC Port 1 Delay: 4
[16:11:06.119] <TB0>     INFO: Functional ROC Area: 3
[16:11:06.122] <TB0>     INFO: Test took 118814 ms.
[16:11:06.122] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[16:11:06.122] <TB0>     INFO:    ----------------------------------------------------------------------
[16:11:06.122] <TB0>     INFO:    PixTestTiming::TimingTest()
[16:11:06.122] <TB0>     INFO:    ----------------------------------------------------------------------
[16:11:07.262] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4209 4209 4209 4209 420b 420b 420b 420b e062 c000 a101 8040 4209 4209 4209 4208 4209 4208 4209 4209 e062 c000 
[16:11:07.263] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 420b 420b 420b 420b 4208 4208 4208 4208 e022 c000 a102 80b1 4208 4208 4208 4208 4208 4208 4208 4208 e022 c000 
[16:11:07.263] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4208 4208 4208 4208 4209 4209 4209 4209 e022 c000 a103 80c0 4208 4208 4208 4209 4208 4209 4208 4208 e022 c000 
[16:11:07.263] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:11:21.475] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:11:21.475] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:11:35.623] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:11:35.623] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:11:49.917] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:11:49.917] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:12:04.155] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:04.155] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:12:18.245] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:18.245] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:12:32.387] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:32.387] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:12:46.550] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:46.550] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:13:00.920] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:00.920] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:13:15.120] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:15.120] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:13:29.186] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:29.566] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:29.579] <TB0>     INFO: Decoding statistics:
[16:13:29.579] <TB0>     INFO:   General information:
[16:13:29.579] <TB0>     INFO: 	 16bit words read:         240000000
[16:13:29.579] <TB0>     INFO: 	 valid events total:       20000000
[16:13:29.579] <TB0>     INFO: 	 empty events:             20000000
[16:13:29.579] <TB0>     INFO: 	 valid events with pixels: 0
[16:13:29.579] <TB0>     INFO: 	 valid pixel hits:         0
[16:13:29.579] <TB0>     INFO:   Event errors: 	           0
[16:13:29.579] <TB0>     INFO: 	 start marker:             0
[16:13:29.579] <TB0>     INFO: 	 stop marker:              0
[16:13:29.579] <TB0>     INFO: 	 overflow:                 0
[16:13:29.579] <TB0>     INFO: 	 invalid 5bit words:       0
[16:13:29.580] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[16:13:29.580] <TB0>     INFO:   TBM errors: 		           0
[16:13:29.580] <TB0>     INFO: 	 flawed TBM headers:       0
[16:13:29.580] <TB0>     INFO: 	 flawed TBM trailers:      0
[16:13:29.580] <TB0>     INFO: 	 event ID mismatches:      0
[16:13:29.580] <TB0>     INFO:   ROC errors: 		           0
[16:13:29.580] <TB0>     INFO: 	 missing ROC header(s):    0
[16:13:29.580] <TB0>     INFO: 	 misplaced readback start: 0
[16:13:29.580] <TB0>     INFO:   Pixel decoding errors:	   0
[16:13:29.580] <TB0>     INFO: 	 pixel data incomplete:    0
[16:13:29.580] <TB0>     INFO: 	 pixel address:            0
[16:13:29.580] <TB0>     INFO: 	 pulse height fill bit:    0
[16:13:29.580] <TB0>     INFO: 	 buffer corruption:        0
[16:13:29.580] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:29.580] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:13:29.580] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:29.580] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:29.580] <TB0>     INFO:    Read back bit status: 1
[16:13:29.580] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:29.580] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:29.580] <TB0>     INFO:    Timings are good!
[16:13:29.580] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:29.580] <TB0>     INFO: Test took 143458 ms.
[16:13:29.580] <TB0>     INFO: PixTestTiming::TimingTest() done.
[16:13:29.580] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:13:29.580] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:13:29.580] <TB0>     INFO: PixTestTiming::doTest took 607699 ms.
[16:13:29.580] <TB0>     INFO: PixTestTiming::doTest() done
[16:13:29.580] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:13:29.580] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[16:13:29.580] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[16:13:29.581] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[16:13:29.581] <TB0>     INFO: Write out ROCDelayScan3_V0
[16:13:29.581] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[16:13:29.581] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:13:29.934] <TB0>     INFO: ######################################################################
[16:13:29.934] <TB0>     INFO: PixTestAlive::doTest()
[16:13:29.934] <TB0>     INFO: ######################################################################
[16:13:29.937] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:29.937] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:13:29.937] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:29.938] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:13:30.285] <TB0>     INFO: Expecting 41600 events.
[16:13:34.369] <TB0>     INFO: 41600 events read in total (3369ms).
[16:13:34.369] <TB0>     INFO: Test took 4431ms.
[16:13:34.377] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:34.377] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:13:34.377] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:13:34.754] <TB0>     INFO: PixTestAlive::aliveTest() done
[16:13:34.754] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:13:34.754] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:13:34.757] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:34.757] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:13:34.757] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:34.758] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:13:35.101] <TB0>     INFO: Expecting 41600 events.
[16:13:38.066] <TB0>     INFO: 41600 events read in total (2250ms).
[16:13:38.067] <TB0>     INFO: Test took 3309ms.
[16:13:38.067] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:38.067] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:13:38.067] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:13:38.068] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:13:38.473] <TB0>     INFO: PixTestAlive::maskTest() done
[16:13:38.473] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:13:38.476] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:38.476] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:13:38.476] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:38.477] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:13:38.824] <TB0>     INFO: Expecting 41600 events.
[16:13:42.899] <TB0>     INFO: 41600 events read in total (3360ms).
[16:13:42.899] <TB0>     INFO: Test took 4423ms.
[16:13:42.908] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:42.908] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:13:42.908] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:13:43.281] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[16:13:43.281] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:13:43.281] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:13:43.281] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[16:13:43.290] <TB0>     INFO: ######################################################################
[16:13:43.290] <TB0>     INFO: PixTestTrim::doTest()
[16:13:43.290] <TB0>     INFO: ######################################################################
[16:13:43.292] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:43.292] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:13:43.292] <TB0>     INFO:    ----------------------------------------------------------------------
[16:13:43.370] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:13:43.370] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:13:43.382] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:13:43.382] <TB0>     INFO:     run 1 of 1
[16:13:43.382] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:13:43.725] <TB0>     INFO: Expecting 5025280 events.
[16:14:29.099] <TB0>     INFO: 1433448 events read in total (44659ms).
[16:15:13.299] <TB0>     INFO: 2850208 events read in total (88860ms).
[16:15:57.911] <TB0>     INFO: 4276624 events read in total (133471ms).
[16:16:20.918] <TB0>     INFO: 5025280 events read in total (156478ms).
[16:16:20.955] <TB0>     INFO: Test took 157573ms.
[16:16:21.009] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:21.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:16:22.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:16:23.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:16:25.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:16:26.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:16:27.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:16:29.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:16:30.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:16:31.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:16:33.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:16:34.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:16:35.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:16:37.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:16:38.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:16:39.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:16:41.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:16:42.548] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 199380992
[16:16:42.552] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3251 minThrLimit = 90.2858 minThrNLimit = 110.407 -> result = 90.3251 -> 90
[16:16:42.552] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.0848 minThrLimit = 81.04 minThrNLimit = 99.8601 -> result = 81.0848 -> 81
[16:16:42.553] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8761 minThrLimit = 97.8517 minThrNLimit = 117.605 -> result = 97.8761 -> 97
[16:16:42.553] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.254 minThrLimit = 102.246 minThrNLimit = 126.139 -> result = 102.254 -> 102
[16:16:42.554] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6959 minThrLimit = 90.694 minThrNLimit = 112.36 -> result = 90.6959 -> 90
[16:16:42.554] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8545 minThrLimit = 87.8531 minThrNLimit = 106.557 -> result = 87.8545 -> 87
[16:16:42.554] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9106 minThrLimit = 88.8878 minThrNLimit = 107.844 -> result = 88.9106 -> 88
[16:16:42.555] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.537 minThrLimit = 101.51 minThrNLimit = 122.697 -> result = 101.537 -> 101
[16:16:42.555] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3198 minThrLimit = 87.2704 minThrNLimit = 106.55 -> result = 87.3198 -> 87
[16:16:42.556] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1426 minThrLimit = 87.1119 minThrNLimit = 105.887 -> result = 87.1426 -> 87
[16:16:42.556] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4833 minThrLimit = 94.476 minThrNLimit = 118.024 -> result = 94.4833 -> 94
[16:16:42.556] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9674 minThrLimit = 90.9533 minThrNLimit = 114.081 -> result = 90.9674 -> 90
[16:16:42.557] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0161 minThrLimit = 94.991 minThrNLimit = 116.876 -> result = 95.0161 -> 95
[16:16:42.557] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.825 minThrLimit = 102.825 minThrNLimit = 124.912 -> result = 102.825 -> 102
[16:16:42.557] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.551 minThrLimit = 98.5205 minThrNLimit = 120.843 -> result = 98.551 -> 98
[16:16:42.558] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7687 minThrLimit = 93.7614 minThrNLimit = 109.762 -> result = 93.7687 -> 93
[16:16:42.558] <TB0>     INFO: ROC 0 VthrComp = 90
[16:16:42.558] <TB0>     INFO: ROC 1 VthrComp = 81
[16:16:42.558] <TB0>     INFO: ROC 2 VthrComp = 97
[16:16:42.558] <TB0>     INFO: ROC 3 VthrComp = 102
[16:16:42.558] <TB0>     INFO: ROC 4 VthrComp = 90
[16:16:42.558] <TB0>     INFO: ROC 5 VthrComp = 87
[16:16:42.558] <TB0>     INFO: ROC 6 VthrComp = 88
[16:16:42.559] <TB0>     INFO: ROC 7 VthrComp = 101
[16:16:42.559] <TB0>     INFO: ROC 8 VthrComp = 87
[16:16:42.559] <TB0>     INFO: ROC 9 VthrComp = 87
[16:16:42.559] <TB0>     INFO: ROC 10 VthrComp = 94
[16:16:42.559] <TB0>     INFO: ROC 11 VthrComp = 90
[16:16:42.560] <TB0>     INFO: ROC 12 VthrComp = 95
[16:16:42.560] <TB0>     INFO: ROC 13 VthrComp = 102
[16:16:42.560] <TB0>     INFO: ROC 14 VthrComp = 98
[16:16:42.560] <TB0>     INFO: ROC 15 VthrComp = 93
[16:16:42.560] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:16:42.560] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:16:42.572] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:16:42.572] <TB0>     INFO:     run 1 of 1
[16:16:42.572] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:16:42.916] <TB0>     INFO: Expecting 5025280 events.
[16:17:18.478] <TB0>     INFO: 885952 events read in total (34847ms).
[16:17:53.654] <TB0>     INFO: 1770880 events read in total (70023ms).
[16:18:29.024] <TB0>     INFO: 2655904 events read in total (105393ms).
[16:19:03.782] <TB0>     INFO: 3531856 events read in total (140151ms).
[16:19:38.548] <TB0>     INFO: 4404016 events read in total (174917ms).
[16:20:04.602] <TB0>     INFO: 5025280 events read in total (200971ms).
[16:20:04.671] <TB0>     INFO: Test took 202099ms.
[16:20:04.847] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:05.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:20:06.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:20:08.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:20:09.994] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:20:11.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:20:13.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:20:14.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:20:16.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:20:18.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:20:19.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:20:21.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:20:22.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:20:24.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:20:25.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:20:27.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:20:29.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:20:30.866] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311820288
[16:20:30.869] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.2484 for pixel 10/5 mean/min/max = 45.7632/33.1244/58.4021
[16:20:30.869] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.9186 for pixel 32/1 mean/min/max = 46.16/32.3913/59.9286
[16:20:30.870] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 63.7779 for pixel 0/9 mean/min/max = 47.8657/31.836/63.8955
[16:20:30.870] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.9914 for pixel 20/0 mean/min/max = 44.8966/31.7862/58.007
[16:20:30.870] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 62.1727 for pixel 0/30 mean/min/max = 47.7598/33.3075/62.212
[16:20:30.871] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.4493 for pixel 0/4 mean/min/max = 45.7513/32.9266/58.576
[16:20:30.871] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.6083 for pixel 26/75 mean/min/max = 47.4205/33.9745/60.8664
[16:20:30.871] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.2933 for pixel 25/4 mean/min/max = 45.1402/31.9323/58.3482
[16:20:30.872] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.7949 for pixel 0/44 mean/min/max = 46.083/31.3522/60.8137
[16:20:30.872] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.5675 for pixel 21/9 mean/min/max = 43.4487/31.4873/55.41
[16:20:30.872] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.018 for pixel 2/3 mean/min/max = 45.8194/32.5169/59.1219
[16:20:30.872] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.8761 for pixel 9/4 mean/min/max = 45.3582/34.7337/55.9828
[16:20:30.873] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.2783 for pixel 10/79 mean/min/max = 44.3262/32.2673/56.3851
[16:20:30.873] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.9999 for pixel 25/3 mean/min/max = 46.8901/32.7751/61.0051
[16:20:30.874] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.1617 for pixel 20/2 mean/min/max = 44.0733/31.7442/56.4024
[16:20:30.874] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.5143 for pixel 51/14 mean/min/max = 46.295/34.0297/58.5602
[16:20:30.874] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:31.006] <TB0>     INFO: Expecting 411648 events.
[16:20:38.668] <TB0>     INFO: 411648 events read in total (6942ms).
[16:20:38.674] <TB0>     INFO: Expecting 411648 events.
[16:20:46.317] <TB0>     INFO: 411648 events read in total (6973ms).
[16:20:46.325] <TB0>     INFO: Expecting 411648 events.
[16:20:53.932] <TB0>     INFO: 411648 events read in total (6943ms).
[16:20:53.942] <TB0>     INFO: Expecting 411648 events.
[16:21:01.533] <TB0>     INFO: 411648 events read in total (6926ms).
[16:21:01.546] <TB0>     INFO: Expecting 411648 events.
[16:21:09.144] <TB0>     INFO: 411648 events read in total (6944ms).
[16:21:09.160] <TB0>     INFO: Expecting 411648 events.
[16:21:16.483] <TB0>     INFO: 411648 events read in total (6664ms).
[16:21:16.500] <TB0>     INFO: Expecting 411648 events.
[16:21:23.855] <TB0>     INFO: 411648 events read in total (6694ms).
[16:21:23.875] <TB0>     INFO: Expecting 411648 events.
[16:21:31.299] <TB0>     INFO: 411648 events read in total (6768ms).
[16:21:31.321] <TB0>     INFO: Expecting 411648 events.
[16:21:38.907] <TB0>     INFO: 411648 events read in total (6941ms).
[16:21:38.932] <TB0>     INFO: Expecting 411648 events.
[16:21:46.481] <TB0>     INFO: 411648 events read in total (6901ms).
[16:21:46.508] <TB0>     INFO: Expecting 411648 events.
[16:21:54.107] <TB0>     INFO: 411648 events read in total (6953ms).
[16:21:54.136] <TB0>     INFO: Expecting 411648 events.
[16:22:01.652] <TB0>     INFO: 411648 events read in total (6874ms).
[16:22:01.684] <TB0>     INFO: Expecting 411648 events.
[16:22:09.110] <TB0>     INFO: 411648 events read in total (6791ms).
[16:22:09.143] <TB0>     INFO: Expecting 411648 events.
[16:22:16.653] <TB0>     INFO: 411648 events read in total (6863ms).
[16:22:16.692] <TB0>     INFO: Expecting 411648 events.
[16:22:24.171] <TB0>     INFO: 411648 events read in total (6843ms).
[16:22:24.210] <TB0>     INFO: Expecting 411648 events.
[16:22:31.617] <TB0>     INFO: 411648 events read in total (6773ms).
[16:22:31.656] <TB0>     INFO: Test took 120782ms.
[16:22:32.145] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4329 < 35 for itrim = 99; old thr = 34.441 ... break
[16:22:32.179] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1055 < 35 for itrim = 101; old thr = 33.9952 ... break
[16:22:32.204] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0973 < 35 for itrim = 115; old thr = 34.8989 ... break
[16:22:32.243] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3986 < 35 for itrim+1 = 104; old thr = 34.7441 ... break
[16:22:32.275] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7987 < 35 for itrim+1 = 110; old thr = 34.306 ... break
[16:22:32.303] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.437 < 35 for itrim+1 = 89; old thr = 34.6266 ... break
[16:22:32.331] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2585 < 35 for itrim = 101; old thr = 33.959 ... break
[16:22:32.370] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.488 < 35 for itrim+1 = 105; old thr = 34.9954 ... break
[16:22:32.397] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2934 < 35 for itrim+1 = 103; old thr = 34.8714 ... break
[16:22:32.429] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3004 < 35 for itrim = 94; old thr = 34.1215 ... break
[16:22:32.464] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1445 < 35 for itrim = 104; old thr = 34.7063 ... break
[16:22:32.504] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0894 < 35 for itrim = 104; old thr = 34.5851 ... break
[16:22:32.530] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0679 < 35 for itrim = 87; old thr = 33.6965 ... break
[16:22:32.563] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0627 < 35 for itrim = 109; old thr = 34.5808 ... break
[16:22:32.598] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1233 < 35 for itrim = 95; old thr = 34.4869 ... break
[16:22:32.619] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4354 < 35 for itrim = 84; old thr = 33.1111 ... break
[16:22:32.695] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:22:32.704] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:22:32.704] <TB0>     INFO:     run 1 of 1
[16:22:32.704] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:22:33.047] <TB0>     INFO: Expecting 5025280 events.
[16:23:08.333] <TB0>     INFO: 869288 events read in total (34571ms).
[16:23:42.268] <TB0>     INFO: 1737808 events read in total (68506ms).
[16:24:17.059] <TB0>     INFO: 2606864 events read in total (103298ms).
[16:24:54.385] <TB0>     INFO: 3466400 events read in total (140623ms).
[16:25:29.065] <TB0>     INFO: 4322000 events read in total (175304ms).
[16:25:57.500] <TB0>     INFO: 5025280 events read in total (203738ms).
[16:25:57.580] <TB0>     INFO: Test took 204876ms.
[16:25:57.760] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:58.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:25:59.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:26:01.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:26:02.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:26:04.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:26:06.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:26:07.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:26:09.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:26:11.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:26:12.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:26:14.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:26:15.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:26:17.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:26:18.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:26:20.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:26:22.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:26:23.655] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283328512
[16:26:23.658] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.945507 .. 53.061966
[16:26:23.735] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 63 (-1/-1) hits flags = 528 (plus default)
[16:26:23.745] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:26:23.745] <TB0>     INFO:     run 1 of 1
[16:26:23.745] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:26:24.094] <TB0>     INFO: Expecting 2129920 events.
[16:27:04.282] <TB0>     INFO: 1132184 events read in total (39470ms).
[16:27:39.382] <TB0>     INFO: 2129920 events read in total (74570ms).
[16:27:39.407] <TB0>     INFO: Test took 75662ms.
[16:27:39.453] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:27:39.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:27:40.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:27:41.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:27:42.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:27:43.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:27:44.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:27:45.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:27:46.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:27:47.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:27:48.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:27:49.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:27:50.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:27:51.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:27:52.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:27:53.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:27:55.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:27:56.077] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223031296
[16:27:56.171] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.939783 .. 47.260139
[16:27:56.245] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 57 (-1/-1) hits flags = 528 (plus default)
[16:27:56.255] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:27:56.255] <TB0>     INFO:     run 1 of 1
[16:27:56.255] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:27:56.601] <TB0>     INFO: Expecting 1797120 events.
[16:28:36.715] <TB0>     INFO: 1150648 events read in total (39399ms).
[16:28:59.605] <TB0>     INFO: 1797120 events read in total (62289ms).
[16:28:59.624] <TB0>     INFO: Test took 63369ms.
[16:28:59.662] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:59.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:29:00.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:29:01.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:29:02.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:29:03.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:29:04.798] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:29:05.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:29:06.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:29:07.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:29:08.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:29:09.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:29:10.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:29:11.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:29:12.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:29:13.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:29:14.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:29:15.923] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 217354240
[16:29:16.007] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.294346 .. 43.734335
[16:29:16.086] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 53 (-1/-1) hits flags = 528 (plus default)
[16:29:16.096] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:29:16.096] <TB0>     INFO:     run 1 of 1
[16:29:16.096] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:29:16.439] <TB0>     INFO: Expecting 1464320 events.
[16:29:56.596] <TB0>     INFO: 1149168 events read in total (39442ms).
[16:30:07.966] <TB0>     INFO: 1464320 events read in total (50812ms).
[16:30:07.979] <TB0>     INFO: Test took 51883ms.
[16:30:08.010] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:08.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:30:09.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:30:09.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:30:10.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:30:11.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:30:12.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:30:13.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:30:14.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:30:15.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:30:16.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:30:17.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:30:18.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:30:19.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:30:20.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:30:21.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:30:22.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:30:23.286] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 217616384
[16:30:23.368] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.860244 .. 43.734335
[16:30:23.444] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 53 (-1/-1) hits flags = 528 (plus default)
[16:30:23.454] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:30:23.454] <TB0>     INFO:     run 1 of 1
[16:30:23.454] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:30:23.797] <TB0>     INFO: Expecting 1431040 events.
[16:31:04.409] <TB0>     INFO: 1142032 events read in total (39897ms).
[16:31:14.751] <TB0>     INFO: 1431040 events read in total (50239ms).
[16:31:14.762] <TB0>     INFO: Test took 51308ms.
[16:31:14.792] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:14.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:31:15.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:31:16.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:31:17.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:31:18.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:31:19.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:31:20.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:31:21.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:31:22.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:31:23.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:31:24.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:31:25.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:31:26.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:31:27.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:31:28.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:31:28.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:31:29.932] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237346816
[16:31:30.017] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:31:30.017] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:31:30.027] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:31:30.027] <TB0>     INFO:     run 1 of 1
[16:31:30.027] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:31:30.376] <TB0>     INFO: Expecting 1364480 events.
[16:32:09.860] <TB0>     INFO: 1075904 events read in total (38770ms).
[16:32:20.638] <TB0>     INFO: 1364480 events read in total (49548ms).
[16:32:20.650] <TB0>     INFO: Test took 50623ms.
[16:32:20.683] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:32:20.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:32:21.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:32:22.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:32:23.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:32:24.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:32:25.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:32:26.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:32:27.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:32:28.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:32:29.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:32:30.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:32:31.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:32:32.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:32:33.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:32:34.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:32:35.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:32:36.741] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 225734656
[16:32:36.775] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C0.dat
[16:32:36.775] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C1.dat
[16:32:36.775] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C2.dat
[16:32:36.775] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C3.dat
[16:32:36.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C4.dat
[16:32:36.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C5.dat
[16:32:36.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C6.dat
[16:32:36.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C7.dat
[16:32:36.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C8.dat
[16:32:36.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C9.dat
[16:32:36.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C10.dat
[16:32:36.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C11.dat
[16:32:36.777] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C12.dat
[16:32:36.777] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C13.dat
[16:32:36.777] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C14.dat
[16:32:36.777] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C15.dat
[16:32:36.777] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C0.dat
[16:32:36.786] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C1.dat
[16:32:36.794] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C2.dat
[16:32:36.801] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C3.dat
[16:32:36.808] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C4.dat
[16:32:36.815] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C5.dat
[16:32:36.822] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C6.dat
[16:32:36.829] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C7.dat
[16:32:36.836] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C8.dat
[16:32:36.843] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C9.dat
[16:32:36.850] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C10.dat
[16:32:36.857] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C11.dat
[16:32:36.864] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C12.dat
[16:32:36.871] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C13.dat
[16:32:36.878] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C14.dat
[16:32:36.885] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C15.dat
[16:32:36.892] <TB0>     INFO: PixTestTrim::trimTest() done
[16:32:36.892] <TB0>     INFO: vtrim:      99 101 115 104 110  89 101 105 103  94 104 104  87 109  95  84 
[16:32:36.892] <TB0>     INFO: vthrcomp:   90  81  97 102  90  87  88 101  87  87  94  90  95 102  98  93 
[16:32:36.892] <TB0>     INFO: vcal mean:  34.95  34.99  34.95  34.95  35.01  35.01  34.99  34.94  34.97  34.94  34.99  34.97  34.97  34.96  34.97  34.99 
[16:32:36.892] <TB0>     INFO: vcal RMS:    0.83   0.84   0.90   0.84   0.85   0.81   0.86   0.86   0.91   0.85   0.85   0.78   0.82   0.90   0.83   0.86 
[16:32:36.892] <TB0>     INFO: bits mean:   9.29   9.40   8.99   9.50   8.50   9.15   8.40   9.69   9.33  10.31   9.35   9.25   9.86   9.43  10.15   8.76 
[16:32:36.892] <TB0>     INFO: bits RMS:    2.63   2.65   2.73   2.81   2.76   2.75   2.77   2.68   2.79   2.53   2.68   2.47   2.59   2.56   2.51   2.68 
[16:32:36.904] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:36.904] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:32:36.904] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:36.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:32:36.907] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:32:36.916] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:32:36.916] <TB0>     INFO:     run 1 of 1
[16:32:36.916] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:32:37.259] <TB0>     INFO: Expecting 4160000 events.
[16:33:24.101] <TB0>     INFO: 1165730 events read in total (46127ms).
[16:34:10.758] <TB0>     INFO: 2320905 events read in total (92784ms).
[16:34:56.741] <TB0>     INFO: 3461910 events read in total (138768ms).
[16:35:24.884] <TB0>     INFO: 4160000 events read in total (166910ms).
[16:35:24.952] <TB0>     INFO: Test took 168037ms.
[16:35:25.080] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:35:25.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:35:27.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:35:29.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:35:31.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:35:32.935] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:35:34.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:35:36.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:35:38.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:35:40.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:35:42.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:35:44.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:35:46.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:35:48.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:35:50.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:35:52.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:35:54.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:35:55.944] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305389568
[16:35:55.945] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:35:56.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:35:56.019] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[16:35:56.029] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:35:56.029] <TB0>     INFO:     run 1 of 1
[16:35:56.029] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:35:56.374] <TB0>     INFO: Expecting 3536000 events.
[16:36:44.599] <TB0>     INFO: 1218685 events read in total (47510ms).
[16:37:31.714] <TB0>     INFO: 2419840 events read in total (94625ms).
[16:38:16.342] <TB0>     INFO: 3536000 events read in total (139254ms).
[16:38:16.396] <TB0>     INFO: Test took 140368ms.
[16:38:16.495] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:38:16.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:38:18.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:38:20.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:38:22.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:38:23.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:38:25.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:38:27.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:38:29.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:38:31.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:38:32.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:38:34.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:38:36.494] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:38:38.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:38:40.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:38:41.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:38:43.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:38:45.412] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268894208
[16:38:45.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:38:45.487] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:38:45.487] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[16:38:45.497] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:38:45.497] <TB0>     INFO:     run 1 of 1
[16:38:45.497] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:38:45.839] <TB0>     INFO: Expecting 3224000 events.
[16:39:36.471] <TB0>     INFO: 1293655 events read in total (49917ms).
[16:40:25.852] <TB0>     INFO: 2561585 events read in total (99298ms).
[16:40:50.706] <TB0>     INFO: 3224000 events read in total (124153ms).
[16:40:50.753] <TB0>     INFO: Test took 125257ms.
[16:40:50.831] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:50.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:40:52.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:40:54.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:40:55.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:40:57.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:40:59.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:41:00.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:41:02.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:41:03.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:41:05.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:41:07.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:41:08.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:41:10.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:41:12.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:41:13.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:41:15.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:41:16.952] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251834368
[16:41:16.953] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:41:17.028] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:41:17.028] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[16:41:17.038] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:41:17.038] <TB0>     INFO:     run 1 of 1
[16:41:17.039] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:41:17.384] <TB0>     INFO: Expecting 3224000 events.
[16:42:08.057] <TB0>     INFO: 1293015 events read in total (49959ms).
[16:42:57.032] <TB0>     INFO: 2560440 events read in total (98934ms).
[16:43:23.251] <TB0>     INFO: 3224000 events read in total (125154ms).
[16:43:23.297] <TB0>     INFO: Test took 126259ms.
[16:43:23.384] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:43:23.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:43:25.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:43:27.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:43:29.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:43:30.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:43:32.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:43:34.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:43:36.213] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:43:38.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:43:39.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:43:41.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:43:43.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:43:45.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:43:46.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:43:48.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:43:50.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:43:51.752] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323891200
[16:43:51.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:43:51.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:43:51.827] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[16:43:51.837] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:43:51.837] <TB0>     INFO:     run 1 of 1
[16:43:51.837] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:43:52.180] <TB0>     INFO: Expecting 3224000 events.
[16:44:42.632] <TB0>     INFO: 1292310 events read in total (49737ms).
[16:45:31.554] <TB0>     INFO: 2559090 events read in total (98659ms).
[16:45:57.555] <TB0>     INFO: 3224000 events read in total (124661ms).
[16:45:57.590] <TB0>     INFO: Test took 125754ms.
[16:45:57.660] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:57.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:45:59.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:46:01.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:46:02.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:46:04.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:46:05.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:46:07.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:46:09.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:46:10.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:46:12.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:46:14.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:46:15.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:46:17.260] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:46:18.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:46:20.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:46:22.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:46:23.697] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302358528
[16:46:23.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.91508, thr difference RMS: 1.52622
[16:46:23.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.12216, thr difference RMS: 1.34988
[16:46:23.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.0796, thr difference RMS: 1.30859
[16:46:23.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.54148, thr difference RMS: 1.53792
[16:46:23.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.49794, thr difference RMS: 1.54225
[16:46:23.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.13574, thr difference RMS: 1.53955
[16:46:23.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.6037, thr difference RMS: 1.65009
[16:46:23.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.274, thr difference RMS: 1.20374
[16:46:23.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.78358, thr difference RMS: 1.56542
[16:46:23.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.75976, thr difference RMS: 1.48527
[16:46:23.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.96793, thr difference RMS: 1.66116
[16:46:23.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.45343, thr difference RMS: 1.54462
[16:46:23.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.3152, thr difference RMS: 1.62893
[16:46:23.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.5801, thr difference RMS: 1.25458
[16:46:23.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.85047, thr difference RMS: 1.59091
[16:46:23.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.7392, thr difference RMS: 1.53709
[16:46:23.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.87737, thr difference RMS: 1.5149
[16:46:23.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.09968, thr difference RMS: 1.34249
[16:46:23.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.95903, thr difference RMS: 1.33544
[16:46:23.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.49649, thr difference RMS: 1.55446
[16:46:23.702] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.49712, thr difference RMS: 1.54697
[16:46:23.702] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.15297, thr difference RMS: 1.57498
[16:46:23.702] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.4842, thr difference RMS: 1.66032
[16:46:23.702] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.2814, thr difference RMS: 1.20833
[16:46:23.702] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.68734, thr difference RMS: 1.57202
[16:46:23.703] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.68799, thr difference RMS: 1.49085
[16:46:23.703] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.93307, thr difference RMS: 1.65147
[16:46:23.703] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.38521, thr difference RMS: 1.53669
[16:46:23.703] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.35126, thr difference RMS: 1.60279
[16:46:23.703] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 11.6395, thr difference RMS: 1.25358
[16:46:23.703] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.85802, thr difference RMS: 1.59626
[16:46:23.704] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.732, thr difference RMS: 1.50718
[16:46:23.704] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.92615, thr difference RMS: 1.52126
[16:46:23.704] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.13799, thr difference RMS: 1.33686
[16:46:23.704] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.99819, thr difference RMS: 1.33233
[16:46:23.704] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.42248, thr difference RMS: 1.53341
[16:46:23.705] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.56738, thr difference RMS: 1.55221
[16:46:23.705] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.20562, thr difference RMS: 1.60869
[16:46:23.705] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.53431, thr difference RMS: 1.63166
[16:46:23.705] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.39, thr difference RMS: 1.20611
[16:46:23.705] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.63706, thr difference RMS: 1.57838
[16:46:23.705] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.71427, thr difference RMS: 1.49902
[16:46:23.706] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.91542, thr difference RMS: 1.63614
[16:46:23.706] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.41964, thr difference RMS: 1.54181
[16:46:23.706] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.49005, thr difference RMS: 1.60495
[16:46:23.706] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.8166, thr difference RMS: 1.25732
[16:46:23.706] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.9385, thr difference RMS: 1.57939
[16:46:23.707] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.8904, thr difference RMS: 1.53192
[16:46:23.707] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.9656, thr difference RMS: 1.52115
[16:46:23.707] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.16512, thr difference RMS: 1.33234
[16:46:23.707] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.99907, thr difference RMS: 1.34478
[16:46:23.707] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.43686, thr difference RMS: 1.52904
[16:46:23.707] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.52906, thr difference RMS: 1.53656
[16:46:23.708] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.10007, thr difference RMS: 1.61019
[16:46:23.708] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.52789, thr difference RMS: 1.6455
[16:46:23.708] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.47, thr difference RMS: 1.20898
[16:46:23.708] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.66956, thr difference RMS: 1.60057
[16:46:23.708] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.82829, thr difference RMS: 1.48139
[16:46:23.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.86602, thr difference RMS: 1.6377
[16:46:23.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.34249, thr difference RMS: 1.53639
[16:46:23.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.66868, thr difference RMS: 1.60334
[16:46:23.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.9899, thr difference RMS: 1.22479
[16:46:23.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.0549, thr difference RMS: 1.58943
[16:46:23.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.999, thr difference RMS: 1.51724
[16:46:23.816] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[16:46:23.819] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1960 seconds
[16:46:23.819] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:46:24.531] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:46:24.532] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:46:24.534] <TB0>     INFO: ######################################################################
[16:46:24.535] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[16:46:24.535] <TB0>     INFO: ######################################################################
[16:46:24.535] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:24.535] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:46:24.535] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:24.535] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:46:24.545] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:46:24.545] <TB0>     INFO:     run 1 of 1
[16:46:24.545] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:46:24.887] <TB0>     INFO: Expecting 59072000 events.
[16:46:52.946] <TB0>     INFO: 1073000 events read in total (27343ms).
[16:47:20.972] <TB0>     INFO: 2141400 events read in total (55369ms).
[16:47:49.932] <TB0>     INFO: 3210000 events read in total (84329ms).
[16:48:17.786] <TB0>     INFO: 4282000 events read in total (112184ms).
[16:48:45.841] <TB0>     INFO: 5350400 events read in total (140238ms).
[16:49:13.234] <TB0>     INFO: 6419800 events read in total (167631ms).
[16:49:41.817] <TB0>     INFO: 7491800 events read in total (196214ms).
[16:50:10.098] <TB0>     INFO: 8560200 events read in total (224495ms).
[16:50:38.385] <TB0>     INFO: 9630000 events read in total (252782ms).
[16:51:06.800] <TB0>     INFO: 10701400 events read in total (281197ms).
[16:51:35.062] <TB0>     INFO: 11770000 events read in total (309460ms).
[16:52:05.760] <TB0>     INFO: 12840800 events read in total (340157ms).
[16:52:33.544] <TB0>     INFO: 13911400 events read in total (367941ms).
[16:53:01.871] <TB0>     INFO: 14980000 events read in total (396268ms).
[16:53:30.054] <TB0>     INFO: 16051200 events read in total (424451ms).
[16:53:58.368] <TB0>     INFO: 17120600 events read in total (452765ms).
[16:54:26.653] <TB0>     INFO: 18189000 events read in total (481050ms).
[16:54:53.653] <TB0>     INFO: 19259400 events read in total (508050ms).
[16:55:22.037] <TB0>     INFO: 20329600 events read in total (536434ms).
[16:55:50.176] <TB0>     INFO: 21398400 events read in total (564573ms).
[16:56:18.227] <TB0>     INFO: 22470800 events read in total (592624ms).
[16:56:46.334] <TB0>     INFO: 23539800 events read in total (620731ms).
[16:57:14.453] <TB0>     INFO: 24608600 events read in total (648850ms).
[16:57:42.729] <TB0>     INFO: 25681200 events read in total (677126ms).
[16:58:11.054] <TB0>     INFO: 26750000 events read in total (705451ms).
[16:58:39.156] <TB0>     INFO: 27819600 events read in total (733553ms).
[16:59:07.600] <TB0>     INFO: 28891200 events read in total (761997ms).
[16:59:35.849] <TB0>     INFO: 29959600 events read in total (790246ms).
[17:00:03.843] <TB0>     INFO: 31029200 events read in total (818240ms).
[17:00:32.194] <TB0>     INFO: 32100600 events read in total (846591ms).
[17:01:00.227] <TB0>     INFO: 33169000 events read in total (874624ms).
[17:01:28.262] <TB0>     INFO: 34239400 events read in total (902659ms).
[17:01:56.600] <TB0>     INFO: 35310000 events read in total (930997ms).
[17:02:24.663] <TB0>     INFO: 36378400 events read in total (959060ms).
[17:02:52.850] <TB0>     INFO: 37448600 events read in total (987247ms).
[17:03:21.279] <TB0>     INFO: 38519200 events read in total (1015676ms).
[17:03:49.296] <TB0>     INFO: 39587600 events read in total (1043693ms).
[17:04:17.425] <TB0>     INFO: 40657200 events read in total (1071822ms).
[17:04:45.836] <TB0>     INFO: 41728200 events read in total (1100233ms).
[17:05:13.723] <TB0>     INFO: 42796400 events read in total (1128120ms).
[17:05:42.037] <TB0>     INFO: 43865600 events read in total (1156434ms).
[17:06:10.339] <TB0>     INFO: 44937000 events read in total (1184736ms).
[17:06:38.736] <TB0>     INFO: 46005200 events read in total (1213133ms).
[17:07:07.007] <TB0>     INFO: 47074200 events read in total (1241404ms).
[17:07:35.349] <TB0>     INFO: 48144800 events read in total (1269746ms).
[17:08:03.735] <TB0>     INFO: 49213400 events read in total (1298132ms).
[17:08:31.768] <TB0>     INFO: 50281000 events read in total (1326165ms).
[17:08:59.846] <TB0>     INFO: 51351400 events read in total (1354243ms).
[17:09:28.032] <TB0>     INFO: 52421600 events read in total (1382429ms).
[17:09:56.295] <TB0>     INFO: 53489600 events read in total (1410692ms).
[17:10:24.345] <TB0>     INFO: 54558400 events read in total (1438742ms).
[17:10:52.585] <TB0>     INFO: 55629000 events read in total (1466982ms).
[17:11:20.565] <TB0>     INFO: 56697000 events read in total (1494962ms).
[17:11:48.688] <TB0>     INFO: 57765400 events read in total (1523085ms).
[17:12:16.847] <TB0>     INFO: 58837800 events read in total (1551244ms).
[17:12:23.336] <TB0>     INFO: 59072000 events read in total (1557733ms).
[17:12:23.355] <TB0>     INFO: Test took 1558811ms.
[17:12:23.416] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:12:23.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:12:23.545] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:24.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:12:24.718] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:25.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:12:25.883] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:27.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:12:27.051] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:28.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:12:28.204] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:29.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:12:29.358] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:30.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:12:30.511] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:31.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:12:31.685] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:32.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:12:32.858] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:34.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:12:34.029] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:35.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:12:35.203] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:36.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:12:36.378] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:37.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:12:37.543] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:38.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:12:38.720] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:39.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:12:39.888] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:41.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:12:41.055] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:12:42.226] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 455368704
[17:12:42.255] <TB0>     INFO: PixTestScurves::scurves() done 
[17:12:42.255] <TB0>     INFO: Vcal mean:  35.10  35.12  35.08  35.11  35.11  35.09  35.10  35.08  35.07  35.03  35.05  35.09  35.06  35.18  35.09  35.12 
[17:12:42.255] <TB0>     INFO: Vcal RMS:    0.69   0.70   0.77   0.72   0.71   0.67   0.73   0.72   0.80   0.74   0.72   0.65   0.69   0.78   0.70   0.78 
[17:12:42.255] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:12:42.332] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:12:42.332] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:12:42.332] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:12:42.332] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:12:42.332] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:12:42.333] <TB0>     INFO: ######################################################################
[17:12:42.333] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:12:42.333] <TB0>     INFO: ######################################################################
[17:12:42.336] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:12:42.677] <TB0>     INFO: Expecting 41600 events.
[17:12:46.743] <TB0>     INFO: 41600 events read in total (3346ms).
[17:12:46.744] <TB0>     INFO: Test took 4408ms.
[17:12:46.752] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:12:46.752] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[17:12:46.752] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:12:46.758] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 3, 36] has eff 1/10
[17:12:46.758] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 3, 36]
[17:12:46.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[17:12:46.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:12:46.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:12:46.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:12:47.098] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:12:47.444] <TB0>     INFO: Expecting 41600 events.
[17:12:51.603] <TB0>     INFO: 41600 events read in total (3444ms).
[17:12:51.604] <TB0>     INFO: Test took 4506ms.
[17:12:51.611] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:12:51.611] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:12:51.611] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:12:51.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.608
[17:12:51.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[17:12:51.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.627
[17:12:51.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[17:12:51.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.569
[17:12:51.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[17:12:51.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.026
[17:12:51.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.466
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 178
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.911
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 168
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.646
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 165
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.413
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 182
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.86
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.399
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.755
[17:12:51.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.624
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 186
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.223
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 187
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.112
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.171
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.15
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:12:51.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:12:51.703] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:12:52.045] <TB0>     INFO: Expecting 41600 events.
[17:12:56.186] <TB0>     INFO: 41600 events read in total (3426ms).
[17:12:56.187] <TB0>     INFO: Test took 4484ms.
[17:12:56.195] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:12:56.195] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:12:56.195] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:12:56.199] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:12:56.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 59minph_roc = 5
[17:12:56.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.078
[17:12:56.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 80
[17:12:56.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8121
[17:12:56.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,12] phvalue 81
[17:12:56.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0805
[17:12:56.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 82
[17:12:56.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3802
[17:12:56.200] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 71
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0517
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,6] phvalue 71
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.1033
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,6] phvalue 64
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.4116
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 62
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.17
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 78
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0917
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 66
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2087
[17:12:56.201] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 81
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.7125
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,30] phvalue 88
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.509
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 83
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8117
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 78
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3882
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 75
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.188
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,61] phvalue 74
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.3212
[17:12:56.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[17:12:56.204] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 0 0
[17:12:56.604] <TB0>     INFO: Expecting 2560 events.
[17:12:57.562] <TB0>     INFO: 2560 events read in total (243ms).
[17:12:57.562] <TB0>     INFO: Test took 1358ms.
[17:12:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:12:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 12, 1 1
[17:12:58.073] <TB0>     INFO: Expecting 2560 events.
[17:12:59.031] <TB0>     INFO: 2560 events read in total (243ms).
[17:12:59.031] <TB0>     INFO: Test took 1468ms.
[17:12:59.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:12:59.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 2 2
[17:12:59.540] <TB0>     INFO: Expecting 2560 events.
[17:13:00.499] <TB0>     INFO: 2560 events read in total (244ms).
[17:13:00.499] <TB0>     INFO: Test took 1467ms.
[17:13:00.499] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:00.500] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 3 3
[17:13:01.007] <TB0>     INFO: Expecting 2560 events.
[17:13:01.964] <TB0>     INFO: 2560 events read in total (242ms).
[17:13:01.964] <TB0>     INFO: Test took 1464ms.
[17:13:01.965] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:01.965] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 6, 4 4
[17:13:02.472] <TB0>     INFO: Expecting 2560 events.
[17:13:03.431] <TB0>     INFO: 2560 events read in total (244ms).
[17:13:03.431] <TB0>     INFO: Test took 1466ms.
[17:13:03.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:03.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 6, 5 5
[17:13:03.939] <TB0>     INFO: Expecting 2560 events.
[17:13:04.897] <TB0>     INFO: 2560 events read in total (243ms).
[17:13:04.897] <TB0>     INFO: Test took 1466ms.
[17:13:04.898] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:04.898] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 6 6
[17:13:05.405] <TB0>     INFO: Expecting 2560 events.
[17:13:06.364] <TB0>     INFO: 2560 events read in total (244ms).
[17:13:06.364] <TB0>     INFO: Test took 1466ms.
[17:13:06.364] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:06.364] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 7 7
[17:13:06.871] <TB0>     INFO: Expecting 2560 events.
[17:13:07.829] <TB0>     INFO: 2560 events read in total (243ms).
[17:13:07.830] <TB0>     INFO: Test took 1466ms.
[17:13:07.830] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:07.830] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[17:13:08.337] <TB0>     INFO: Expecting 2560 events.
[17:13:09.293] <TB0>     INFO: 2560 events read in total (241ms).
[17:13:09.294] <TB0>     INFO: Test took 1464ms.
[17:13:09.294] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:09.294] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 9 9
[17:13:09.801] <TB0>     INFO: Expecting 2560 events.
[17:13:10.768] <TB0>     INFO: 2560 events read in total (252ms).
[17:13:10.768] <TB0>     INFO: Test took 1474ms.
[17:13:10.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:10.769] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 30, 10 10
[17:13:11.276] <TB0>     INFO: Expecting 2560 events.
[17:13:12.234] <TB0>     INFO: 2560 events read in total (244ms).
[17:13:12.234] <TB0>     INFO: Test took 1465ms.
[17:13:12.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:12.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 11 11
[17:13:12.742] <TB0>     INFO: Expecting 2560 events.
[17:13:13.700] <TB0>     INFO: 2560 events read in total (243ms).
[17:13:13.701] <TB0>     INFO: Test took 1466ms.
[17:13:13.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:13.701] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 12 12
[17:13:14.209] <TB0>     INFO: Expecting 2560 events.
[17:13:15.168] <TB0>     INFO: 2560 events read in total (244ms).
[17:13:15.169] <TB0>     INFO: Test took 1468ms.
[17:13:15.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:15.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 13 13
[17:13:15.678] <TB0>     INFO: Expecting 2560 events.
[17:13:16.635] <TB0>     INFO: 2560 events read in total (243ms).
[17:13:16.636] <TB0>     INFO: Test took 1467ms.
[17:13:16.636] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:16.636] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 61, 14 14
[17:13:17.143] <TB0>     INFO: Expecting 2560 events.
[17:13:18.101] <TB0>     INFO: 2560 events read in total (243ms).
[17:13:18.101] <TB0>     INFO: Test took 1465ms.
[17:13:18.101] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:18.101] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[17:13:18.608] <TB0>     INFO: Expecting 2560 events.
[17:13:19.566] <TB0>     INFO: 2560 events read in total (243ms).
[17:13:19.567] <TB0>     INFO: Test took 1466ms.
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC11
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[17:13:19.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[17:13:19.569] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:13:20.076] <TB0>     INFO: Expecting 655360 events.
[17:13:31.811] <TB0>     INFO: 655360 events read in total (11020ms).
[17:13:31.822] <TB0>     INFO: Expecting 655360 events.
[17:13:43.411] <TB0>     INFO: 655360 events read in total (11029ms).
[17:13:43.428] <TB0>     INFO: Expecting 655360 events.
[17:13:55.034] <TB0>     INFO: 655360 events read in total (11053ms).
[17:13:55.054] <TB0>     INFO: Expecting 655360 events.
[17:14:06.443] <TB0>     INFO: 655360 events read in total (10835ms).
[17:14:06.466] <TB0>     INFO: Expecting 655360 events.
[17:14:17.994] <TB0>     INFO: 655360 events read in total (10977ms).
[17:14:18.026] <TB0>     INFO: Expecting 655360 events.
[17:14:29.612] <TB0>     INFO: 655360 events read in total (11042ms).
[17:14:29.643] <TB0>     INFO: Expecting 655360 events.
[17:14:41.264] <TB0>     INFO: 655360 events read in total (11078ms).
[17:14:41.303] <TB0>     INFO: Expecting 655360 events.
[17:14:52.808] <TB0>     INFO: 655360 events read in total (10968ms).
[17:14:52.848] <TB0>     INFO: Expecting 655360 events.
[17:15:04.473] <TB0>     INFO: 655360 events read in total (11091ms).
[17:15:04.518] <TB0>     INFO: Expecting 655360 events.
[17:15:16.064] <TB0>     INFO: 655360 events read in total (11019ms).
[17:15:16.111] <TB0>     INFO: Expecting 655360 events.
[17:15:27.636] <TB0>     INFO: 655360 events read in total (10998ms).
[17:15:27.695] <TB0>     INFO: Expecting 655360 events.
[17:15:39.237] <TB0>     INFO: 655360 events read in total (11016ms).
[17:15:39.304] <TB0>     INFO: Expecting 655360 events.
[17:15:50.851] <TB0>     INFO: 655360 events read in total (11020ms).
[17:15:50.914] <TB0>     INFO: Expecting 655360 events.
[17:16:02.521] <TB0>     INFO: 655360 events read in total (11080ms).
[17:16:02.597] <TB0>     INFO: Expecting 655360 events.
[17:16:14.136] <TB0>     INFO: 655360 events read in total (11012ms).
[17:16:14.215] <TB0>     INFO: Expecting 655360 events.
[17:16:25.769] <TB0>     INFO: 655360 events read in total (11028ms).
[17:16:25.843] <TB0>     INFO: Test took 186274ms.
[17:16:25.937] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:16:26.244] <TB0>     INFO: Expecting 655360 events.
[17:16:37.917] <TB0>     INFO: 655360 events read in total (10958ms).
[17:16:37.927] <TB0>     INFO: Expecting 655360 events.
[17:16:49.474] <TB0>     INFO: 655360 events read in total (10990ms).
[17:16:49.489] <TB0>     INFO: Expecting 655360 events.
[17:17:01.187] <TB0>     INFO: 655360 events read in total (11141ms).
[17:17:01.208] <TB0>     INFO: Expecting 655360 events.
[17:17:12.686] <TB0>     INFO: 655360 events read in total (10938ms).
[17:17:12.709] <TB0>     INFO: Expecting 655360 events.
[17:17:24.265] <TB0>     INFO: 655360 events read in total (11009ms).
[17:17:24.293] <TB0>     INFO: Expecting 655360 events.
[17:17:35.807] <TB0>     INFO: 655360 events read in total (10970ms).
[17:17:35.843] <TB0>     INFO: Expecting 655360 events.
[17:17:47.325] <TB0>     INFO: 655360 events read in total (10948ms).
[17:17:47.363] <TB0>     INFO: Expecting 655360 events.
[17:17:58.850] <TB0>     INFO: 655360 events read in total (10947ms).
[17:17:58.890] <TB0>     INFO: Expecting 655360 events.
[17:18:10.412] <TB0>     INFO: 655360 events read in total (10986ms).
[17:18:10.457] <TB0>     INFO: Expecting 655360 events.
[17:18:22.056] <TB0>     INFO: 655360 events read in total (11070ms).
[17:18:22.104] <TB0>     INFO: Expecting 655360 events.
[17:18:33.673] <TB0>     INFO: 655360 events read in total (11042ms).
[17:18:33.725] <TB0>     INFO: Expecting 655360 events.
[17:18:45.211] <TB0>     INFO: 655360 events read in total (10959ms).
[17:18:45.269] <TB0>     INFO: Expecting 655360 events.
[17:18:56.860] <TB0>     INFO: 655360 events read in total (11064ms).
[17:18:56.927] <TB0>     INFO: Expecting 655360 events.
[17:19:08.446] <TB0>     INFO: 655360 events read in total (10993ms).
[17:19:08.511] <TB0>     INFO: Expecting 655360 events.
[17:19:20.106] <TB0>     INFO: 655360 events read in total (11069ms).
[17:19:20.177] <TB0>     INFO: Expecting 655360 events.
[17:19:31.711] <TB0>     INFO: 655360 events read in total (11007ms).
[17:19:31.786] <TB0>     INFO: Test took 185849ms.
[17:19:31.970] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:19:31.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:19:31.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:19:31.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:19:31.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:19:31.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:19:31.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:19:31.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:19:31.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:19:31.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:19:31.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:19:31.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:19:31.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:19:31.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:19:31.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:19:31.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:19:31.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:19:31.977] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:31.985] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:31.991] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:31.998] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.005] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.012] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.018] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.025] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.032] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:19:32.039] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:19:32.046] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:19:32.053] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:19:32.060] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:19:32.066] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[17:19:32.073] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[17:19:32.080] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.087] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.094] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.101] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.108] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.115] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.121] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.128] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:19:32.136] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:19:32.163] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C0.dat
[17:19:32.163] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C1.dat
[17:19:32.163] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C2.dat
[17:19:32.163] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C3.dat
[17:19:32.164] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C4.dat
[17:19:32.164] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C5.dat
[17:19:32.164] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C6.dat
[17:19:32.164] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C7.dat
[17:19:32.164] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C8.dat
[17:19:32.164] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C9.dat
[17:19:32.165] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C10.dat
[17:19:32.165] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C11.dat
[17:19:32.165] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C12.dat
[17:19:32.165] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C13.dat
[17:19:32.165] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C14.dat
[17:19:32.165] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C15.dat
[17:19:32.513] <TB0>     INFO: Expecting 41600 events.
[17:19:36.334] <TB0>     INFO: 41600 events read in total (3106ms).
[17:19:36.335] <TB0>     INFO: Test took 4166ms.
[17:19:36.988] <TB0>     INFO: Expecting 41600 events.
[17:19:40.811] <TB0>     INFO: 41600 events read in total (3108ms).
[17:19:40.812] <TB0>     INFO: Test took 4174ms.
[17:19:41.457] <TB0>     INFO: Expecting 41600 events.
[17:19:45.297] <TB0>     INFO: 41600 events read in total (3125ms).
[17:19:45.298] <TB0>     INFO: Test took 4190ms.
[17:19:45.600] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:19:45.732] <TB0>     INFO: Expecting 2560 events.
[17:19:46.690] <TB0>     INFO: 2560 events read in total (243ms).
[17:19:46.690] <TB0>     INFO: Test took 1090ms.
[17:19:46.692] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:19:47.198] <TB0>     INFO: Expecting 2560 events.
[17:19:48.156] <TB0>     INFO: 2560 events read in total (243ms).
[17:19:48.157] <TB0>     INFO: Test took 1465ms.
[17:19:48.159] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:19:48.665] <TB0>     INFO: Expecting 2560 events.
[17:19:49.623] <TB0>     INFO: 2560 events read in total (243ms).
[17:19:49.623] <TB0>     INFO: Test took 1464ms.
[17:19:49.626] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:19:50.131] <TB0>     INFO: Expecting 2560 events.
[17:19:51.088] <TB0>     INFO: 2560 events read in total (242ms).
[17:19:51.089] <TB0>     INFO: Test took 1464ms.
[17:19:51.091] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:19:51.597] <TB0>     INFO: Expecting 2560 events.
[17:19:52.553] <TB0>     INFO: 2560 events read in total (241ms).
[17:19:52.554] <TB0>     INFO: Test took 1464ms.
[17:19:52.555] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:19:53.063] <TB0>     INFO: Expecting 2560 events.
[17:19:54.021] <TB0>     INFO: 2560 events read in total (244ms).
[17:19:54.021] <TB0>     INFO: Test took 1466ms.
[17:19:54.023] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:19:54.529] <TB0>     INFO: Expecting 2560 events.
[17:19:55.488] <TB0>     INFO: 2560 events read in total (244ms).
[17:19:55.488] <TB0>     INFO: Test took 1465ms.
[17:19:55.490] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:19:55.996] <TB0>     INFO: Expecting 2560 events.
[17:19:56.954] <TB0>     INFO: 2560 events read in total (243ms).
[17:19:56.954] <TB0>     INFO: Test took 1464ms.
[17:19:56.956] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:19:57.463] <TB0>     INFO: Expecting 2560 events.
[17:19:58.421] <TB0>     INFO: 2560 events read in total (243ms).
[17:19:58.421] <TB0>     INFO: Test took 1465ms.
[17:19:58.424] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:19:58.929] <TB0>     INFO: Expecting 2560 events.
[17:19:59.887] <TB0>     INFO: 2560 events read in total (243ms).
[17:19:59.887] <TB0>     INFO: Test took 1463ms.
[17:19:59.889] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:00.395] <TB0>     INFO: Expecting 2560 events.
[17:20:01.352] <TB0>     INFO: 2560 events read in total (242ms).
[17:20:01.353] <TB0>     INFO: Test took 1464ms.
[17:20:01.355] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:01.861] <TB0>     INFO: Expecting 2560 events.
[17:20:02.819] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:02.819] <TB0>     INFO: Test took 1464ms.
[17:20:02.821] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:03.327] <TB0>     INFO: Expecting 2560 events.
[17:20:04.286] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:04.286] <TB0>     INFO: Test took 1466ms.
[17:20:04.288] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:04.795] <TB0>     INFO: Expecting 2560 events.
[17:20:05.753] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:05.754] <TB0>     INFO: Test took 1466ms.
[17:20:05.756] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:06.262] <TB0>     INFO: Expecting 2560 events.
[17:20:07.219] <TB0>     INFO: 2560 events read in total (242ms).
[17:20:07.220] <TB0>     INFO: Test took 1465ms.
[17:20:07.222] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:07.728] <TB0>     INFO: Expecting 2560 events.
[17:20:08.686] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:08.687] <TB0>     INFO: Test took 1465ms.
[17:20:08.689] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:09.195] <TB0>     INFO: Expecting 2560 events.
[17:20:10.154] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:10.154] <TB0>     INFO: Test took 1465ms.
[17:20:10.156] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:10.663] <TB0>     INFO: Expecting 2560 events.
[17:20:11.621] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:11.621] <TB0>     INFO: Test took 1466ms.
[17:20:11.623] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:12.130] <TB0>     INFO: Expecting 2560 events.
[17:20:13.089] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:13.089] <TB0>     INFO: Test took 1466ms.
[17:20:13.091] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:13.598] <TB0>     INFO: Expecting 2560 events.
[17:20:14.556] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:14.557] <TB0>     INFO: Test took 1466ms.
[17:20:14.559] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:15.065] <TB0>     INFO: Expecting 2560 events.
[17:20:16.025] <TB0>     INFO: 2560 events read in total (245ms).
[17:20:16.025] <TB0>     INFO: Test took 1466ms.
[17:20:16.028] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:16.534] <TB0>     INFO: Expecting 2560 events.
[17:20:17.492] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:17.492] <TB0>     INFO: Test took 1464ms.
[17:20:17.494] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:17.001] <TB0>     INFO: Expecting 2560 events.
[17:20:18.960] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:18.960] <TB0>     INFO: Test took 1466ms.
[17:20:18.962] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:19.469] <TB0>     INFO: Expecting 2560 events.
[17:20:20.427] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:20.428] <TB0>     INFO: Test took 1467ms.
[17:20:20.429] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:20.936] <TB0>     INFO: Expecting 2560 events.
[17:20:21.893] <TB0>     INFO: 2560 events read in total (242ms).
[17:20:21.894] <TB0>     INFO: Test took 1465ms.
[17:20:21.896] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:22.401] <TB0>     INFO: Expecting 2560 events.
[17:20:23.359] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:23.360] <TB0>     INFO: Test took 1464ms.
[17:20:23.362] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:23.868] <TB0>     INFO: Expecting 2560 events.
[17:20:24.826] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:24.826] <TB0>     INFO: Test took 1464ms.
[17:20:24.828] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:25.335] <TB0>     INFO: Expecting 2560 events.
[17:20:26.293] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:26.294] <TB0>     INFO: Test took 1466ms.
[17:20:26.296] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:26.803] <TB0>     INFO: Expecting 2560 events.
[17:20:27.763] <TB0>     INFO: 2560 events read in total (245ms).
[17:20:27.763] <TB0>     INFO: Test took 1467ms.
[17:20:27.765] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:28.272] <TB0>     INFO: Expecting 2560 events.
[17:20:29.230] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:29.230] <TB0>     INFO: Test took 1465ms.
[17:20:29.232] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:29.739] <TB0>     INFO: Expecting 2560 events.
[17:20:30.698] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:30.698] <TB0>     INFO: Test took 1466ms.
[17:20:30.701] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:31.207] <TB0>     INFO: Expecting 2560 events.
[17:20:32.165] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:32.166] <TB0>     INFO: Test took 1466ms.
[17:20:33.176] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[17:20:33.176] <TB0>     INFO: PH scale (per ROC):    74  75  66  77  75  70  69  74  71  74  75  80  78  74  77  65
[17:20:33.176] <TB0>     INFO: PH offset (per ROC):  174 172 174 176 177 188 190 176 184 172 163 166 173 176 175 187
[17:20:33.347] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:20:33.350] <TB0>     INFO: ######################################################################
[17:20:33.350] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:20:33.350] <TB0>     INFO: ######################################################################
[17:20:33.350] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:20:33.362] <TB0>     INFO: scanning low vcal = 10
[17:20:33.704] <TB0>     INFO: Expecting 41600 events.
[17:20:37.415] <TB0>     INFO: 41600 events read in total (2996ms).
[17:20:37.415] <TB0>     INFO: Test took 4053ms.
[17:20:37.417] <TB0>     INFO: scanning low vcal = 20
[17:20:37.930] <TB0>     INFO: Expecting 41600 events.
[17:20:41.641] <TB0>     INFO: 41600 events read in total (2996ms).
[17:20:41.641] <TB0>     INFO: Test took 4224ms.
[17:20:41.643] <TB0>     INFO: scanning low vcal = 30
[17:20:42.149] <TB0>     INFO: Expecting 41600 events.
[17:20:45.876] <TB0>     INFO: 41600 events read in total (3012ms).
[17:20:45.877] <TB0>     INFO: Test took 4234ms.
[17:20:45.883] <TB0>     INFO: scanning low vcal = 40
[17:20:46.381] <TB0>     INFO: Expecting 41600 events.
[17:20:50.581] <TB0>     INFO: 41600 events read in total (3485ms).
[17:20:50.582] <TB0>     INFO: Test took 4699ms.
[17:20:50.585] <TB0>     INFO: scanning low vcal = 50
[17:20:51.004] <TB0>     INFO: Expecting 41600 events.
[17:20:55.233] <TB0>     INFO: 41600 events read in total (3514ms).
[17:20:55.234] <TB0>     INFO: Test took 4649ms.
[17:20:55.237] <TB0>     INFO: scanning low vcal = 60
[17:20:55.659] <TB0>     INFO: Expecting 41600 events.
[17:20:59.887] <TB0>     INFO: 41600 events read in total (3514ms).
[17:20:59.887] <TB0>     INFO: Test took 4650ms.
[17:20:59.890] <TB0>     INFO: scanning low vcal = 70
[17:21:00.312] <TB0>     INFO: Expecting 41600 events.
[17:21:04.535] <TB0>     INFO: 41600 events read in total (3508ms).
[17:21:04.536] <TB0>     INFO: Test took 4646ms.
[17:21:04.539] <TB0>     INFO: scanning low vcal = 80
[17:21:04.957] <TB0>     INFO: Expecting 41600 events.
[17:21:09.211] <TB0>     INFO: 41600 events read in total (3539ms).
[17:21:09.211] <TB0>     INFO: Test took 4672ms.
[17:21:09.214] <TB0>     INFO: scanning low vcal = 90
[17:21:09.629] <TB0>     INFO: Expecting 41600 events.
[17:21:13.894] <TB0>     INFO: 41600 events read in total (3551ms).
[17:21:13.895] <TB0>     INFO: Test took 4681ms.
[17:21:13.899] <TB0>     INFO: scanning low vcal = 100
[17:21:14.316] <TB0>     INFO: Expecting 41600 events.
[17:21:18.698] <TB0>     INFO: 41600 events read in total (3667ms).
[17:21:18.698] <TB0>     INFO: Test took 4799ms.
[17:21:18.701] <TB0>     INFO: scanning low vcal = 110
[17:21:19.122] <TB0>     INFO: Expecting 41600 events.
[17:21:23.388] <TB0>     INFO: 41600 events read in total (3551ms).
[17:21:23.389] <TB0>     INFO: Test took 4688ms.
[17:21:23.392] <TB0>     INFO: scanning low vcal = 120
[17:21:23.810] <TB0>     INFO: Expecting 41600 events.
[17:21:28.073] <TB0>     INFO: 41600 events read in total (3548ms).
[17:21:28.074] <TB0>     INFO: Test took 4682ms.
[17:21:28.077] <TB0>     INFO: scanning low vcal = 130
[17:21:28.495] <TB0>     INFO: Expecting 41600 events.
[17:21:32.752] <TB0>     INFO: 41600 events read in total (3542ms).
[17:21:32.753] <TB0>     INFO: Test took 4676ms.
[17:21:32.756] <TB0>     INFO: scanning low vcal = 140
[17:21:33.172] <TB0>     INFO: Expecting 41600 events.
[17:21:37.425] <TB0>     INFO: 41600 events read in total (3538ms).
[17:21:37.426] <TB0>     INFO: Test took 4670ms.
[17:21:37.429] <TB0>     INFO: scanning low vcal = 150
[17:21:37.846] <TB0>     INFO: Expecting 41600 events.
[17:21:42.105] <TB0>     INFO: 41600 events read in total (3544ms).
[17:21:42.105] <TB0>     INFO: Test took 4676ms.
[17:21:42.108] <TB0>     INFO: scanning low vcal = 160
[17:21:42.526] <TB0>     INFO: Expecting 41600 events.
[17:21:46.810] <TB0>     INFO: 41600 events read in total (3570ms).
[17:21:46.810] <TB0>     INFO: Test took 4702ms.
[17:21:46.813] <TB0>     INFO: scanning low vcal = 170
[17:21:47.230] <TB0>     INFO: Expecting 41600 events.
[17:21:51.477] <TB0>     INFO: 41600 events read in total (3532ms).
[17:21:51.477] <TB0>     INFO: Test took 4664ms.
[17:21:51.482] <TB0>     INFO: scanning low vcal = 180
[17:21:51.899] <TB0>     INFO: Expecting 41600 events.
[17:21:56.152] <TB0>     INFO: 41600 events read in total (3539ms).
[17:21:56.153] <TB0>     INFO: Test took 4671ms.
[17:21:56.156] <TB0>     INFO: scanning low vcal = 190
[17:21:56.577] <TB0>     INFO: Expecting 41600 events.
[17:22:00.832] <TB0>     INFO: 41600 events read in total (3541ms).
[17:22:00.834] <TB0>     INFO: Test took 4678ms.
[17:22:00.836] <TB0>     INFO: scanning low vcal = 200
[17:22:01.251] <TB0>     INFO: Expecting 41600 events.
[17:22:05.505] <TB0>     INFO: 41600 events read in total (3538ms).
[17:22:05.506] <TB0>     INFO: Test took 4670ms.
[17:22:05.509] <TB0>     INFO: scanning low vcal = 210
[17:22:05.925] <TB0>     INFO: Expecting 41600 events.
[17:22:10.210] <TB0>     INFO: 41600 events read in total (3570ms).
[17:22:10.210] <TB0>     INFO: Test took 4701ms.
[17:22:10.213] <TB0>     INFO: scanning low vcal = 220
[17:22:10.628] <TB0>     INFO: Expecting 41600 events.
[17:22:14.860] <TB0>     INFO: 41600 events read in total (3517ms).
[17:22:14.861] <TB0>     INFO: Test took 4648ms.
[17:22:14.864] <TB0>     INFO: scanning low vcal = 230
[17:22:15.281] <TB0>     INFO: Expecting 41600 events.
[17:22:19.544] <TB0>     INFO: 41600 events read in total (3548ms).
[17:22:19.545] <TB0>     INFO: Test took 4681ms.
[17:22:19.547] <TB0>     INFO: scanning low vcal = 240
[17:22:19.964] <TB0>     INFO: Expecting 41600 events.
[17:22:24.208] <TB0>     INFO: 41600 events read in total (3529ms).
[17:22:24.208] <TB0>     INFO: Test took 4661ms.
[17:22:24.212] <TB0>     INFO: scanning low vcal = 250
[17:22:24.628] <TB0>     INFO: Expecting 41600 events.
[17:22:28.894] <TB0>     INFO: 41600 events read in total (3551ms).
[17:22:28.895] <TB0>     INFO: Test took 4683ms.
[17:22:28.899] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:22:29.317] <TB0>     INFO: Expecting 41600 events.
[17:22:33.652] <TB0>     INFO: 41600 events read in total (3620ms).
[17:22:33.653] <TB0>     INFO: Test took 4754ms.
[17:22:33.655] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:22:34.056] <TB0>     INFO: Expecting 41600 events.
[17:22:38.297] <TB0>     INFO: 41600 events read in total (3526ms).
[17:22:38.298] <TB0>     INFO: Test took 4643ms.
[17:22:38.301] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:22:38.719] <TB0>     INFO: Expecting 41600 events.
[17:22:42.979] <TB0>     INFO: 41600 events read in total (3545ms).
[17:22:42.980] <TB0>     INFO: Test took 4679ms.
[17:22:42.983] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:22:43.399] <TB0>     INFO: Expecting 41600 events.
[17:22:47.637] <TB0>     INFO: 41600 events read in total (3524ms).
[17:22:47.638] <TB0>     INFO: Test took 4655ms.
[17:22:47.641] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:22:48.060] <TB0>     INFO: Expecting 41600 events.
[17:22:52.331] <TB0>     INFO: 41600 events read in total (3556ms).
[17:22:52.331] <TB0>     INFO: Test took 4690ms.
[17:22:52.862] <TB0>     INFO: PixTestGainPedestal::measure() done 
[17:22:52.865] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:22:52.865] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:22:52.865] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:22:52.865] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:22:52.865] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:22:52.866] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:22:52.866] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:22:52.866] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:22:52.866] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:22:52.866] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:22:52.866] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:22:52.867] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:22:52.867] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:22:52.867] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:22:52.867] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:22:52.867] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:23:32.245] <TB0>     INFO: PixTestGainPedestal::fit() done
[17:23:32.245] <TB0>     INFO: non-linearity mean:  0.960 0.960 0.957 0.958 0.961 0.955 0.955 0.961 0.954 0.954 0.949 0.958 0.954 0.958 0.955 0.957
[17:23:32.245] <TB0>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.006 0.006 0.010 0.007 0.005 0.007 0.008 0.007 0.005 0.006 0.005 0.006 0.006
[17:23:32.245] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:23:32.268] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:23:32.290] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:23:32.313] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:23:32.335] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:23:32.358] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:23:32.381] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:23:32.403] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:23:32.425] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:23:32.448] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:23:32.470] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:23:32.493] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:23:32.515] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:23:32.538] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:23:32.560] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:23:32.583] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-13_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:23:32.605] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[17:23:32.605] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:23:32.612] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:23:32.612] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:23:32.615] <TB0>     INFO: ######################################################################
[17:23:32.615] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:23:32.615] <TB0>     INFO: ######################################################################
[17:23:32.618] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:23:32.627] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:23:32.627] <TB0>     INFO:     run 1 of 1
[17:23:32.627] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:23:32.970] <TB0>     INFO: Expecting 3120000 events.
[17:24:23.376] <TB0>     INFO: 1287465 events read in total (49692ms).
[17:25:11.602] <TB0>     INFO: 2571730 events read in total (97918ms).
[17:25:33.073] <TB0>     INFO: 3120000 events read in total (119390ms).
[17:25:33.113] <TB0>     INFO: Test took 120487ms.
[17:25:33.192] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:25:33.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:25:34.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:25:36.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:25:37.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:25:39.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:25:40.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:25:41.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:25:43.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:25:44.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:25:46.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:25:47.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:25:48.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:25:50.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:25:51.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:25:53.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:25:54.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:25:56.201] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 391794688
[17:25:56.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:25:56.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6636, RMS = 1.62475
[17:25:56.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:25:56.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:25:56.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2534, RMS = 1.53257
[17:25:56.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[17:25:56.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:25:56.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.6207, RMS = 1.68204
[17:25:56.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[17:25:56.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:25:56.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.7831, RMS = 1.95758
[17:25:56.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[17:25:56.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:25:56.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.919, RMS = 1.15761
[17:25:56.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:25:56.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:25:56.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.922, RMS = 1.39251
[17:25:56.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:25:56.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:25:56.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4664, RMS = 1.57047
[17:25:56.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:25:56.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:25:56.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5352, RMS = 1.49124
[17:25:56.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:25:56.239] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:25:56.239] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.7036, RMS = 1.85603
[17:25:56.239] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[17:25:56.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:25:56.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3927, RMS = 2.06533
[17:25:56.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[17:25:56.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:25:56.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.8612, RMS = 2.18099
[17:25:56.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[17:25:56.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:25:56.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.6929, RMS = 2.90554
[17:25:56.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:25:56.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:25:56.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5725, RMS = 1.66157
[17:25:56.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[17:25:56.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:25:56.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.8755, RMS = 1.80066
[17:25:56.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[17:25:56.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:25:56.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1181, RMS = 1.54282
[17:25:56.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:25:56.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:25:56.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8012, RMS = 1.66826
[17:25:56.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:25:56.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:25:56.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5112, RMS = 1.11008
[17:25:56.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:25:56.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:25:56.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.1226, RMS = 1.58311
[17:25:56.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[17:25:56.245] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:25:56.246] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0624, RMS = 1.74354
[17:25:56.246] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:25:56.246] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:25:56.246] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4368, RMS = 2.20715
[17:25:56.246] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[17:25:56.247] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:25:56.247] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9278, RMS = 1.15242
[17:25:56.247] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:25:56.247] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:25:56.247] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1161, RMS = 1.4079
[17:25:56.247] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:25:56.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:25:56.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1166, RMS = 1.3875
[17:25:56.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:25:56.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:25:56.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4357, RMS = 1.94378
[17:25:56.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:25:56.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:25:56.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9285, RMS = 1.06446
[17:25:56.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:25:56.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:25:56.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4527, RMS = 1.08238
[17:25:56.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:25:56.250] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:25:56.250] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7872, RMS = 1.63112
[17:25:56.250] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[17:25:56.251] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:25:56.251] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1147, RMS = 1.42187
[17:25:56.251] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:25:56.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:25:56.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7519, RMS = 1.54492
[17:25:56.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[17:25:56.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:25:56.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3902, RMS = 1.58711
[17:25:56.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[17:25:56.253] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:25:56.253] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7045, RMS = 1.48003
[17:25:56.253] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:25:56.253] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:25:56.253] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6453, RMS = 1.67163
[17:25:56.253] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:25:56.256] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[17:25:56.256] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    0    1    2    0    0    0    0    0    0    0
[17:25:56.256] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:25:56.356] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:25:56.356] <TB0>     INFO: enter test to run
[17:25:56.356] <TB0>     INFO:   test:  no parameter change
[17:25:56.357] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[17:25:56.357] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[17:25:56.358] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[17:25:56.358] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:25:56.858] <TB0>    QUIET: Connection to board 133 closed.
[17:25:56.866] <TB0>     INFO: pXar: this is the end, my friend
[17:25:56.866] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
