Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/TB_DLX_PM_isim_translate.exe -prj C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/TB_DLX_PM_translate.prj work.TB_DLX_PM 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/TB_DLX_PM.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/TB_DLX_PM.vhd" Line 68: <dlx_plus_memories> remains a black-box since it has no binding entity.
Completed static elaboration
Fuse Memory Usage: 161452 KB
Fuse CPU Usage: 312 ms
WARNING:Simulator:648 - "C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/TB_DLX_PM.vhd" Line 68. Instance dlx_plus_memories is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavior of entity tb_dlx_pm
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable C:/Users/Alessandro/Documents/GitHub/MyDLX/DLX_plus_memories/TB_DLX_PM_isim_translate.exe
Fuse Memory Usage: 171280 KB
Fuse CPU Usage: 655 ms
