Analysis & Synthesis report for cpu
Sun Nov 24 12:30:35 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |cpu|control_unit:cu|stage
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for mem256x8mif:qrt_mem|altsyncram:altsyncram_component|altsyncram_7a24:auto_generated
 14. Parameter Settings for User Entity Instance: mux4to1:adrres_from_where
 15. Parameter Settings for User Entity Instance: reg:instruction_register
 16. Parameter Settings for User Entity Instance: mux4to1:A_data_mux
 17. Parameter Settings for User Entity Instance: mux2to1:A_data_or_insert_mux
 18. Parameter Settings for User Entity Instance: reg:A_reg
 19. Parameter Settings for User Entity Instance: mux4to1:B_data_mux
 20. Parameter Settings for User Entity Instance: mux2to1:B_data_or_insert_mux
 21. Parameter Settings for User Entity Instance: reg:B_reg
 22. Parameter Settings for User Entity Instance: mux4to1:R_data_mux
 23. Parameter Settings for User Entity Instance: mux4to1:R_data_input_alu
 24. Parameter Settings for User Entity Instance: reg:R_reg
 25. Parameter Settings for User Entity Instance: reg:reg_inst
 26. Parameter Settings for User Entity Instance: mux4to1:addres_no_pc
 27. Parameter Settings for User Entity Instance: mux2to1:pc_or_other
 28. Parameter Settings for User Entity Instance: mux4to1:write_data_select
 29. Parameter Settings for User Entity Instance: mem256x8mif:qrt_mem|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: mux4to1:alu_mux_a
 31. Parameter Settings for User Entity Instance: mux4to1:alu_mux_b
 32. Parameter Settings for User Entity Instance: input_unit:input_unit_inst|roll_over:roll_counter
 33. Parameter Settings for User Entity Instance: mux4to1:data_to_output_select
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "reg1bit:Overflow_flag_reg"
 36. Port Connectivity Checks: "reg1bit:Carry_flag_reg"
 37. Port Connectivity Checks: "mux4to1:R_data_input_alu"
 38. Port Connectivity Checks: "mux4to1b:jmp_selct"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 24 12:30:35 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; cpu                                         ;
; Top-level Entity Name           ; cpu                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 87                                          ;
; Total pins                      ; 33                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; cpu                ; cpu                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; display_7seg.vhd                 ; yes             ; User VHDL File                         ; C:/Users/15491959/Desktop/cpu/cpu_qrt/display_7seg.vhd                       ;         ;
; mem256x8mif.vhd                  ; yes             ; User Wizard-Generated File             ; C:/Users/15491959/Desktop/cpu/cpu_qrt/mem256x8mif.vhd                        ;         ;
; cpu.vhd                          ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd                                ;         ;
; control_unit.vhd                 ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/control_unit.vhd                       ;         ;
; decoder.vhd                      ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/decoder.vhd                            ;         ;
; mux4to1b.vhd                     ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/mux4to1b.vhd                           ;         ;
; mux4to1.vhd                      ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/mux4to1.vhd                            ;         ;
; pc.vhd                           ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/pc.vhd                                 ;         ;
; reg.vhd                          ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/reg.vhd                                ;         ;
; mux2to1.vhd                      ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/mux2to1.vhd                            ;         ;
; reg1bit.vhd                      ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/reg1bit.vhd                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_7a24.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/15491959/Desktop/cpu/cpu_qrt/db/altsyncram_7a24.tdf                 ;         ;
; programa.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/15491959/Desktop/cpu/cpu_qrt/programa.mif                           ;         ;
; alu.vhd                          ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/alu.vhd                                ;         ;
; adder_sub.vhd                    ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/adder_sub.vhd                          ;         ;
; input_unit.vhd                   ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/input_unit.vhd                         ;         ;
; roll_over.vhd                    ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/roll_over.vhd                          ;         ;
; output_unit.vhd                  ; yes             ; Auto-Found VHDL File                   ; C:/Users/15491959/Desktop/cpu/cpu_qrt/output_unit.vhd                        ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 136       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 194       ;
;     -- 7 input functions                    ; 7         ;
;     -- 6 input functions                    ; 68        ;
;     -- 5 input functions                    ; 14        ;
;     -- 4 input functions                    ; 52        ;
;     -- <=3 input functions                  ; 53        ;
;                                             ;           ;
; Dedicated logic registers                   ; 87        ;
;                                             ;           ;
; I/O pins                                    ; 33        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2048      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 95        ;
; Total fan-out                               ; 1317      ;
; Average fan-out                             ; 3.71      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; |cpu                                      ; 194 (0)             ; 87 (0)                    ; 2048              ; 0          ; 33   ; 0            ; |cpu                                                                                    ; cpu             ; work         ;
;    |alu:alu_inst|                         ; 34 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:alu_inst                                                                       ; alu             ; work         ;
;       |adder_sub:\ads:1:adsx|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:alu_inst|adder_sub:\ads:1:adsx                                                 ; adder_sub       ; work         ;
;       |adder_sub:\ads:2:adsx|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:alu_inst|adder_sub:\ads:2:adsx                                                 ; adder_sub       ; work         ;
;       |adder_sub:\ads:3:adsx|             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:alu_inst|adder_sub:\ads:3:adsx                                                 ; adder_sub       ; work         ;
;       |adder_sub:\ads:4:adsx|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:alu_inst|adder_sub:\ads:4:adsx                                                 ; adder_sub       ; work         ;
;       |adder_sub:\ads:5:adsx|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:alu_inst|adder_sub:\ads:5:adsx                                                 ; adder_sub       ; work         ;
;       |adder_sub:\ads:6:adsx|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:alu_inst|adder_sub:\ads:6:adsx                                                 ; adder_sub       ; work         ;
;       |adder_sub:\ads:7:adsx|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|alu:alu_inst|adder_sub:\ads:7:adsx                                                 ; adder_sub       ; work         ;
;    |control_unit:cu|                      ; 13 (13)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|control_unit:cu                                                                    ; control_unit    ; work         ;
;    |display_7seg:disp1|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|display_7seg:disp1                                                                 ; display_7seg    ; work         ;
;    |display_7seg:disp2|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|display_7seg:disp2                                                                 ; display_7seg    ; work         ;
;    |input_unit:input_unit_inst|           ; 31 (1)              ; 26 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |cpu|input_unit:input_unit_inst                                                         ; input_unit      ; work         ;
;       |roll_over:roll_counter|            ; 30 (30)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |cpu|input_unit:input_unit_inst|roll_over:roll_counter                                  ; roll_over       ; work         ;
;    |mem256x8mif:qrt_mem|                  ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |cpu|mem256x8mif:qrt_mem                                                                ; mem256x8mif     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |cpu|mem256x8mif:qrt_mem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_7a24:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |cpu|mem256x8mif:qrt_mem|altsyncram:altsyncram_component|altsyncram_7a24:auto_generated ; altsyncram_7a24 ; work         ;
;    |mux2to1:B_data_or_insert_mux|         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|mux2to1:B_data_or_insert_mux                                                       ; mux2to1         ; work         ;
;    |mux2to1:pc_or_other|                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|mux2to1:pc_or_other                                                                ; mux2to1         ; work         ;
;    |mux4to1:addres_no_pc|                 ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|mux4to1:addres_no_pc                                                               ; mux4to1         ; work         ;
;    |mux4to1:data_to_output_select|        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|mux4to1:data_to_output_select                                                      ; mux4to1         ; work         ;
;    |mux4to1:write_data_select|            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|mux4to1:write_data_select                                                          ; mux4to1         ; work         ;
;    |mux4to1b:jmp_selct|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|mux4to1b:jmp_selct                                                                 ; mux4to1b        ; work         ;
;    |output_unit:output_unit_main|         ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|output_unit:output_unit_main                                                       ; output_unit     ; work         ;
;    |pc:program_counter|                   ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|pc:program_counter                                                                 ; pc              ; work         ;
;    |reg1bit:Sign_flag_reg|                ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|reg1bit:Sign_flag_reg                                                              ; reg1bit         ; work         ;
;    |reg1bit:Zero_flag_reg|                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|reg1bit:Zero_flag_reg                                                              ; reg1bit         ; work         ;
;    |reg:A_reg|                            ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|reg:A_reg                                                                          ; reg             ; work         ;
;    |reg:B_reg|                            ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|reg:B_reg                                                                          ; reg             ; work         ;
;    |reg:R_reg|                            ; 27 (27)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|reg:R_reg                                                                          ; reg             ; work         ;
;    |reg:instruction_register|             ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|reg:instruction_register                                                           ; reg             ; work         ;
;    |reg:reg_inst|                         ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|reg:reg_inst                                                                       ; reg             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                          ; Type       ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-----------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; mem256x8mif:qrt_mem|altsyncram:altsyncram_component|altsyncram_7a24:auto_generated|ALTSYNCRAM ; M10K block ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; programa.mif ;
+-----------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |cpu|mem256x8mif:qrt_mem ; mem256x8mif.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |cpu|control_unit:cu|stage                 ;
+---------------+---------------+--------------+-------------+
; Name          ; stage.EXECUTE ; stage.DECODE ; stage.FETCH ;
+---------------+---------------+--------------+-------------+
; stage.FETCH   ; 0             ; 0            ; 0           ;
; stage.DECODE  ; 0             ; 1            ; 1           ;
; stage.EXECUTE ; 1             ; 0            ; 1           ;
+---------------+---------------+--------------+-------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 87    ;
; Number of registers using Synchronous Clear  ; 75    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 56    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cpu|reg:instruction_register|q[1]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cpu|output_unit:output_unit_main|data[7]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cpu|reg:B_reg|q[1]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cpu|reg:A_reg|q[2]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cpu|reg:reg_inst|q[5]                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |cpu|input_unit:input_unit_inst|roll_over:roll_counter|count[3] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cpu|pc:program_counter|count_buffer[5]                         ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |cpu|reg:R_reg|q[1]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu|control_unit:cu|control_mask[21]                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |cpu|mux4to1:data_to_output_select|mux_out[3]                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |cpu|mux4to1:addres_no_pc|mux_out[0]                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for mem256x8mif:qrt_mem|altsyncram:altsyncram_component|altsyncram_7a24:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:adrres_from_where ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; in_out_size    ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:instruction_register ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; number_of_bits ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:A_data_mux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; in_out_size    ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:A_data_or_insert_mux ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; in_out_size    ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:A_reg ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; number_of_bits ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:B_data_mux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; in_out_size    ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:B_data_or_insert_mux ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; in_out_size    ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:B_reg ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; number_of_bits ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:R_data_mux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; in_out_size    ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:R_data_input_alu ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; in_out_size    ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:R_reg ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; number_of_bits ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:reg_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; number_of_bits ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:addres_no_pc ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; in_out_size    ; 8     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:pc_or_other ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; in_out_size    ; 8     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:write_data_select ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; in_out_size    ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem256x8mif:qrt_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; programa.mif         ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_7a24      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:alu_mux_a ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_out_size    ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:alu_mux_b ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_out_size    ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_unit:input_unit_inst|roll_over:roll_counter ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; count_to       ; 10000000 ; Signed Integer                                                     ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:data_to_output_select ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; in_out_size    ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 1                                                   ;
; Entity Instance                           ; mem256x8mif:qrt_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 256                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 0                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg1bit:Overflow_flag_reg"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg1bit:Carry_flag_reg"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "mux4to1:R_data_input_alu" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; d    ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux4to1b:jmp_selct" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; a    ; Input ; Info     ; Stuck at GND         ;
; b    ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 87                          ;
;     ENA               ; 7                           ;
;     ENA SCLR          ; 41                          ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 26                          ;
;     plain             ; 5                           ;
; arriav_lcell_comb     ; 196                         ;
;     arith             ; 32                          ;
;         1 data inputs ; 32                          ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 157                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 52                          ;
;         5 data inputs ; 14                          ;
;         6 data inputs ; 68                          ;
; boundary_port         ; 33                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Nov 24 12:30:24 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file display_7seg.vhd
    Info (12022): Found design unit 1: display_7seg-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/display_7seg.vhd Line: 12
    Info (12023): Found entity 1: display_7seg File: C:/Users/15491959/Desktop/cpu/cpu_qrt/display_7seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mem256x8mif.vhd
    Info (12022): Found design unit 1: mem256x8mif-SYN File: C:/Users/15491959/Desktop/cpu/cpu_qrt/mem256x8mif.vhd Line: 55
    Info (12023): Found entity 1: mem256x8mif File: C:/Users/15491959/Desktop/cpu/cpu_qrt/mem256x8mif.vhd Line: 43
Warning (12125): Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 16
    Info (12023): Found entity 1: cpu File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 5
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(193): object "CARRY_flag_out" assigned a value but never read File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 193
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(194): object "OVERFLOW_flag_out" assigned a value but never read File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 194
Info (12128): Elaborating entity "display_7seg" for hierarchy "display_7seg:disp1" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 282
Warning (12125): Using design file control_unit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: control_unit-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/control_unit.vhd Line: 15
    Info (12023): Found entity 1: control_unit File: C:/Users/15491959/Desktop/cpu/cpu_qrt/control_unit.vhd Line: 5
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:cu" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 298
Warning (12125): Using design file decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: decoder-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/decoder.vhd Line: 14
    Info (12023): Found entity 1: decoder File: C:/Users/15491959/Desktop/cpu/cpu_qrt/decoder.vhd Line: 5
Info (12128): Elaborating entity "decoder" for hierarchy "control_unit:cu|decoder:decoder_inst" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/control_unit.vhd Line: 96
Warning (12125): Using design file mux4to1b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux4to1b-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/mux4to1b.vhd Line: 16
    Info (12023): Found entity 1: mux4to1b File: C:/Users/15491959/Desktop/cpu/cpu_qrt/mux4to1b.vhd Line: 5
Info (12128): Elaborating entity "mux4to1b" for hierarchy "mux4to1b:jmp_selct" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 314
Warning (12125): Using design file mux4to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux4to1-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/mux4to1.vhd Line: 19
    Info (12023): Found entity 1: mux4to1 File: C:/Users/15491959/Desktop/cpu/cpu_qrt/mux4to1.vhd Line: 5
Info (12128): Elaborating entity "mux4to1" for hierarchy "mux4to1:adrres_from_where" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 325
Warning (12125): Using design file pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pc-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/pc.vhd Line: 16
    Info (12023): Found entity 1: pc File: C:/Users/15491959/Desktop/cpu/cpu_qrt/pc.vhd Line: 5
Info (12128): Elaborating entity "pc" for hierarchy "pc:program_counter" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 338
Warning (12125): Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: reg-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/reg.vhd Line: 18
    Info (12023): Found entity 1: reg File: C:/Users/15491959/Desktop/cpu/cpu_qrt/reg.vhd Line: 5
Info (12128): Elaborating entity "reg" for hierarchy "reg:instruction_register" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 353
Warning (12125): Using design file mux2to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux2to1-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/mux2to1.vhd Line: 17
    Info (12023): Found entity 1: mux2to1 File: C:/Users/15491959/Desktop/cpu/cpu_qrt/mux2to1.vhd Line: 5
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:A_data_or_insert_mux" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 381
Warning (12125): Using design file reg1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: reg1bit-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/reg1bit.vhd Line: 15
    Info (12023): Found entity 1: reg1bit File: C:/Users/15491959/Desktop/cpu/cpu_qrt/reg1bit.vhd Line: 5
Info (12128): Elaborating entity "reg1bit" for hierarchy "reg1bit:Zero_flag_reg" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 483
Info (12128): Elaborating entity "mem256x8mif" for hierarchy "mem256x8mif:qrt_mem" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 591
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem256x8mif:qrt_mem|altsyncram:altsyncram_component" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/mem256x8mif.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "mem256x8mif:qrt_mem|altsyncram:altsyncram_component" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/mem256x8mif.vhd Line: 62
Info (12133): Instantiated megafunction "mem256x8mif:qrt_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/15491959/Desktop/cpu/cpu_qrt/mem256x8mif.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "programa.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7a24.tdf
    Info (12023): Found entity 1: altsyncram_7a24 File: C:/Users/15491959/Desktop/cpu/cpu_qrt/db/altsyncram_7a24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7a24" for hierarchy "mem256x8mif:qrt_mem|altsyncram:altsyncram_component|altsyncram_7a24:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alu-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/alu.vhd Line: 15
    Info (12023): Found entity 1: alu File: C:/Users/15491959/Desktop/cpu/cpu_qrt/alu.vhd Line: 5
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_inst" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 631
Warning (12125): Using design file adder_sub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: adder_sub-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/adder_sub.vhd Line: 16
    Info (12023): Found entity 1: adder_sub File: C:/Users/15491959/Desktop/cpu/cpu_qrt/adder_sub.vhd Line: 5
Info (12128): Elaborating entity "adder_sub" for hierarchy "alu:alu_inst|adder_sub:\ads:0:adsx" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/alu.vhd Line: 40
Warning (12125): Using design file input_unit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: input_unit-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/input_unit.vhd Line: 15
    Info (12023): Found entity 1: input_unit File: C:/Users/15491959/Desktop/cpu/cpu_qrt/input_unit.vhd Line: 5
Info (12128): Elaborating entity "input_unit" for hierarchy "input_unit:input_unit_inst" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 649
Warning (12125): Using design file roll_over.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: roll_over-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/roll_over.vhd Line: 17
    Info (12023): Found entity 1: roll_over File: C:/Users/15491959/Desktop/cpu/cpu_qrt/roll_over.vhd Line: 5
Info (12128): Elaborating entity "roll_over" for hierarchy "input_unit:input_unit_inst|roll_over:roll_counter" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/input_unit.vhd Line: 34
Warning (12125): Using design file output_unit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: output_unit-Behaviour File: C:/Users/15491959/Desktop/cpu/cpu_qrt/output_unit.vhd Line: 17
    Info (12023): Found entity 1: output_unit File: C:/Users/15491959/Desktop/cpu/cpu_qrt/output_unit.vhd Line: 7
Info (12128): Elaborating entity "output_unit" for hierarchy "output_unit:output_unit_main" File: C:/Users/15491959/Desktop/cpu/cpu_qrt/cpu.vhd Line: 677
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 275 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 234 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Sun Nov 24 12:30:35 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


