Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id F1E22164BE9
	for <lists+qemu-devel@lfdr.de>; Wed, 19 Feb 2020 18:30:11 +0100 (CET)
Received: from localhost ([::1]:57422 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1j4TAo-0003ke-Q5
	for lists+qemu-devel@lfdr.de; Wed, 19 Feb 2020 12:30:10 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:49970)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <imammedo@redhat.com>) id 1j4T9f-0002yo-VV
 for qemu-devel@nongnu.org; Wed, 19 Feb 2020 12:29:01 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <imammedo@redhat.com>) id 1j4T9b-0007rA-4z
 for qemu-devel@nongnu.org; Wed, 19 Feb 2020 12:28:56 -0500
Received: from us-smtp-2.mimecast.com ([205.139.110.61]:56469
 helo=us-smtp-delivery-1.mimecast.com)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <imammedo@redhat.com>) id 1j4T9b-0007pN-1Z
 for qemu-devel@nongnu.org; Wed, 19 Feb 2020 12:28:55 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1582133334;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=rTG8ruVU7tabXZi8VGNaYjEx46GO6jNCKq6JXI/lN/E=;
 b=Ld4MlqPrqdTQvxY2McFWJu6jqUFMGXOgyuJtq4gs5wE+ISc2xugdh8txGgpqvgK8THVEta
 QsEXtYipJxsMM31F3ytLq2X6zPrO+VwMVWKiYVRnc+B6txEfaxZxKni2h9LZ6PiRU1sKUt
 0d/7BF6IIbg2PP1zSaz4M1OtaRkc2n0=
Received: from mimecast-mx01.redhat.com (mimecast-mx01.redhat.com
 [209.132.183.4]) (Using TLS) by relay.mimecast.com with ESMTP id
 us-mta-418-4PjexRUoOySKvT-O3p6BSw-1; Wed, 19 Feb 2020 12:28:50 -0500
Received: from smtp.corp.redhat.com (int-mx05.intmail.prod.int.phx2.redhat.com
 [10.5.11.15])
 (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
 (No client certificate requested)
 by mimecast-mx01.redhat.com (Postfix) with ESMTPS id D9E7BDB60;
 Wed, 19 Feb 2020 17:28:48 +0000 (UTC)
Received: from localhost (unknown [10.43.2.114])
 by smtp.corp.redhat.com (Postfix) with ESMTP id E75CB5C13C;
 Wed, 19 Feb 2020 17:28:46 +0000 (UTC)
Date: Wed, 19 Feb 2020 18:28:45 +0100
From: Igor Mammedov <imammedo@redhat.com>
To: Philippe =?UTF-8?B?TWF0aGlldS1EYXVkw6k=?= <philmd@redhat.com>
Subject: Re: [PATCH v2 07/13] hw/arm/bcm2836: QOM'ify more by adding
 class_init() to each SoC type
Message-ID: <20200219182845.4541db2e@redhat.com>
In-Reply-To: <effdb318-dff9-e861-7bc6-8db65f15ad00@redhat.com>
References: <20200217114533.17779-1-f4bug@amsat.org>
 <20200217114533.17779-8-f4bug@amsat.org>
 <20200218180426.008080b4@redhat.com>
 <effdb318-dff9-e861-7bc6-8db65f15ad00@redhat.com>
MIME-Version: 1.0
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.15
X-MC-Unique: 4PjexRUoOySKvT-O3p6BSw-1
X-Mimecast-Spam-Score: 0
X-Mimecast-Originator: redhat.com
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
X-Received-From: 205.139.110.61
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Peter Maydell <peter.maydell@linaro.org>,
 Philippe =?UTF-8?B?TWF0aGlldS1EYXVkw6k=?= <f4bug@amsat.org>,
 Andrew Baumann <Andrew.Baumann@microsoft.com>, qemu-devel@nongnu.org,
 qemu-arm@nongnu.org, Luc Michel <luc.michel@greensocs.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Tue, 18 Feb 2020 18:39:49 +0100
Philippe Mathieu-Daud=C3=A9 <philmd@redhat.com> wrote:

> On 2/18/20 6:04 PM, Igor Mammedov wrote:
> > On Mon, 17 Feb 2020 12:45:27 +0100
> > Philippe Mathieu-Daud=C3=A9 <f4bug@amsat.org> wrote:
> >  =20
> >> Remove usage of TypeInfo::class_data. Instead fill the fields in
> >> the corresponding class_init().
> >>
> >> Cc: Igor Mammedov <imammedo@redhat.com>
> >> Signed-off-by: Philippe Mathieu-Daud=C3=A9 <f4bug@amsat.org>
> >> ---
> >>   hw/arm/bcm2836.c | 109 ++++++++++++++++++++++-----------------------=
--
> >>   1 file changed, 51 insertions(+), 58 deletions(-)
> >>
> >> diff --git a/hw/arm/bcm2836.c b/hw/arm/bcm2836.c
> >> index 24109fef1d..683d04d6ea 100644
> >> --- a/hw/arm/bcm2836.c
> >> +++ b/hw/arm/bcm2836.c
> >> @@ -16,57 +16,30 @@
> >>   #include "hw/arm/raspi_platform.h"
> >>   #include "hw/sysbus.h"
> >>  =20
> >> -typedef struct BCM283XInfo BCM283XInfo;
> >> -
> >>   typedef struct BCM283XClass {
> >>       /*< private >*/
> >>       DeviceClass parent_class;
> >>       /*< public >*/
> >> -    const BCM283XInfo *info;
> >> -} BCM283XClass;
> >> -
> >> -struct BCM283XInfo {
> >> -    const char *name; =20
> >  =20
> >>       const char *cpu_type; =20
> >=20
> > probably could be cleaned up by using machine->cpu_type/machine_class->=
default_cpu_type
> > (no need to change this patch as it's separate issue) =20
>=20
> Hmm the core_type is tied to the SoC, not to the machine. The machine=20
> only selects a SoC and gets the cpu cores that come with it. The problem=
=20
> is QEMU does not provide interface to select SoC from cmdline, only CPU.
>=20
> >=20
> >  =20
> >>       hwaddr peri_base; /* Peripheral base address seen by the CPU */
> >>       hwaddr ctrl_base; /* Interrupt controller and mailboxes etc. */
> >>       int clusterid;
> >> -};
> >> +} BCM283XClass;
> >>  =20
> >>   #define BCM283X_CLASS(klass) \
> >>       OBJECT_CLASS_CHECK(BCM283XClass, (klass), TYPE_BCM283X)
> >>   #define BCM283X_GET_CLASS(obj) \
> >>       OBJECT_GET_CLASS(BCM283XClass, (obj), TYPE_BCM283X)
> >>  =20
> >> -static const BCM283XInfo bcm283x_socs[] =3D {
> >> -    {
> >> -        .name =3D TYPE_BCM2836,
> >> -        .cpu_type =3D ARM_CPU_TYPE_NAME("cortex-a7"),
> >> -        .peri_base =3D 0x3f000000,
> >> -        .ctrl_base =3D 0x40000000,
> >> -        .clusterid =3D 0xf,
> >> -    },
> >> -#ifdef TARGET_AARCH64
> >> -    {
> >> -        .name =3D TYPE_BCM2837,
> >> -        .cpu_type =3D ARM_CPU_TYPE_NAME("cortex-a53"),
> >> -        .peri_base =3D 0x3f000000,
> >> -        .ctrl_base =3D 0x40000000,
> >> -        .clusterid =3D 0x0,
> >> -    },
> >> -#endif
> >> -};
> >> -
> >>   static void bcm2836_init(Object *obj)
> >>   {
> >>       BCM283XState *s =3D BCM283X(obj);
> >>       BCM283XClass *bc =3D BCM283X_GET_CLASS(obj);
> >> -    const BCM283XInfo *info =3D bc->info;
> >>       int n;
> >>  =20
> >>       for (n =3D 0; n < BCM283X_NCPUS; n++) {
> >>           object_initialize_child(obj, "cpu[*]", &s->cpu[n].core,
> >> -                                sizeof(s->cpu[n].core), info->cpu_typ=
e,
> >> +                                sizeof(s->cpu[n].core), bc->cpu_type,
> >>                                   &error_abort, NULL);
> >>       }
> >>  =20
> >> @@ -85,7 +58,6 @@ static void bcm2836_realize(DeviceState *dev, Error =
**errp)
> >>   {
> >>       BCM283XState *s =3D BCM283X(dev);
> >>       BCM283XClass *bc =3D BCM283X_GET_CLASS(dev);
> >> -    const BCM283XInfo *info =3D bc->info;
> >>       Object *obj;
> >>       Error *err =3D NULL;
> >>       int n;
> >> @@ -119,7 +91,7 @@ static void bcm2836_realize(DeviceState *dev, Error=
 **errp)
> >>       }
> >>  =20
> >>       sysbus_mmio_map_overlap(SYS_BUS_DEVICE(&s->peripherals), 0,
> >> -                            info->peri_base, 1);
> >> +                            bc->peri_base, 1);
> >>  =20
> >>       /* bcm2836 interrupt controller (and mailboxes, etc.) */
> >>       object_property_set_bool(OBJECT(&s->control), true, "realized", =
&err);
> >> @@ -128,7 +100,7 @@ static void bcm2836_realize(DeviceState *dev, Erro=
r **errp)
> >>           return;
> >>       }
> >>  =20
> >> -    sysbus_mmio_map(SYS_BUS_DEVICE(&s->control), 0, info->ctrl_base);
> >> +    sysbus_mmio_map(SYS_BUS_DEVICE(&s->control), 0, bc->ctrl_base);
> >>  =20
> >>       sysbus_connect_irq(SYS_BUS_DEVICE(&s->peripherals), 0,
> >>           qdev_get_gpio_in_named(DEVICE(&s->control), "gpu-irq", 0));
> >> @@ -137,11 +109,11 @@ static void bcm2836_realize(DeviceState *dev, Er=
ror **errp)
> >>  =20
> >>       for (n =3D 0; n < BCM283X_NCPUS; n++) {
> >>           /* TODO: this should be converted to a property of ARM_CPU *=
/
> >> -        s->cpu[n].core.mp_affinity =3D (info->clusterid << 8) | n;
> >> +        s->cpu[n].core.mp_affinity =3D (bc->clusterid << 8) | n;
> >>  =20
> >>           /* set periphbase/CBAR value for CPU-local registers */
> >>           object_property_set_int(OBJECT(&s->cpu[n].core),
> >> -                                info->peri_base,
> >> +                                bc->peri_base,
> >>                                   "reset-cbar", &err);
> >>           if (err) {
> >>               error_propagate(errp, err);
> >> @@ -190,38 +162,59 @@ static Property bcm2836_props[] =3D {
> >>   static void bcm283x_class_init(ObjectClass *oc, void *data)
> >>   {
> >>       DeviceClass *dc =3D DEVICE_CLASS(oc);
> >> -    BCM283XClass *bc =3D BCM283X_CLASS(oc);
> >>  =20
> >> -    bc->info =3D data;
> >> -    dc->realize =3D bcm2836_realize;
> >> -    device_class_set_props(dc, bcm2836_props);
> >>       /* Reason: Must be wired up in code (see raspi_init() function) =
*/
> >>       dc->user_creatable =3D false;
> >>   }
> >>  =20
> >> -static const TypeInfo bcm283x_type_info =3D {
> >> -    .name =3D TYPE_BCM283X,
> >> -    .parent =3D TYPE_DEVICE,
> >> -    .instance_size =3D sizeof(BCM283XState),
> >> -    .instance_init =3D bcm2836_init,
> >> -    .class_size =3D sizeof(BCM283XClass),
> >> -    .abstract =3D true,
> >> +static void bcm2836_class_init(ObjectClass *oc, void *data)
> >> +{
> >> +    DeviceClass *dc =3D DEVICE_CLASS(oc);
> >> +    BCM283XClass *bc =3D BCM283X_CLASS(oc);
> >> +
> >> +    bc->cpu_type =3D ARM_CPU_TYPE_NAME("cortex-a7");
> >> +    bc->peri_base =3D 0x3f000000;
> >> +    bc->ctrl_base =3D 0x40000000;
> >> +    bc->clusterid =3D 0xf;
> >> +    dc->realize =3D bcm2836_realize;
> >> +    device_class_set_props(dc, bcm2836_props);
> >>   };
> >>  =20
> >> -static void bcm2836_register_types(void)
> >> +#ifdef TARGET_AARCH64
> >> +static void bcm2837_class_init(ObjectClass *oc, void *data)
> >>   {
> >> -    int i;
> >> +    DeviceClass *dc =3D DEVICE_CLASS(oc);
> >> +    BCM283XClass *bc =3D BCM283X_CLASS(oc);
> >>  =20
> >> -    type_register_static(&bcm283x_type_info);
> >> -    for (i =3D 0; i < ARRAY_SIZE(bcm283x_socs); i++) {
> >> -        TypeInfo ti =3D {
> >> -            .name =3D bcm283x_socs[i].name,
> >> -            .parent =3D TYPE_BCM283X,
> >> -            .class_init =3D bcm283x_class_init,
> >> -            .class_data =3D (void *) &bcm283x_socs[i],
> >> -        };
> >> -        type_register(&ti);
> >> +    bc->cpu_type =3D ARM_CPU_TYPE_NAME("cortex-a53");
> >> +    bc->peri_base =3D 0x3f000000;
> >> +    bc->ctrl_base =3D 0x40000000;
> >> +    bc->clusterid =3D 0x0;
> >> +    dc->realize =3D bcm2836_realize;
> >> +    device_class_set_props(dc, bcm2836_props); =20
> > both children do use the same values for almost all fields.
> > I'd set in children class_init()s only cpu_type/clusterid
> > and keep common bits in base class. =20
>=20
> Yes so far, but then the BCM2711/BCM2838 for raspi4 changes all fields.

I this case, maybe add this as justification to commit message.

With that change
  Reviewed-by: Igor Mammedov <imammedo@redhat.com>

>=20
> >  =20
> >> +};
> >> +#endif
> >> +
> >> +static const TypeInfo bcm283x_types[] =3D {
> >> +    {
> >> +        .name           =3D TYPE_BCM2836,
> >> +        .parent         =3D TYPE_BCM283X,
> >> +        .class_init     =3D bcm2836_class_init,
> >> +#ifdef TARGET_AARCH64
> >> +    }, {
> >> +        .name           =3D TYPE_BCM2837,
> >> +        .parent         =3D TYPE_BCM283X,
> >> +        .class_init     =3D bcm2837_class_init,
> >> +#endif
> >> +    }, {
> >> +        .name           =3D TYPE_BCM283X,
> >> +        .parent         =3D TYPE_DEVICE,
> >> +        .instance_size  =3D sizeof(BCM283XState),
> >> +        .instance_init  =3D bcm2836_init,
> >> +        .class_size     =3D sizeof(BCM283XClass),
> >> +        .class_init     =3D bcm283x_class_init,
> >> +        .abstract       =3D true,
> >>       }
> >> -}
> >> +};
> >>  =20
> >> -type_init(bcm2836_register_types)
> >> +DEFINE_TYPES(bcm283x_types) =20
> >  =20
>=20


