INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:53:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/out_reg_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.463ns (35.739%)  route 2.631ns (64.261%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1713, unset)         0.508     0.508    mem_controller3/read_arbiter/data/clk
    SLICE_X49Y85         FDRE                                         r  mem_controller3/read_arbiter/data/out_reg_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  mem_controller3/read_arbiter/data/out_reg_reg[0][23]/Q
                         net (fo=2, routed)           0.414     1.138    mem_controller3/read_arbiter/data/out_reg_reg[0]_0[23]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.043     1.181 f  mem_controller3/read_arbiter/data/data_tehb/expX_c1[0]_i_2/O
                         net (fo=6, routed)           0.329     1.510    mem_controller3/read_arbiter/data/weight_loadData[31][0]
    SLICE_X51Y85         LUT4 (Prop_lut4_I1_O)        0.043     1.553 f  mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_9/O
                         net (fo=1, routed)           0.186     1.739    mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_9_n_0
    SLICE_X49Y86         LUT5 (Prop_lut5_I4_O)        0.043     1.782 r  mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_8/O
                         net (fo=2, routed)           0.139     1.921    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.043     1.964 r  mem_controller3/read_arbiter/data/newY_c1[22]_i_8/O
                         net (fo=23, routed)          0.296     2.259    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X48Y83         LUT3 (Prop_lut3_I1_O)        0.043     2.302 r  mem_controller3/read_arbiter/data/newY_c1[10]_i_3/O
                         net (fo=4, routed)           0.347     2.650    mem_controller2/read_arbiter/data/excExpFracY_c0[10]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.043     2.693 r  mem_controller2/read_arbiter/data/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.262     2.955    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X46Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.200 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    addf0/operator/ltOp_carry__0_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.250 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.250    addf0/operator/ltOp_carry__1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.300 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.300    addf0/operator/ltOp_carry__2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.422 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.352     3.773    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X46Y90         LUT6 (Prop_lut6_I0_O)        0.127     3.900 r  mem_controller2/read_arbiter/data/i__carry_i_3/O
                         net (fo=1, routed)           0.306     4.207    addf0/operator/expDiff_c1_reg[3]_0[1]
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.449 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.449    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.602 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     4.602    addf0/operator/expDiff_c0[5]
    SLICE_X47Y86         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1713, unset)         0.483     3.683    addf0/operator/clk
    SLICE_X47Y86         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X47Y86         FDRE (Setup_fdre_C_D)        0.048     3.695    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                 -0.906    




