// Seed: 1105453
module module_0 #(
    parameter id_16 = 32'd86,
    parameter id_25 = 32'd9
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      _id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      _id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38;
  assign id_17[id_16] = id_7;
  logic [1  /  -1 'h0 : id_25] id_39;
endmodule
module module_1 #(
    parameter id_7 = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout reg id_2;
  input wire id_1;
  always @(-1 or posedge id_5 == id_5 * id_1) id_2 <= id_5 == id_5;
  wire id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4
  );
  wire _id_7, id_8;
  wire [{  id_7  ,  1  }  <  -1 'b0 : -1] id_9;
  wire id_10;
  assign id_6 = id_6;
endmodule
