$date
	Fri Oct  6 11:13:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#5
1"
#7
0!
#10
0"
#15
1#
#20
1"
#22
1!
#25
0"
#30
0#
#35
1"
#37
0!
#40
1#
#45
0#
#50
