{
 "Files" : [
  {
   "Path" : "E:/sipeed/Tang/Tang-Nano-examples-master/example_lcd/lcd_pjt/src/TOP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/sipeed/Tang/Tang-Nano-examples-master/example_lcd/lcd_pjt/src/VGAMod.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/sipeed/Tang/Tang-Nano-examples-master/example_lcd/lcd_pjt/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/sipeed/Tang/Tang-Nano-examples-master/example_lcd/lcd_pjt/impl/temp/rtl_parser.result",
 "Top" : "TOP",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}