$date
	Sun Feb 02 12:35:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module sign_extender_tb $end
$var wire 32 ! imm_ext [31:0] $end
$var reg 4 " imm_sel [3:0] $end
$var reg 32 # inst [31:0] $end
$scope module uut $end
$var wire 4 $ imm_sel [3:0] $end
$var wire 32 % inst [31:0] $end
$var wire 5 & TYPE6 [4:0] $end
$var wire 12 ' TYPE5 [11:0] $end
$var wire 12 ( TYPE3 [11:0] $end
$var wire 20 ) TYPE2 [19:0] $end
$var wire 20 * TYPE1 [19:0] $end
$var reg 32 + imm_ext [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
b11111111111111111111 *
b11111111111111111111 )
b111111111111 (
b111111100010 '
b11111 &
b11111111111111111111000100100011 %
b0 $
b11111111111111111111000100100011 #
b0 "
bx !
$end
/*#2*/0
b11111111111111111111000000000000 !
b11111111111111111111000000000000 +
/*#1*/00
b11110001001000110100 *
b11110001001000110100 )
b111100010010 (
b111100001010 '
b11000 &
b1 "
b1 $
b11110001001000110100010101100111 #
b11110001001000110100010101100111 %
/*#1*/20
b11111111111100110100011100010010 !
b11111111111100110100011100010010 +
/*#2*/00
b1001 "
b1001 $
/*#2*/20
b111100010010001101000 !
b111100010010001101000 +
/*#3*/00
b10 "
b10 $
/*#3*/20
b11111111111111111111111100010010 !
b11111111111111111111111100010010 +
#400
b1010 "
b1010 $
#420
b111100010010 !
b111100010010 +
#500
b11 "
b11 $
#520
b11111111111111111111011100001010 !
b11111111111111111111011100001010 +
#600
b1011 "
b1011 $
#620
b1011100001010 !
b1011100001010 +
#700
b100 "
b100 $
#720
b11111111111111111111111100001010 !
b11111111111111111111111100001010 +
#800
b1100 "
b1100 $
#820
b111100001010 !
b111100001010 +
#900
b101 "
b101 $
#920
b11000 !
b11000 +
/*#1*/000
