#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Apr 20 17:35:28 2015
# Process ID: 3220
# Log file: /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.runs/Div_synth_1/Div.vds
# Journal file: /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.runs/Div_synth_1/vivado.jou
#-----------------------------------------------------------
source Div.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.cache/wt [current_project]
# set_property parent.project_path /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_ip /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Div' generated file not found '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Div' generated file not found '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Div' generated file not found '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div_stub.vhdl'. Please regenerate to continue.
# set_property is_locked true [get_files /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file Div.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Div -part xc7z010clg400-1 -mode out_of_context
Command: synth_design -top Div -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 883.816 ; gain = 138.730 ; free physical = 5673 ; free virtual = 8157
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Div' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/synth/Div.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1.vhd:109' bound to instance 'U0' of component 'div_gen_v5_1' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/synth/Div.vhd:138]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1__parameterized0' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1.vhd:167]
INFO: [Synth 8-3491] module 'div_gen_v5_1_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:13122' bound to instance 'i_synth' of component 'div_gen_v5_1_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1.vhd:173]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_viv__parameterized0' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:13193]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_nd_to_rdy' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:13521]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' (1#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'div_gen_synth' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:12788]
INFO: [Synth 8-638] synthesizing module 'bip_sdivider_synth' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:8521]
INFO: [Synth 8-638] synthesizing module 'dividervdc_v' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6925]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized2' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized2' (1#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized4' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized4' (1#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6709]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5131]
INFO: [Synth 8-3491] module 'c_addsub_lut6' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3670' bound to instance 'the_addsub' of component 'c_addsub_lut6' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5336]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized0' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3722]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'q_c_outreg' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4141]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized6' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized6' (1#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'q_ovflreg' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4208]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'qreg' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4263]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized8' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized8' (1#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4567]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4575]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4587]
INFO: [Synth 8-113] binding component instance 'carrymuxtop' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4596]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized0 does not have driver. [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3714]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized0' (2#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3722]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv' (3#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5131]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6709]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized10' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized10' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized12' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized12' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized14' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized14' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized16' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized16' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized18' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized18' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized20' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized20' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized22' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized22' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized24' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized24' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized26' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized26' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized28' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized28' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized30' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized30' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized32' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized32' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized34' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized34' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized36' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized36' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized38' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized38' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized40' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized40' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized42' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized42' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7318]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7360]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del_end_divisor' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7777]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized0' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6709]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized0' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5131]
INFO: [Synth 8-3491] module 'c_addsub_lut6' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3670' bound to instance 'the_addsub' of component 'c_addsub_lut6' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5336]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized2' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3722]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'q_c_outreg' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4141]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'q_ovflreg' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4208]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'qreg' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4263]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4567]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4575]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4587]
INFO: [Synth 8-113] binding component instance 'carrymuxtop' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4596]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4609]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:4617]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized2 does not have driver. [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3714]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized2' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3722]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized0' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:5131]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized0' (4#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6709]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'reg_quot' of component 'xbip_pipe_v3_0_viv' [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:7916]
WARNING: [Synth 8-3848] Net rdy in module/entity dividervdc_v does not have driver. [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6917]
INFO: [Synth 8-256] done synthesizing module 'dividervdc_v' (5#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6925]
INFO: [Synth 8-256] done synthesizing module 'bip_sdivider_synth' (6#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:8521]
INFO: [Synth 8-256] done synthesizing module 'div_gen_synth' (7#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:12788]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_viv__parameterized0' (8#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:13193]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1__parameterized0' (9#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Div' (10#1) [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/synth/Div.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 960.055 ; gain = 214.969 ; free physical = 5596 ; free virtual = 8080
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 960.055 ; gain = 214.969 ; free physical = 5596 ; free virtual = 8080
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.runs/Div_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.runs/Div_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1265.398 ; gain = 0.000 ; free physical = 5353 ; free virtual = 7838
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5353 ; free virtual = 7837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5353 ; free virtual = 7837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.runs/Div_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5353 ; free virtual = 7837
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized2 does not have driver. [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3714]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized0 does not have driver. [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:3714]
WARNING: [Synth 8-3848] Net rdy in module/entity dividervdc_v does not have driver. [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/div_gen_v5_1/hdl/div_gen_v5_1_vh_rfs.vhd:6917]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5353 ; free virtual = 7837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5353 ; free virtual = 7837
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5353 ; free virtual = 7837
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5353 ; free virtual = 7837

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5354 ; free virtual = 7839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5354 ; free virtual = 7839
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5354 ; free virtual = 7839

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5354 ; free virtual = 7839
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5352 ; free virtual = 7837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5352 ; free virtual = 7837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5358 ; free virtual = 7843
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5358 ; free virtual = 7843
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5358 ; free virtual = 7843
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5358 ; free virtual = 7843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    36|
|2     |LUT2   |    40|
|3     |LUT3   |   120|
|4     |MUXCY  |   144|
|5     |SRL16E |     1|
|6     |XORCY  |   144|
|7     |FDRE   |   546|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5358 ; free virtual = 7843
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1265.398 ; gain = 123.230 ; free physical = 5358 ; free virtual = 7843
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1265.398 ; gain = 520.312 ; free physical = 5358 ; free virtual = 7843
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1265.398 ; gain = 428.582 ; free physical = 5351 ; free virtual = 7836
# rename_ref -prefix_all Div_
INFO: [Coretcl 2-1174] Renamed 148 cell refs.
# write_checkpoint -noxdef Div.dcp
# catch { report_utilization -file Div_utilization_synth.rpt -pb Div_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1265.398 ; gain = 0.000 ; free physical = 5351 ; free virtual = 7836
# if { [catch {
#   file copy -force /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.runs/Div_synth_1/Div.dcp /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim /home/kevin/programming/PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 17:36:09 2015...
