Oh no...

Cycle: 122
RARS instruction number: 121	Instruction: sra x30,x1,x2
Expected:	Register Write to Reg: 0x1E Val: 0x81818181
Got     :	Register Write to Reg: 0x1E Val: 0xFFFFFFFF
Incorrect write

Cycle: 127
RARS instruction number: 126	Instruction: lui x1,-518120
Expected:	Register Write to Reg: 0x01 Val: 0x81818000
Got     :	Register Write to Reg: 0x0A Val: 0x00000000
Incorrect write

Cycle: 128
RARS instruction number: 127	Instruction: addi x1,x1,385
Expected:	Register Write to Reg: 0x01 Val: 0x81818181
Got     :	Register Write to Reg: 0x11 Val: 0x0000005D
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
verilator.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
wave.vcd: waveform file generated by processor simulation, you can display this simulation in gtkwave without resimulating your processor by hand


