# Attention Verilog Homework

This repository is for completing an easy self-attention model by verilog.

## Golden model

For Golden model, this is for checking the results of the hardware output. To see the results, do as follows:

```bash
cd golden_model
make && ./main 
```
