# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../2018_3_zedboardp1.1_v2.srcs/sources_1/imports/new/ALU_1_bit.vhd" \
"../../../../2018_3_zedboardp1.1_v2.srcs/sources_1/imports/new/ALU_n_bits.vhd" \
"../../../../2018_3_zedboardp1.1_v2.srcs/sources_1/imports/new/FA.vhd" \
"../../../../2018_3_zedboardp1.1_v2.srcs/sources_1/imports/new/XOR2.vhd" \
"../../../../2018_3_zedboardp1.1_v2.srcs/sim_1/imports/new/ALU_n_bits_tb.vhd" \

# Do not sort compile order
nosort
