{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701628151628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701628151628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 23:59:11 2023 " "Processing started: Sun Dec 03 23:59:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701628151628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628151628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Testing_ROB -c Testing_ROB " "Command: quartus_map --read_settings_files=on --write_settings_files=off Testing_ROB -c Testing_ROB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628151628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701628151870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701628151870 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"then\" rob.vhdl(223) " "VHDL syntax error at rob.vhdl(223) near text \"and\";  expecting \"then\"" {  } { { "../Project/rob.vhdl" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Project/rob.vhdl" 223 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \":=\", or \"<=\" rob.vhdl(223) " "VHDL syntax error at rob.vhdl(223) near text \"then\";  expecting \":=\", or \"<=\"" {  } { { "../Project/rob.vhdl" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Project/rob.vhdl" 223 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"then\" rob.vhdl(234) " "VHDL syntax error at rob.vhdl(234) near text \"and\";  expecting \"then\"" {  } { { "../Project/rob.vhdl" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Project/rob.vhdl" 234 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \":=\", or \"<=\" rob.vhdl(234) " "VHDL syntax error at rob.vhdl(234) near text \"then\";  expecting \":=\", or \"<=\"" {  } { { "../Project/rob.vhdl" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Project/rob.vhdl" 234 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement rob.vhdl(237) " "VHDL syntax error at rob.vhdl(237) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "../Project/rob.vhdl" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Project/rob.vhdl" 237 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" rob.vhdl(237) " "VHDL syntax error at rob.vhdl(237) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../Project/rob.vhdl" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Project/rob.vhdl" 237 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159043 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \":=\", or \"<=\" rob.vhdl(237) " "VHDL syntax error at rob.vhdl(237) near text \"then\";  expecting \":=\", or \"<=\"" {  } { { "../Project/rob.vhdl" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Project/rob.vhdl" 237 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159043 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement rob.vhdl(240) " "VHDL syntax error at rob.vhdl(240) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "../Project/rob.vhdl" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Project/rob.vhdl" 240 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159043 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" rob.vhdl(243) " "VHDL syntax error at rob.vhdl(243) near text \"if\";  expecting \"process\"" {  } { { "../Project/rob.vhdl" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Project/rob.vhdl" 243 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159043 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" rob.vhdl(302) " "VHDL syntax error at rob.vhdl(302) near text \"if\";  expecting \"process\"" {  } { { "../Project/rob.vhdl" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Project/rob.vhdl" 302 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aryav/desktop/ee739-superscalar/project/rob.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file /users/aryav/desktop/ee739-superscalar/project/rob.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_rob.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing_rob.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testing_rob-Struct " "Found design unit 1: testing_rob-Struct" {  } { { "Testing_ROB.vhd" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Testing/Testing_ROB.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701628159045 ""} { "Info" "ISGN_ENTITY_NAME" "1 testing_rob " "Found entity 1: testing_rob" {  } { { "Testing_ROB.vhd" "" { Text "C:/Users/aryav/Desktop/EE739-SuperScalar/Testing/Testing_ROB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701628159045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159045 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701628159128 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 03 23:59:19 2023 " "Processing ended: Sun Dec 03 23:59:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701628159128 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701628159128 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701628159128 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701628159128 ""}
