Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jan 28 19:45:38 2025
| Host         : iwolfs-Aspire-A14-51z running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    48          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (115)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (115)
--------------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.696        0.000                      0                    2        0.242        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.696        0.000                      0                    2        0.242        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 clk_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.611ns (45.674%)  route 0.727ns (54.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.702ns = ( 13.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.812     0.812 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.495    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.576 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.365     3.941    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.348     4.289 r  clk_reg_reg/Q
                         net (fo=2, routed)           0.727     5.016    clk_reg
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.263     5.279 r  clk_reg_i_1/O
                         net (fo=1, routed)           0.000     5.279    clk_reg_i_1_n_0
    SLICE_X16Y46         FDCE                                         r  clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.775    10.775 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.596    12.371    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.448 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.254    13.702    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_reg_reg/C
                         clock pessimism              0.239    13.941    
                         clock uncertainty           -0.035    13.906    
    SLICE_X16Y46         FDCE (Setup_fdce_C_D)        0.069    13.975    clk_reg_reg
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             9.105ns  (required time - arrival time)
  Source:                 clk_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.484ns (54.376%)  route 0.406ns (45.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.702ns = ( 13.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.812     0.812 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.684     2.495    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.576 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.365     3.941    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.379     4.320 f  clk_count_reg_reg[0]/Q
                         net (fo=2, routed)           0.406     4.726    clk_count_reg[0]
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.105     4.831 r  clk_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.831    clk_count_reg[0]_i_1_n_0
    SLICE_X16Y46         FDCE                                         r  clk_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.775    10.775 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.596    12.371    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.448 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.254    13.702    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_count_reg_reg[0]/C
                         clock pessimism              0.239    13.941    
                         clock uncertainty           -0.035    13.906    
    SLICE_X16Y46         FDCE (Setup_fdce_C_D)        0.030    13.936    clk_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  9.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clk_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.421%)  route 0.166ns (47.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.560     1.560    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  clk_count_reg_reg[0]/Q
                         net (fo=2, routed)           0.166     1.867    clk_count_reg[0]
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.042     1.909 r  clk_reg_i_1/O
                         net (fo=1, routed)           0.000     1.909    clk_reg_i_1_n_0
    SLICE_X16Y46         FDCE                                         r  clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.831     1.918    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_reg_reg/C
                         clock pessimism             -0.357     1.560    
    SLICE_X16Y46         FDCE (Hold_fdce_C_D)         0.107     1.667    clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.826%)  route 0.166ns (47.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.560     1.560    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.141     1.701 f  clk_count_reg_reg[0]/Q
                         net (fo=2, routed)           0.166     1.867    clk_count_reg[0]
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.912 r  clk_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    clk_count_reg[0]_i_1_n_0
    SLICE_X16Y46         FDCE                                         r  clk_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.831     1.918    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_count_reg_reg[0]/C
                         clock pessimism             -0.357     1.560    
    SLICE_X16Y46         FDCE (Hold_fdce_C_D)         0.091     1.651    clk_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X16Y46   clk_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X16Y46   clk_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y46   clk_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y46   clk_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y46   clk_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y46   clk_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y46   clk_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y46   clk_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y46   clk_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X16Y46   clk_reg_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TX_Inst/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_active_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.947ns  (logic 3.691ns (62.076%)  route 2.255ns (37.924%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE                         0.000     0.000 r  UART_TX_Inst/o_TX_Active_reg/C
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  UART_TX_Inst/o_TX_Active_reg/Q
                         net (fo=5, routed)           2.255     2.688    uart_tx_active_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.258     5.947 r  uart_tx_active_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.947    uart_tx_active_o
    M14                                                               r  uart_tx_active_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_Inst/o_TX_Done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_done_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.498ns  (logic 3.695ns (67.215%)  route 1.803ns (32.785%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE                         0.000     0.000 r  UART_TX_Inst/o_TX_Done_reg/C
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  UART_TX_Inst/o_TX_Done_reg/Q
                         net (fo=1, routed)           1.803     2.236    uart_tx_done_o_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.262     5.498 r  uart_tx_done_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.498    uart_tx_done_o
    N14                                                               r  uart_tx_done_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_Inst/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_tx_data_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.482ns  (logic 3.687ns (67.254%)  route 1.795ns (32.746%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDSE                         0.000     0.000 r  UART_TX_Inst/o_TX_Serial_reg/C
    SLICE_X12Y46         FDSE (Prop_fdse_C_Q)         0.433     0.433 r  UART_TX_Inst/o_TX_Serial_reg/Q
                         net (fo=1, routed)           1.795     2.228    uart_tx_data_o_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.254     5.482 r  uart_tx_data_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.482    uart_tx_data_o
    L18                                                               r  uart_tx_data_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_i[3]
                            (input port)
  Destination:            uart_tx_dv_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.334ns  (logic 1.619ns (37.363%)  route 2.715ns (62.637%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  button_i[3] (IN)
                         net (fo=0)                   0.000     0.000    button_i[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  button_i_IBUF[3]_inst/O
                         net (fo=25, routed)          1.960     3.349    UART_TX_Inst/button_i_IBUF[3]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.105     3.454 r  UART_TX_Inst/uart_tx_byte_reg[6]_i_2/O
                         net (fo=3, routed)           0.353     3.807    UART_TX_Inst/D[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.126     3.933 r  UART_TX_Inst/uart_tx_dv_reg_i_1/O
                         net (fo=1, routed)           0.401     4.334    UART_TX_Inst_n_8
    SLICE_X15Y46         FDCE                                         r  uart_tx_dv_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_i[3]
                            (input port)
  Destination:            uart_tx_byte_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.275ns  (logic 1.598ns (37.391%)  route 2.676ns (62.608%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  button_i[3] (IN)
                         net (fo=0)                   0.000     0.000    button_i[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  button_i_IBUF[3]_inst/O
                         net (fo=25, routed)          1.960     3.349    UART_TX_Inst/button_i_IBUF[3]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.105     3.454 r  UART_TX_Inst/uart_tx_byte_reg[6]_i_2/O
                         net (fo=3, routed)           0.353     3.807    UART_TX_Inst/D[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I3_O)        0.105     3.912 r  UART_TX_Inst/uart_tx_byte_reg[6]_i_1/O
                         net (fo=5, routed)           0.363     4.275    uart_tx_byte_reg
    SLICE_X13Y47         FDRE                                         r  uart_tx_byte_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_i[3]
                            (input port)
  Destination:            uart_tx_byte_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.275ns  (logic 1.598ns (37.391%)  route 2.676ns (62.608%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  button_i[3] (IN)
                         net (fo=0)                   0.000     0.000    button_i[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  button_i_IBUF[3]_inst/O
                         net (fo=25, routed)          1.960     3.349    UART_TX_Inst/button_i_IBUF[3]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.105     3.454 r  UART_TX_Inst/uart_tx_byte_reg[6]_i_2/O
                         net (fo=3, routed)           0.353     3.807    UART_TX_Inst/D[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I3_O)        0.105     3.912 r  UART_TX_Inst/uart_tx_byte_reg[6]_i_1/O
                         net (fo=5, routed)           0.363     4.275    uart_tx_byte_reg
    SLICE_X13Y47         FDRE                                         r  uart_tx_byte_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_i[3]
                            (input port)
  Destination:            uart_tx_byte_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.275ns  (logic 1.598ns (37.391%)  route 2.676ns (62.608%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  button_i[3] (IN)
                         net (fo=0)                   0.000     0.000    button_i[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  button_i_IBUF[3]_inst/O
                         net (fo=25, routed)          1.960     3.349    UART_TX_Inst/button_i_IBUF[3]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.105     3.454 r  UART_TX_Inst/uart_tx_byte_reg[6]_i_2/O
                         net (fo=3, routed)           0.353     3.807    UART_TX_Inst/D[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I3_O)        0.105     3.912 r  UART_TX_Inst/uart_tx_byte_reg[6]_i_1/O
                         net (fo=5, routed)           0.363     4.275    uart_tx_byte_reg
    SLICE_X13Y47         FDRE                                         r  uart_tx_byte_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_i[3]
                            (input port)
  Destination:            uart_tx_byte_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.275ns  (logic 1.598ns (37.391%)  route 2.676ns (62.608%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  button_i[3] (IN)
                         net (fo=0)                   0.000     0.000    button_i[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  button_i_IBUF[3]_inst/O
                         net (fo=25, routed)          1.960     3.349    UART_TX_Inst/button_i_IBUF[3]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.105     3.454 r  UART_TX_Inst/uart_tx_byte_reg[6]_i_2/O
                         net (fo=3, routed)           0.353     3.807    UART_TX_Inst/D[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I3_O)        0.105     3.912 r  UART_TX_Inst/uart_tx_byte_reg[6]_i_1/O
                         net (fo=5, routed)           0.363     4.275    uart_tx_byte_reg
    SLICE_X13Y47         FDRE                                         r  uart_tx_byte_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_i[3]
                            (input port)
  Destination:            uart_tx_byte_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.275ns  (logic 1.598ns (37.391%)  route 2.676ns (62.608%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  button_i[3] (IN)
                         net (fo=0)                   0.000     0.000    button_i[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  button_i_IBUF[3]_inst/O
                         net (fo=25, routed)          1.960     3.349    UART_TX_Inst/button_i_IBUF[3]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.105     3.454 r  UART_TX_Inst/uart_tx_byte_reg[6]_i_2/O
                         net (fo=3, routed)           0.353     3.807    UART_TX_Inst/D[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I3_O)        0.105     3.912 r  UART_TX_Inst/uart_tx_byte_reg[6]_i_1/O
                         net (fo=5, routed)           0.363     4.275    uart_tx_byte_reg
    SLICE_X13Y47         FDRE                                         r  uart_tx_byte_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_i[3]
                            (input port)
  Destination:            count_default_send_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.139ns  (logic 1.493ns (36.078%)  route 2.646ns (63.922%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  button_i[3] (IN)
                         net (fo=0)                   0.000     0.000    button_i[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  button_i_IBUF[3]_inst/O
                         net (fo=25, routed)          2.646     4.034    button_i_IBUF[3]
    SLICE_X19Y44         LUT6 (Prop_lut6_I2_O)        0.105     4.139 r  count_default_send_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.139    count_default_send_reg[4]_i_1_n_0
    SLICE_X19Y44         FDCE                                         r  count_default_send_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_byte_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_Inst/r_TX_Data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.624%)  route 0.111ns (46.376%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE                         0.000     0.000 r  uart_tx_byte_reg_reg[2]/C
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_tx_byte_reg_reg[2]/Q
                         net (fo=1, routed)           0.111     0.239    UART_TX_Inst/r_TX_Data_reg[6]_0[2]
    SLICE_X13Y48         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_byte_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_Inst/r_TX_Data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.196%)  route 0.113ns (46.804%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE                         0.000     0.000 r  uart_tx_byte_reg_reg[3]/C
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_tx_byte_reg_reg[3]/Q
                         net (fo=1, routed)           0.113     0.241    UART_TX_Inst/r_TX_Data_reg[6]_0[3]
    SLICE_X13Y48         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_byte_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_Inst/r_TX_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE                         0.000     0.000 r  uart_tx_byte_reg_reg[0]/C
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx_byte_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    UART_TX_Inst/r_TX_Data_reg[6]_0[0]
    SLICE_X13Y48         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_byte_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_Inst/r_TX_Data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.069%)  route 0.141ns (49.931%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE                         0.000     0.000 r  uart_tx_byte_reg_reg[1]/C
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx_byte_reg_reg[1]/Q
                         net (fo=1, routed)           0.141     0.282    UART_TX_Inst/r_TX_Data_reg[6]_0[1]
    SLICE_X13Y46         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_dv_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_TX_Inst/o_TX_Active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE                         0.000     0.000 r  uart_tx_dv_reg_reg/C
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_tx_dv_reg_reg/Q
                         net (fo=4, routed)           0.098     0.239    UART_TX_Inst/uart_tx_dv_reg
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  UART_TX_Inst/o_TX_Active_i_1/O
                         net (fo=1, routed)           0.000     0.284    UART_TX_Inst/o_TX_Active_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  UART_TX_Inst/o_TX_Active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_byte_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_Inst/r_TX_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE                         0.000     0.000 r  uart_tx_byte_reg_reg[6]/C
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx_byte_reg_reg[6]/Q
                         net (fo=1, routed)           0.167     0.308    UART_TX_Inst/r_TX_Data_reg[6]_0[4]
    SLICE_X13Y46         FDRE                                         r  UART_TX_Inst/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_Inst/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_Inst/r_Bit_Index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.246ns (75.008%)  route 0.082ns (24.992%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE                         0.000     0.000 r  UART_TX_Inst/r_Bit_Index_reg[1]/C
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  UART_TX_Inst/r_Bit_Index_reg[1]/Q
                         net (fo=5, routed)           0.082     0.230    UART_TX_Inst/r_Bit_Index_reg_n_0_[1]
    SLICE_X12Y48         LUT6 (Prop_lut6_I2_O)        0.098     0.328 r  UART_TX_Inst/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.328    UART_TX_Inst/r_Bit_Index[2]_i_1_n_0
    SLICE_X12Y48         FDRE                                         r  UART_TX_Inst/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_default_send_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_default_send_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.001%)  route 0.179ns (48.999%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE                         0.000     0.000 r  count_default_send_reg_reg[0]/C
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  count_default_send_reg_reg[0]/Q
                         net (fo=3, routed)           0.179     0.320    count_default_send_reg[0]
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  count_default_send_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    count_default_send_reg[0]_i_1_n_0
    SLICE_X17Y45         FDCE                                         r  count_default_send_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_Inst/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_Inst/r_Clock_Count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.732%)  route 0.188ns (50.268%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE                         0.000     0.000 r  UART_TX_Inst/r_Clock_Count_reg[4]/C
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_TX_Inst/r_Clock_Count_reg[4]/Q
                         net (fo=4, routed)           0.188     0.329    UART_TX_Inst/r_Clock_Count_reg_n_0_[4]
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.374 r  UART_TX_Inst/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.374    UART_TX_Inst/r_Clock_Count[4]_i_1_n_0
    SLICE_X13Y45         FDRE                                         r  UART_TX_Inst/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_Inst/FSM_sequential_r_SM_Main_reg[2]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            UART_TX_Inst/FSM_sequential_r_SM_Main_reg[2]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.326%)  route 0.174ns (45.674%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDSE                         0.000     0.000 r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[2]_inv/C
    SLICE_X14Y45         FDSE (Prop_fdse_C_Q)         0.164     0.164 f  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[2]_inv/Q
                         net (fo=14, routed)          0.174     0.338    UART_TX_Inst/r_SM_Main[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I2_O)        0.043     0.381 r  UART_TX_Inst/FSM_sequential_r_SM_Main[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.381    UART_TX_Inst/r_SM_Main__0[2]
    SLICE_X14Y45         FDSE                                         r  UART_TX_Inst/FSM_sequential_r_SM_Main_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            clk_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 1.492ns (38.757%)  route 2.357ns (61.243%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    L17                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  rst_n_i_IBUF_inst/O
                         net (fo=5, routed)           1.679     3.065    UART_TX_Inst/rst_n_i_IBUF
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.105     3.170 f  UART_TX_Inst/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=29, routed)          0.679     3.849    UART_TX_Inst_n_1
    SLICE_X16Y46         FDCE                                         f  clk_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.775     0.775 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.596     2.371    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.448 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.254     3.702    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_count_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            clk_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 1.492ns (38.757%)  route 2.357ns (61.243%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    L17                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  rst_n_i_IBUF_inst/O
                         net (fo=5, routed)           1.679     3.065    UART_TX_Inst/rst_n_i_IBUF
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.105     3.170 f  UART_TX_Inst/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=29, routed)          0.679     3.849    UART_TX_Inst_n_1
    SLICE_X16Y46         FDCE                                         f  clk_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.775     0.775 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.596     2.371    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.448 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.254     3.702    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            clk_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.269ns (17.758%)  route 1.245ns (82.242%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    L17                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_n_i_IBUF_inst/O
                         net (fo=5, routed)           0.846     1.070    UART_TX_Inst/rst_n_i_IBUF
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.115 f  UART_TX_Inst/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=29, routed)          0.400     1.514    UART_TX_Inst_n_1
    SLICE_X16Y46         FDCE                                         f  clk_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.831     1.918    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_count_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            clk_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.269ns (17.758%)  route 1.245ns (82.242%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    L17                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_n_i_IBUF_inst/O
                         net (fo=5, routed)           0.846     1.070    UART_TX_Inst/rst_n_i_IBUF
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.115 f  UART_TX_Inst/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=29, routed)          0.400     1.514    UART_TX_Inst_n_1
    SLICE_X16Y46         FDCE                                         f  clk_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.831     1.918    clk_i_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  clk_reg_reg/C





