INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sim_1/new/REG_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sim_1/new/CPU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TB
ERROR: [VRFC 10-2934] 'MemRead' is already declared [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sim_1/new/CPU_TB.v:25]
WARNING: [VRFC 10-3703] second declaration of 'MemRead' ignored [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sim_1/new/CPU_TB.v:25]
ERROR: [VRFC 10-2865] module 'CPU_TB' ignored due to previous errors [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sim_1/new/CPU_TB.v:23]
