{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614699587481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614699587518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 09:39:47 2021 " "Processing started: Tue Mar 02 09:39:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614699587518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614699587518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LimeSDR-DPD -c LimeSDR-DPD " "Command: quartus_map --read_settings_files=on --write_settings_files=off LimeSDR-DPD -c LimeSDR-DPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614699587518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614699588089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614699588089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DPD-structure " "Found design unit 1: DPD-structure" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614699601273 ""} { "Info" "ISGN_ENTITY_NAME" "1 DPD " "Found entity 1: DPD" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614699601273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614699601273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier2-SYN " "Found design unit 1: multiplier2-SYN" {  } { { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614699601276 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier2 " "Found entity 1: Multiplier2" {  } { { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614699601276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614699601276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DPD " "Elaborating entity \"DPD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614699601463 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ypi DPD.vhd(34) " "VHDL Signal Declaration warning at DPD.vhd(34): used implicit default value for signal \"ypi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614699601468 "|DPD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ypq DPD.vhd(35) " "VHDL Signal Declaration warning at DPD.vhd(35): used implicit default value for signal \"ypq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614699601469 "|DPD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ypi_s DPD.vhd(104) " "Verilog HDL or VHDL warning at DPD.vhd(104): object \"ypi_s\" assigned a value but never read" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614699601490 "|DPD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ypq_s DPD.vhd(104) " "Verilog HDL or VHDL warning at DPD.vhd(104): object \"ypq_s\" assigned a value but never read" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614699601490 "|DPD"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xIep " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xIep\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xQep " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xQep\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xIep_z " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xIep_z\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xQep_z " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xQep_z\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "res1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"res1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "res2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"res2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "res3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"res3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "res4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"res4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "res1_s " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"res1_s\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "res2_s " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"res2_s\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602441 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "res3_s " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"res3_s\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602442 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "res4_s " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"res4_s\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602442 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ijYpI " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ijYpI\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602442 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ijYpQ " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ijYpQ\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602442 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ijYpI_s " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ijYpI_s\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602442 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ijYpQ_s " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ijYpQ_s\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602442 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602442 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614699602442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier2 Multiplier2:Mult1 " "Elaborating entity \"Multiplier2\" for hierarchy \"Multiplier2:Mult1\"" {  } { { "DPD.vhd" "Mult1" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614699602933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Multiplier2:Mult1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Multiplier2:Mult1\|lpm_mult:lpm_mult_component\"" {  } { { "Multiplier2.vhd" "lpm_mult_component" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614699602979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Multiplier2:Mult1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Multiplier2:Mult1\|lpm_mult:lpm_mult_component\"" {  } { { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614699602980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Multiplier2:Mult1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Multiplier2:Mult1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614699602980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614699602980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614699602980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614699602980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614699602980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614699602980 ""}  } { { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614699602980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9sq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9sq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9sq " "Found entity 1: mult_9sq" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614699603068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614699603068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9sq Multiplier2:Mult1\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated " "Elaborating entity \"mult_9sq\" for hierarchy \"Multiplier2:Mult1\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614699603069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.vhd 2 1 " "Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder " "Found design unit 1: adder-adder" {  } { { "adder.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614699603100 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614699603100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614699603100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:Adder1 " "Elaborating entity \"adder\" for hierarchy \"adder:Adder1\"" {  } { { "DPD.vhd" "Adder1" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614699603100 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "adder.vhd(17) " "VHDL Subtype or Type Declaration warning at adder.vhd(17): subtype or type has null range" {  } { { "adder.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/adder.vhd" 17 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1614699603101 "|DPD|adder:Adder1"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "adder.vhd(20) " "VHDL warning at adder.vhd(20): ignored assignment of value to null range" {  } { { "adder.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/adder.vhd" 20 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1614699603101 "|DPD|adder:Adder1"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "adder.vhd(21) " "VHDL warning at adder.vhd(21): ignored assignment of value to null range" {  } { { "adder.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/adder.vhd" 21 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1614699603101 "|DPD|adder:Adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:\\lab7:0:lab8:0:Adder3 " "Elaborating entity \"adder\" for hierarchy \"adder:\\lab7:0:lab8:0:Adder3\"" {  } { { "DPD.vhd" "\\lab7:0:lab8:0:Adder3" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614699603162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:\\lab7:0:lab8:0:Adder4 " "Elaborating entity \"adder\" for hierarchy \"adder:\\lab7:0:lab8:0:Adder4\"" {  } { { "DPD.vhd" "\\lab7:0:lab8:0:Adder4" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614699603175 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:5:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:5:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:5:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605987 "|DPD|Multiplier2:lab7:4:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:4:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:4:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:4:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:4:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:4:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:4:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:4:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:3:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:3:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:3:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:2:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:2:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:2:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:1:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:1:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:1:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:3:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:3:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:3:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:3:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:3:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:3:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:3:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:3:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:2:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:2:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:2:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:2:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:2:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:2:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:2:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:2:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:1:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:1:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:1:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:1:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:1:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:1:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:1:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:1:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:0:Mult8\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:0:Mult8|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:0:Mult7\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 353 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:0:Mult7|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:0:Mult6\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:0:Mult6|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab7:0:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab7:0:lab8:0:Mult5\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab7:0:lab8:0:Mult5|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:3:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab5:3:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:3:Mult4|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:3:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab5:3:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:3:Mult4|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:3:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab5:3:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:3:Mult3|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:3:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab5:3:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:3:Mult3|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:2:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab5:2:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:2:Mult4|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:2:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab5:2:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:2:Mult4|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:2:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab5:2:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:2:Mult3|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:2:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab5:2:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:2:Mult3|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:1:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab5:1:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:1:Mult4|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:1:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab5:1:Mult4\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:1:Mult4|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:1:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:\\lab5:1:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:1:Mult3|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:\\lab5:1:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:\\lab5:1:Mult3\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:lab5:1:Mult3|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:Mult2\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:Mult2\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:Mult2|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:Mult2\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:Mult2\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:Mult2|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:Mult1\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1 " "Synthesized away node \"Multiplier2:Mult1\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|mac_mult1\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:Mult1|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multiplier2:Mult1\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\] " "Synthesized away node \"Multiplier2:Mult1\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\|result\[0\]\"" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/db/mult_9sq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Multiplier2.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/Multiplier2.vhd" 78 0 0 } } { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699605988 "|DPD|Multiplier2:Mult1|lpm_mult:lpm_mult_component|mult_9sq:auto_generated|mac_out2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1614699605987 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1614699605987 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[0\] GND " "Pin \"ypi\[0\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[1\] GND " "Pin \"ypi\[1\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[2\] GND " "Pin \"ypi\[2\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[3\] GND " "Pin \"ypi\[3\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[4\] GND " "Pin \"ypi\[4\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[5\] GND " "Pin \"ypi\[5\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[6\] GND " "Pin \"ypi\[6\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[7\] GND " "Pin \"ypi\[7\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[8\] GND " "Pin \"ypi\[8\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[9\] GND " "Pin \"ypi\[9\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[10\] GND " "Pin \"ypi\[10\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[11\] GND " "Pin \"ypi\[11\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[12\] GND " "Pin \"ypi\[12\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypi\[13\] GND " "Pin \"ypi\[13\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypi[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[0\] GND " "Pin \"ypq\[0\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[1\] GND " "Pin \"ypq\[1\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[2\] GND " "Pin \"ypq\[2\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[3\] GND " "Pin \"ypq\[3\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[4\] GND " "Pin \"ypq\[4\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[5\] GND " "Pin \"ypq\[5\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[6\] GND " "Pin \"ypq\[6\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[7\] GND " "Pin \"ypq\[7\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[8\] GND " "Pin \"ypq\[8\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[9\] GND " "Pin \"ypq\[9\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[10\] GND " "Pin \"ypq\[10\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[11\] GND " "Pin \"ypq\[11\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[12\] GND " "Pin \"ypq\[12\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ypq\[13\] GND " "Pin \"ypq\[13\]\" is stuck at GND" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614699606831 "|DPD|ypq[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1614699606831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1158 " "1158 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614699607024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614699608985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614699608985 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_valid " "No output dependent on input pin \"data_valid\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|data_valid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[0\] " "No output dependent on input pin \"xpi\[0\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[1\] " "No output dependent on input pin \"xpi\[1\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[2\] " "No output dependent on input pin \"xpi\[2\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[3\] " "No output dependent on input pin \"xpi\[3\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[4\] " "No output dependent on input pin \"xpi\[4\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[5\] " "No output dependent on input pin \"xpi\[5\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[6\] " "No output dependent on input pin \"xpi\[6\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[7\] " "No output dependent on input pin \"xpi\[7\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[8\] " "No output dependent on input pin \"xpi\[8\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[9\] " "No output dependent on input pin \"xpi\[9\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[10\] " "No output dependent on input pin \"xpi\[10\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[11\] " "No output dependent on input pin \"xpi\[11\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[12\] " "No output dependent on input pin \"xpi\[12\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpi\[13\] " "No output dependent on input pin \"xpi\[13\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpi[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[0\] " "No output dependent on input pin \"xpq\[0\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[1\] " "No output dependent on input pin \"xpq\[1\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[2\] " "No output dependent on input pin \"xpq\[2\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[3\] " "No output dependent on input pin \"xpq\[3\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[4\] " "No output dependent on input pin \"xpq\[4\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[5\] " "No output dependent on input pin \"xpq\[5\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[6\] " "No output dependent on input pin \"xpq\[6\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[7\] " "No output dependent on input pin \"xpq\[7\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[8\] " "No output dependent on input pin \"xpq\[8\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[9\] " "No output dependent on input pin \"xpq\[9\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[10\] " "No output dependent on input pin \"xpq\[10\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[11\] " "No output dependent on input pin \"xpq\[11\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[12\] " "No output dependent on input pin \"xpq\[12\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xpq\[13\] " "No output dependent on input pin \"xpq\[13\]\"" {  } { { "DPD.vhd" "" { Text "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/DPD.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614699611052 "|DPD|xpq[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1614699611052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614699611054 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614699611054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614699611054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 280 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 280 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614699611894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 02 09:40:11 2021 " "Processing ended: Tue Mar 02 09:40:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614699611894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614699611894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614699611894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614699611894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1614699615264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614699615329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 09:40:14 2021 " "Processing started: Tue Mar 02 09:40:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614699615329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1614699615329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LimeSDR-DPD -c LimeSDR-DPD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LimeSDR-DPD -c LimeSDR-DPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1614699615329 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1614699615530 ""}
{ "Info" "0" "" "Project  = LimeSDR-DPD" {  } {  } 0 0 "Project  = LimeSDR-DPD" 0 0 "Fitter" 0 0 1614699615532 ""}
{ "Info" "0" "" "Revision = LimeSDR-DPD" {  } {  } 0 0 "Revision = LimeSDR-DPD" 0 0 "Fitter" 0 0 1614699615532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1614699616125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1614699616192 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LimeSDR-DPD EP4CE40F23A7 " "Selected device EP4CE40F23A7 for design \"LimeSDR-DPD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614699616199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614699616287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614699616287 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614699616730 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614699616735 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614699616911 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614699616911 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614699616913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614699616913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614699616913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614699616913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614699616913 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614699616913 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1614699616914 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "59 59 " "No exact pin location assignment(s) for 59 pins of 59 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1614699617428 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LimeSDR-DPD.sdc " "Synopsys Design Constraints File file not found: 'LimeSDR-DPD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1614699617578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614699617578 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1614699617579 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1614699617579 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1614699617580 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1614699617580 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1614699617580 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614699617582 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614699617582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614699617582 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614699617582 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614699617583 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1614699617583 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1614699617583 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614699617583 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614699617584 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1614699617584 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614699617584 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 2.5V 31 28 0 " "Number of I/O pins in group: 59 (unused VREF, 2.5V VCCIO, 31 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1614699617586 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1614699617586 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1614699617586 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614699617588 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614699617588 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614699617588 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614699617588 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614699617588 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614699617588 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614699617588 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614699617588 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1614699617588 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1614699617588 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614699617643 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1614699617778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614699619142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614699619400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614699619451 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614699620089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614699620089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614699620669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y22 X10_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32" {  } { { "loc" "" { Generic "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} { { 12 { 0 ""} 0 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1614699622039 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614699622039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1614699622254 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1614699622254 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614699622254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614699622257 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1614699622653 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614699622660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614699622852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614699622852 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614699623168 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614699623552 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/output_files/LimeSDR-DPD.fit.smsg " "Generated suppressed messages file C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/output_files/LimeSDR-DPD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614699623945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5537 " "Peak virtual memory: 5537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614699624339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 02 09:40:24 2021 " "Processing ended: Tue Mar 02 09:40:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614699624339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614699624339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614699624339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614699624339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1614699626311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614699626363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 09:40:26 2021 " "Processing started: Tue Mar 02 09:40:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614699626363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1614699626363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LimeSDR-DPD -c LimeSDR-DPD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LimeSDR-DPD -c LimeSDR-DPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1614699626363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1614699627087 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1614699628423 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1614699628640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614699630302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 02 09:40:30 2021 " "Processing ended: Tue Mar 02 09:40:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614699630302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614699630302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614699630302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1614699630302 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1614699631707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1614699633154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614699633209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 09:40:32 2021 " "Processing started: Tue Mar 02 09:40:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614699633209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1614699633209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LimeSDR-DPD -c LimeSDR-DPD " "Command: quartus_sta LimeSDR-DPD -c LimeSDR-DPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1614699633210 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1614699633383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1614699633994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1614699633994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614699634050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614699634050 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LimeSDR-DPD.sdc " "Synopsys Design Constraints File file not found: 'LimeSDR-DPD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1614699634966 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1614699634967 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1614699634967 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1614699634967 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1614699634967 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1614699634967 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1614699634968 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1614699635070 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1614699635218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699635254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699635759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699635912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699636055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699636201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699636343 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1614699636490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1614699636510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1614699636803 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1614699637615 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1614699637616 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1614699637616 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1614699637616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699637651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699637932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699638091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699638261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699638439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699638594 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1614699638742 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1614699639235 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1614699639235 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1614699639235 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1614699639235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699639431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699639655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699639908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699640129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614699640306 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614699641788 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614699641788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614699642874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 02 09:40:42 2021 " "Processing ended: Tue Mar 02 09:40:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614699642874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614699642874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614699642874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1614699642874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1614699644911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614699644936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 09:40:44 2021 " "Processing started: Tue Mar 02 09:40:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614699644936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1614699644936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LimeSDR-DPD -c LimeSDR-DPD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LimeSDR-DPD -c LimeSDR-DPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1614699644936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1614699645558 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LimeSDR-DPD.vho C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/simulation/modelsim/ simulation " "Generated file LimeSDR-DPD.vho in folder \"C:/Users/susan/Documents/UTD/SeniorDesign/LimeSDR-DPD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614699645771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614699646340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 02 09:40:46 2021 " "Processing ended: Tue Mar 02 09:40:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614699646340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614699646340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614699646340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1614699646340 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 293 s " "Quartus Prime Full Compilation was successful. 0 errors, 293 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1614699647485 ""}
