/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  wire [2:0] _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [16:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_17z;
  wire [21:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z & celloutsig_0_3z);
  assign celloutsig_0_16z = ~(in_data[36] & celloutsig_0_8z[1]);
  assign celloutsig_1_17z = !(celloutsig_1_4z ? celloutsig_1_5z : celloutsig_1_2z);
  assign celloutsig_0_45z = ~(celloutsig_0_29z | celloutsig_0_18z[7]);
  assign celloutsig_0_33z = ~celloutsig_0_23z[0];
  assign celloutsig_1_19z = ~celloutsig_1_5z;
  assign celloutsig_1_5z = ~((in_data[170] | celloutsig_1_1z) & in_data[134]);
  assign celloutsig_1_8z = ~((celloutsig_1_2z | celloutsig_1_6z[0]) & celloutsig_1_4z);
  assign celloutsig_0_1z = ~((in_data[2] | in_data[68]) & celloutsig_0_0z);
  assign celloutsig_0_15z = ~((celloutsig_0_4z | celloutsig_0_13z[2]) & celloutsig_0_7z);
  assign celloutsig_0_7z = celloutsig_0_0z | ~(celloutsig_0_4z);
  assign celloutsig_0_17z = celloutsig_0_3z | ~(celloutsig_0_0z);
  assign celloutsig_0_22z = celloutsig_0_21z | ~(celloutsig_0_17z);
  assign celloutsig_0_35z = celloutsig_0_26z | celloutsig_0_33z;
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[154];
  assign celloutsig_1_4z = celloutsig_1_1z | in_data[134];
  assign celloutsig_0_5z = celloutsig_0_4z | celloutsig_0_1z;
  assign celloutsig_0_20z = ~(celloutsig_0_7z ^ celloutsig_0_8z[3]);
  assign celloutsig_0_24z = { _00_[10:8], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_9z[3], celloutsig_0_9z[3], celloutsig_0_9z[1:0], celloutsig_0_1z } + { celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_15z };
  reg [7:0] _22_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_5z)
    if (!celloutsig_1_5z) _22_ <= 8'h00;
    else _22_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _01_[2:1], _00_[10:8], _02_[2:0] } = _22_;
  assign celloutsig_1_6z = { in_data[173:170], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z } / { 1'h1, in_data[144:140], celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_6z[12:7] > { celloutsig_0_6z[11:7], celloutsig_0_7z };
  assign celloutsig_1_2z = { in_data[105:104], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } < in_data[126:118];
  assign celloutsig_0_26z = { celloutsig_0_6z[8:4], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_11z[12:4], 1'h0, celloutsig_0_11z[2:0], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_19z } < { celloutsig_0_6z[4:2], celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_9z[3], celloutsig_0_9z[3], celloutsig_0_9z[1:0] };
  assign celloutsig_0_44z = celloutsig_0_37z[2:0] % { 1'h1, celloutsig_0_6z[13:12] };
  assign celloutsig_1_7z = { in_data[164:157], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z } % { 1'h1, in_data[141:133], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_9z[3], celloutsig_0_9z[3], celloutsig_0_9z[1:0], celloutsig_0_1z } % { 1'h1, celloutsig_0_9z[3], celloutsig_0_9z[3], celloutsig_0_9z[1:0] };
  assign celloutsig_0_23z = { in_data[45:44], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_20z } % { 1'h1, in_data[46:42], celloutsig_0_15z, in_data[0] };
  assign celloutsig_0_0z = in_data[65:46] !== in_data[28:9];
  assign celloutsig_0_37z = ~ { celloutsig_0_28z[7:5], celloutsig_0_35z };
  assign celloutsig_0_3z = _00_[9] & celloutsig_0_1z;
  assign celloutsig_0_10z = | { _01_[2:1], _00_[10:8] };
  assign celloutsig_0_21z = | { celloutsig_0_18z[8:3], celloutsig_0_18z[1:0], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_9z[3], celloutsig_0_9z[1:0], celloutsig_0_3z };
  assign celloutsig_0_6z = { _01_[2:1], _00_[10:8], _02_[2:0], _01_[2:1], _00_[10:8], _02_[2:0] } >> in_data[93:78];
  assign celloutsig_0_28z = { celloutsig_0_23z[6:2], celloutsig_0_26z, celloutsig_0_24z } >> { in_data[56:48], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z } <<< { celloutsig_0_6z[7:5], celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_6z[6:2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_17z } - { celloutsig_1_10z[7], celloutsig_1_10z[7], celloutsig_1_10z[5], celloutsig_1_10z[7], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_15z, celloutsig_0_6z } ^ { celloutsig_0_13z[1], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_9z[3], celloutsig_0_9z[3], celloutsig_0_9z[1:0] };
  assign celloutsig_1_0z = ~((in_data[166] & in_data[115]) | in_data[110]);
  assign celloutsig_0_14z = ~((in_data[81] & celloutsig_0_1z) | celloutsig_0_6z[6]);
  assign celloutsig_0_29z = ~((celloutsig_0_8z[2] & celloutsig_0_16z) | celloutsig_0_9z[3]);
  assign { celloutsig_0_9z[3], celloutsig_0_9z[0], celloutsig_0_9z[1] } = ~ { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z };
  assign { celloutsig_1_10z[13:8], celloutsig_1_10z[1], celloutsig_1_10z[3], celloutsig_1_10z[7], celloutsig_1_10z[5] } = ~ { celloutsig_1_7z[6:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign { celloutsig_0_11z[2], celloutsig_0_11z[0], celloutsig_0_11z[1], celloutsig_0_11z[5:4], celloutsig_0_11z[12:6] } = { celloutsig_0_9z[3], celloutsig_0_9z[0], celloutsig_0_9z[1], celloutsig_0_3z, celloutsig_0_1z, in_data[47:41] } ^ { celloutsig_0_9z[1], celloutsig_0_4z, celloutsig_0_9z[0], in_data[55], celloutsig_0_9z[3], in_data[62:56] };
  assign { celloutsig_0_18z[3], celloutsig_0_18z[0], celloutsig_0_18z[1], celloutsig_0_18z[7:4], celloutsig_0_18z[8] } = ~ { celloutsig_0_9z[3], celloutsig_0_9z[0], celloutsig_0_9z[1], celloutsig_0_8z, celloutsig_0_0z };
  assign _00_[7:0] = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_9z[3], celloutsig_0_9z[3], celloutsig_0_9z[1:0], celloutsig_0_1z };
  assign _01_[0] = _00_[10];
  assign _02_[7:3] = { _01_[2:1], _00_[10:8] };
  assign celloutsig_0_11z[3] = 1'h0;
  assign celloutsig_0_18z[2] = celloutsig_0_18z[3];
  assign celloutsig_0_9z[2] = celloutsig_0_9z[3];
  assign { celloutsig_1_10z[6], celloutsig_1_10z[4], celloutsig_1_10z[2], celloutsig_1_10z[0] } = { celloutsig_1_10z[7], celloutsig_1_10z[7], celloutsig_1_10z[3], celloutsig_1_10z[1] };
  assign { out_data[149:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
