{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632083219031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632083219036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 16:26:58 2021 " "Processing started: Sun Sep 19 16:26:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632083219036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083219036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Akram_9_19_2021_Test_Bench -c Akram_9_19_2021_Test_Bench " "Command: quartus_map --read_settings_files=on --write_settings_files=off Akram_9_19_2021_Test_Bench -c Akram_9_19_2021_Test_Bench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083219036 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1632083219481 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Akram_9_19_2021_Test_Bench.vhd(21) " "VHDL syntax error at Akram_9_19_2021_Test_Bench.vhd(21) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Akram_9_19_2021_Test_Bench.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_Test_Bench.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Akram_9_19_2021_Test_Bench.vhd(22) " "VHDL syntax error at Akram_9_19_2021_Test_Bench.vhd(22) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Akram_9_19_2021_Test_Bench.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_Test_Bench.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Akram_9_19_2021_Test_Bench.vhd(24) " "VHDL syntax error at Akram_9_19_2021_Test_Bench.vhd(24) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Akram_9_19_2021_Test_Bench.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_Test_Bench.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Akram_9_19_2021_Test_Bench.vhd(28) " "VHDL syntax error at Akram_9_19_2021_Test_Bench.vhd(28) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Akram_9_19_2021_Test_Bench.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_Test_Bench.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Akram_9_19_2021_Test_Bench.vhd(29) " "VHDL syntax error at Akram_9_19_2021_Test_Bench.vhd(29) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Akram_9_19_2021_Test_Bench.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_Test_Bench.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Akram_9_19_2021_Test_Bench.vhd(34) " "VHDL syntax error at Akram_9_19_2021_Test_Bench.vhd(34) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Akram_9_19_2021_Test_Bench.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_Test_Bench.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Akram_9_19_2021_Test_Bench.vhd(35) " "VHDL syntax error at Akram_9_19_2021_Test_Bench.vhd(35) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Akram_9_19_2021_Test_Bench.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_Test_Bench.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Akram_9_19_2021_Test_Bench.vhd(40) " "VHDL syntax error at Akram_9_19_2021_Test_Bench.vhd(40) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Akram_9_19_2021_Test_Bench.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_Test_Bench.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Akram_9_19_2021_Test_Bench.vhd(41) " "VHDL syntax error at Akram_9_19_2021_Test_Bench.vhd(41) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Akram_9_19_2021_Test_Bench.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_Test_Bench.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227207 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Akram_9_19_2021_Test_Bench.vhd(47) " "VHDL syntax error at Akram_9_19_2021_Test_Bench.vhd(47) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Akram_9_19_2021_Test_Bench.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_Test_Bench.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227207 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Akram_9_19_2021_Test_Bench.vhd(48) " "VHDL syntax error at Akram_9_19_2021_Test_Bench.vhd(48) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Akram_9_19_2021_Test_Bench.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_Test_Bench.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akram_9_19_2021_test_bench.vhd 0 0 " "Found 0 design units, including 0 entities, in source file akram_9_19_2021_test_bench.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227207 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5026 " "Peak virtual memory: 5026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632083227292 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 19 16:27:07 2021 " "Processing ended: Sun Sep 19 16:27:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632083227292 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632083227292 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632083227292 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227292 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632083227869 ""}
