#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x155e06d10 .scope module, "tb_univ_cntr" "tb_univ_cntr" 2 2;
 .timescale -9 -9;
P_0x600001c1c980 .param/l "n" 1 2 4, +C4<00000000000000000000000000000100>;
P_0x600001c1c9c0 .param/l "t" 1 2 3, +C4<00000000000000000000000000001010>;
v0x60000001c6c0_0 .var "clk", 0 0;
v0x60000001c750_0 .var "d_in", 3 0;
v0x60000001c7e0_0 .var "ld", 0 0;
v0x60000001c870_0 .var "rst", 0 0;
v0x60000001c900_0 .var "up", 0 0;
v0x60000001c990_0 .net "z", 3 0, L_0x60000191ccb0;  1 drivers
E_0x60000271e480 .event negedge, v0x60000001c240_0;
E_0x60000271e4c0 .event anyedge, v0x60000001c510_0;
S_0x155e06e80 .scope module, "DUT" "univ_cntr" 2 19, 3 2 0, S_0x155e06d10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "z";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "d_in";
    .port_info 4 /INPUT 1 "ld";
    .port_info 5 /INPUT 1 "up";
P_0x60000271e500 .param/l "n" 0 3 2, +C4<00000000000000000000000000000100>;
L_0x60000191ccb0 .functor BUFZ 4, v0x60000001c630_0, C4<0000>, C4<0000>, C4<0000>;
v0x60000001c240_0 .net "clk", 0 0, v0x60000001c6c0_0;  1 drivers
v0x60000001c2d0_0 .net "d_in", 3 0, v0x60000001c750_0;  1 drivers
v0x60000001c360_0 .net "ld", 0 0, v0x60000001c7e0_0;  1 drivers
v0x60000001c3f0_0 .net "rst", 0 0, v0x60000001c870_0;  1 drivers
v0x60000001c480_0 .net "up", 0 0, v0x60000001c900_0;  1 drivers
v0x60000001c510_0 .net "z", 3 0, L_0x60000191ccb0;  alias, 1 drivers
v0x60000001c5a0_0 .var "z_nxt", 3 0;
v0x60000001c630_0 .var "z_reg", 3 0;
E_0x60000271e580 .event anyedge, v0x60000001c630_0, v0x60000001c480_0, v0x60000001c360_0, v0x60000001c2d0_0;
E_0x60000271e5c0 .event posedge, v0x60000001c240_0;
    .scope S_0x155e06e80;
T_0 ;
    %wait E_0x60000271e5c0;
    %load/vec4 v0x60000001c3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000001c630_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000001c5a0_0;
    %assign/vec4 v0x60000001c630_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x155e06e80;
T_1 ;
    %wait E_0x60000271e580;
    %load/vec4 v0x60000001c360_0;
    %load/vec4 v0x60000001c480_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x60000001c630_0;
    %subi 1, 0, 4;
    %store/vec4 v0x60000001c5a0_0, 0, 4;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x60000001c630_0;
    %addi 1, 0, 4;
    %store/vec4 v0x60000001c5a0_0, 0, 4;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x60000001c2d0_0;
    %store/vec4 v0x60000001c5a0_0, 0, 4;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x60000001c630_0;
    %store/vec4 v0x60000001c5a0_0, 0, 4;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x155e06d10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000001c6c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x155e06d10;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x60000001c6c0_0;
    %inv;
    %store/vec4 v0x60000001c6c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x155e06d10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000001c870_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000001c870_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x155e06d10;
T_5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000001c750_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x155e06d10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000001c7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000001c900_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000271e480;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
T_6.2 ;
    %load/vec4 v0x60000001c990_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_0x60000271e4c0;
    %jmp T_6.2;
T_6.3 ;
    %wait E_0x60000271e480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000001c900_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_6.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.5, 5;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000271e480;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
T_6.6 ;
    %load/vec4 v0x60000001c990_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.7, 6;
    %wait E_0x60000271e4c0;
    %jmp T_6.6;
T_6.7 ;
    %wait E_0x60000271e480;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000001c7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000001c900_0, 0, 1;
    %wait E_0x60000271e480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000001c7e0_0, 0, 1;
    %delay 210, 0;
    %wait E_0x60000271e480;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000001c7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000001c900_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x155e06d10;
T_7 ;
    %vpi_call 2 65 "$dumpfile", "tb_univ_cntr.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x155e06d10 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_univ_cntr.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/univ_cntr/univ_cntr.v";
