<html><body><samp><pre>
<!@TC:1729885556>
#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
#OS: Linux 
#Hostname: MountainOps

# Fri Oct 25 12:45:56 2024

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125821
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1729885557> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125821
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1729885557> | Running in 64-bit mode 
@N: : <!@TM:1729885557> | stack limit increased to max 
@N: : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:11:7:11:11:@N::@XP_MSG">Main.vhd(11)</a><!@TM:1729885557> | Top entity is set to Main.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/BuildNumber.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'. 
@N:<a href="@N:CD895:@XP_HELP">CD895</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:CD895:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1729885557> | Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1729885557> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Process completed successfully.
# Fri Oct 25 12:45:56 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125821
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1729885557> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1729885557> | Running Verilog Compiler in System Verilog mode 

@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v" (library work)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FCCC_C0/FCCC_C0.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/CCC_0/FineSteeringMirror_sb_CCC_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:4:13:4:26:@W:CG100:@XP_MSG">osc_comps.v(4)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:14:13:14:26:@W:CG100:@XP_MSG">osc_comps.v(14)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:27:13:27:26:@W:CG100:@XP_MSG">osc_comps.v(27)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:43:13:43:26:@W:CG100:@XP_MSG">osc_comps.v(43)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:55:13:55:26:@W:CG100:@XP_MSG">osc_comps.v(55)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:67:13:67:26:@W:CG100:@XP_MSG">osc_comps.v(67)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v:496:13:496:26:@W:CG100:@XP_MSG">FineSteeringMirror_sb_MSS_syn.v(496)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FineSteeringMirror_sb.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror/FineSteeringMirror.v" (library work)
@N: : <!@TM:1729885557> | stack limit increased to max 
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Process completed successfully.
# Fri Oct 25 12:45:56 2024

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1729885557> | Running Verilog Compiler in System Verilog mode 

@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v" (library work)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FCCC_C0/FCCC_C0.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/CCC_0/FineSteeringMirror_sb_CCC_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:4:13:4:26:@W:CG100:@XP_MSG">osc_comps.v(4)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:14:13:14:26:@W:CG100:@XP_MSG">osc_comps.v(14)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:27:13:27:26:@W:CG100:@XP_MSG">osc_comps.v(27)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:43:13:43:26:@W:CG100:@XP_MSG">osc_comps.v(43)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:55:13:55:26:@W:CG100:@XP_MSG">osc_comps.v(55)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:67:13:67:26:@W:CG100:@XP_MSG">osc_comps.v(67)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v:496:13:496:26:@W:CG100:@XP_MSG">FineSteeringMirror_sb_MSS_syn.v(496)</a><!@TM:1729885557> | User defined pragma syn_black_box detected</font>

@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FineSteeringMirror_sb.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror/FineSteeringMirror.v" (library work)
@N: : <!@TM:1729885557> | stack limit increased to max 
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:362:7:362:13:@N:CG364:@XP_MSG">smartfusion2.v(362)</a><!@TM:1729885557> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:376:7:376:10:@N:CG364:@XP_MSG">smartfusion2.v(376)</a><!@TM:1729885557> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:372:7:372:10:@N:CG364:@XP_MSG">smartfusion2.v(372)</a><!@TM:1729885557> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:729:7:729:10:@N:CG364:@XP_MSG">smartfusion2.v(729)</a><!@TM:1729885557> | Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:268:7:268:12:@N:CG364:@XP_MSG">smartfusion2.v(268)</a><!@TM:1729885557> | Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v:5:7:5:29:@N:CG364:@XP_MSG">FCCC_C0_FCCC_C0_0_FCCC.v(5)</a><!@TM:1729885557> | Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FCCC_C0/FCCC_C0.v:139:7:139:14:@N:CG364:@XP_MSG">FCCC_C0.v(139)</a><!@TM:1729885557> | Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
Finished optimization stage 1 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1729885557> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/CCC_0/FineSteeringMirror_sb_CCC_0_FCCC.v:5:7:5:39:@N:CG364:@XP_MSG">FineSteeringMirror_sb_CCC_0_FCCC.v(5)</a><!@TM:1729885557> | Synthesizing module FineSteeringMirror_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on FineSteeringMirror_sb_CCC_0_FCCC .......
Finished optimization stage 1 on FineSteeringMirror_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1729885557> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1729885557> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1729885557> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z1_layer0 .......
Finished optimization stage 1 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:23:7:23:17:@N:CG364:@XP_MSG">coreresetp.v(23)</a><!@TM:1729885557> | Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z2_layer0
Running optimization stage 1 on CoreResetP_Z2_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1613:4:1613:10:@W:CL169:@XP_MSG">coreresetp.v(1613)</a><!@TM:1729885557> | Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1729885557> | Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1729885557> | Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1729885557> | Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1729885557> | Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1729885557> | Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1729885557> | Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1729885557> | Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1729885557> | Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1729885557> | Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1729885557> | Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1729885557> | Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1729885557> | Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1729885557> | Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1729885557> | Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1729885557> | Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1729885557> | Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1729885557> | Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1729885557> | Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1729885557> | Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1388:4:1388:10:@W:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1729885557> | Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1729885557> | Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1729885557> | Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1729885557> | Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1729885557> | Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1729885557> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1729885557> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1729885557> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1729885557> | Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1729885557> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1729885557> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:51:7:51:25:@N:CG364:@XP_MSG">osc_comps.v(51)</a><!@TM:1729885557> | Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1729885557> | Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v:5:7:5:41:@N:CG364:@XP_MSG">FineSteeringMirror_sb_FABOSC_0_OSC.v(5)</a><!@TM:1729885557> | Synthesizing module FineSteeringMirror_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on FineSteeringMirror_sb_FABOSC_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v:15:7:15:25:@W:CL318:@XP_MSG">FineSteeringMirror_sb_FABOSC_0_OSC.v(15)</a><!@TM:1729885557> | *Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v:17:7:17:21:@W:CL318:@XP_MSG">FineSteeringMirror_sb_FABOSC_0_OSC.v(17)</a><!@TM:1729885557> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v:18:7:18:21:@W:CL318:@XP_MSG">FineSteeringMirror_sb_FABOSC_0_OSC.v(18)</a><!@TM:1729885557> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v:19:7:19:17:@W:CL318:@XP_MSG">FineSteeringMirror_sb_FABOSC_0_OSC.v(19)</a><!@TM:1729885557> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v:20:7:20:17:@W:CL318:@XP_MSG">FineSteeringMirror_sb_FABOSC_0_OSC.v(20)</a><!@TM:1729885557> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on FineSteeringMirror_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">FineSteeringMirror_sb_MSS_syn.v(5)</a><!@TM:1729885557> | Synthesizing module MSS_010 in library work.
Running optimization stage 1 on MSS_010 .......
Finished optimization stage 1 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS.v:9:7:9:32:@N:CG364:@XP_MSG">FineSteeringMirror_sb_MSS.v(9)</a><!@TM:1729885557> | Synthesizing module FineSteeringMirror_sb_MSS in library work.
Running optimization stage 1 on FineSteeringMirror_sb_MSS .......
Finished optimization stage 1 on FineSteeringMirror_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:720:7:720:15:@N:CG364:@XP_MSG">smartfusion2.v(720)</a><!@TM:1729885557> | Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FineSteeringMirror_sb.v:9:7:9:28:@N:CG364:@XP_MSG">FineSteeringMirror_sb.v(9)</a><!@TM:1729885557> | Synthesizing module FineSteeringMirror_sb in library work.
Running optimization stage 1 on FineSteeringMirror_sb .......
Finished optimization stage 1 on FineSteeringMirror_sb (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror/FineSteeringMirror.v:9:7:9:25:@N:CG364:@XP_MSG">FineSteeringMirror.v(9)</a><!@TM:1729885557> | Synthesizing module FineSteeringMirror in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror/FineSteeringMirror.v:431:5:431:11:@N:CG794:@XP_MSG">FineSteeringMirror.v(431)</a><!@TM:1729885557> | Using module Main from library work
Running optimization stage 1 on FineSteeringMirror .......
Finished optimization stage 1 on FineSteeringMirror (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on FineSteeringMirror .......
Finished optimization stage 2 on FineSteeringMirror (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on FineSteeringMirror_sb .......
Finished optimization stage 2 on FineSteeringMirror_sb (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on FineSteeringMirror_sb_MSS .......
Finished optimization stage 2 on FineSteeringMirror_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on MSS_010 .......
Finished optimization stage 2 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on FineSteeringMirror_sb_FABOSC_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">FineSteeringMirror_sb_FABOSC_0_OSC.v(14)</a><!@TM:1729885557> | Input XTL is unused.
Finished optimization stage 2 on FineSteeringMirror_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on CoreResetP_Z2_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1729885557> | Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1729885557> | Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1729885557> | Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1729885557> | Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1729885557> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1729885557> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1729885557> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1729885557> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1729885557> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:29:20:29:29:@N:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1729885557> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:56:20:56:29:@N:CL159:@XP_MSG">coreresetp.v(56)</a><!@TM:1729885557> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:59:20:59:35:@N:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1729885557> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:68:20:68:35:@N:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1729885557> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:72:20:72:35:@N:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1729885557> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:76:20:76:35:@N:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1729885557> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:90:20:90:30:@N:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1729885557> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:91:20:91:32:@N:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1729885557> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:92:20:92:32:@N:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1729885557> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:93:20:93:30:@N:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1729885557> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:94:20:94:32:@N:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1729885557> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:95:20:95:32:@N:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1729885557> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:96:20:96:30:@N:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1729885557> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:97:20:97:32:@N:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1729885557> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:98:20:98:32:@N:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1729885557> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:99:20:99:30:@N:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1729885557> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:100:20:100:32:@N:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1729885557> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:101:20:101:32:@N:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1729885557> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:107:20:107:38:@N:CL159:@XP_MSG">coreresetp.v(107)</a><!@TM:1729885557> | Input SOFT_EXT_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:108:20:108:34:@N:CL159:@XP_MSG">coreresetp.v(108)</a><!@TM:1729885557> | Input SOFT_RESET_F2M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:109:20:109:33:@N:CL159:@XP_MSG">coreresetp.v(109)</a><!@TM:1729885557> | Input SOFT_M3_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:110:20:110:50:@N:CL159:@XP_MSG">coreresetp.v(110)</a><!@TM:1729885557> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:111:20:111:40:@N:CL159:@XP_MSG">coreresetp.v(111)</a><!@TM:1729885557> | Input SOFT_FDDR_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:112:20:112:40:@N:CL159:@XP_MSG">coreresetp.v(112)</a><!@TM:1729885557> | Input SOFT_SDIF0_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:113:20:113:41:@N:CL159:@XP_MSG">coreresetp.v(113)</a><!@TM:1729885557> | Input SOFT_SDIF0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:114:20:114:40:@N:CL159:@XP_MSG">coreresetp.v(114)</a><!@TM:1729885557> | Input SOFT_SDIF1_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:115:20:115:41:@N:CL159:@XP_MSG">coreresetp.v(115)</a><!@TM:1729885557> | Input SOFT_SDIF1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:116:20:116:40:@N:CL159:@XP_MSG">coreresetp.v(116)</a><!@TM:1729885557> | Input SOFT_SDIF2_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:117:20:117:41:@N:CL159:@XP_MSG">coreresetp.v(117)</a><!@TM:1729885557> | Input SOFT_SDIF2_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:118:20:118:40:@N:CL159:@XP_MSG">coreresetp.v(118)</a><!@TM:1729885557> | Input SOFT_SDIF3_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:119:20:119:41:@N:CL159:@XP_MSG">coreresetp.v(119)</a><!@TM:1729885557> | Input SOFT_SDIF3_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:123:20:123:43:@N:CL159:@XP_MSG">coreresetp.v(123)</a><!@TM:1729885557> | Input SOFT_SDIF0_0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:124:20:124:43:@N:CL159:@XP_MSG">coreresetp.v(124)</a><!@TM:1729885557> | Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on CoreAPB3_Z1_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1729885557> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1729885557> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1729885557> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:105:18:105:26:@N:CL159:@XP_MSG">coreapb3.v(105)</a><!@TM:1729885557> | Input PRDATAS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:106:18:106:26:@N:CL159:@XP_MSG">coreapb3.v(106)</a><!@TM:1729885557> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:107:18:107:26:@N:CL159:@XP_MSG">coreapb3.v(107)</a><!@TM:1729885557> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:108:18:108:26:@N:CL159:@XP_MSG">coreapb3.v(108)</a><!@TM:1729885557> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:109:18:109:26:@N:CL159:@XP_MSG">coreapb3.v(109)</a><!@TM:1729885557> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:110:18:110:26:@N:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1729885557> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:111:18:111:26:@N:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1729885557> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:112:18:112:26:@N:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1729885557> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1729885557> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1729885557> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1729885557> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1729885557> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1729885557> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1729885557> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:119:18:119:27:@N:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1729885557> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:122:13:122:21:@N:CL159:@XP_MSG">coreapb3.v(122)</a><!@TM:1729885557> | Input PREADYS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:123:13:123:21:@N:CL159:@XP_MSG">coreapb3.v(123)</a><!@TM:1729885557> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:124:13:124:21:@N:CL159:@XP_MSG">coreapb3.v(124)</a><!@TM:1729885557> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:125:13:125:21:@N:CL159:@XP_MSG">coreapb3.v(125)</a><!@TM:1729885557> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:126:13:126:21:@N:CL159:@XP_MSG">coreapb3.v(126)</a><!@TM:1729885557> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:127:13:127:21:@N:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1729885557> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:128:13:128:21:@N:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1729885557> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:129:13:129:21:@N:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1729885557> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1729885557> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1729885557> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1729885557> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1729885557> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1729885557> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1729885557> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:136:13:136:22:@N:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1729885557> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:139:13:139:22:@N:CL159:@XP_MSG">coreapb3.v(139)</a><!@TM:1729885557> | Input PSLVERRS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:140:13:140:22:@N:CL159:@XP_MSG">coreapb3.v(140)</a><!@TM:1729885557> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:141:13:141:22:@N:CL159:@XP_MSG">coreapb3.v(141)</a><!@TM:1729885557> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:142:13:142:22:@N:CL159:@XP_MSG">coreapb3.v(142)</a><!@TM:1729885557> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:143:13:143:22:@N:CL159:@XP_MSG">coreapb3.v(143)</a><!@TM:1729885557> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:144:13:144:22:@N:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1729885557> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:145:13:145:22:@N:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1729885557> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:146:13:146:22:@N:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1729885557> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:147:13:147:22:@N:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1729885557> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:148:13:148:23:@N:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1729885557> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:149:13:149:23:@N:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1729885557> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:150:13:150:23:@N:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1729885557> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:151:13:151:23:@N:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1729885557> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:152:13:152:23:@N:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1729885557> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:153:13:153:23:@N:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1729885557> | Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on FineSteeringMirror_sb_CCC_0_FCCC .......
Finished optimization stage 2 on FineSteeringMirror_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on FCCC_C0 .......
Finished optimization stage 2 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/synthesis/synwork/layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)


Process completed successfully.
# Fri Oct 25 12:45:56 2024

###########################################################]
###########################################################[
@N: : <!@TM:1729885557> | stack limit increased to max 
@N: : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:11:7:11:11:@N::@XP_MSG">Main.vhd(11)</a><!@TM:1729885557> | Top entity is set to Main.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/BuildNumber.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'. 
@N:<a href="@N:CD895:@XP_HELP">CD895</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:CD895:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1729885557> | Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1729885557> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1729885557> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:11:7:11:11:@N:CD630:@XP_MSG">Main.vhd(11)</a><!@TM:1729885557> | Synthesizing work.main.architecture_main.
<font color=#A52A2A>@W:<a href="@W:CD279:@XP_HELP">CD279</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:624:7:624:19:@W:CD279:@XP_MSG">Main.vhd(624)</a><!@TM:1729885557> | Port dacdsetpoint of component registerspaceports not found on corresponding entity</font>
<font color=#A52A2A>@W:<a href="@W:CD279:@XP_HELP">CD279</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:629:7:629:19:@W:CD279:@XP_MSG">Main.vhd(629)</a><!@TM:1729885557> | Port dacdreadback of component registerspaceports not found on corresponding entity</font>
<font color=#A52A2A>@W:<a href="@W:CD279:@XP_HELP">CD279</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:637:7:637:23:@W:CD279:@XP_MSG">Main.vhd(637)</a><!@TM:1729885557> | Port adcsampletoreadd of component registerspaceports not found on corresponding entity</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1273:1:1273:14:@W:CD730:@XP_MSG">Main.vhd(1273)</a><!@TM:1729885557> | Component declaration has 136 ports but entity declares 133 ports</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1835:1:1835:10:@W:CD326:@XP_MSG">Main.vhd(1835)</a><!@TM:1729885557> | Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1934:1:1934:10:@W:CD326:@XP_MSG">Main.vhd(1934)</a><!@TM:1729885557> | Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:2033:1:2033:10:@W:CD326:@XP_MSG">Main.vhd(2033)</a><!@TM:1729885557> | Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:2144:1:2144:10:@W:CD326:@XP_MSG">Main.vhd(2144)</a><!@TM:1729885557> | Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:997:10:997:20:@W:CD638:@XP_MSG">Main.vhd(997)</a><!@TM:1729885557> | Signal misodaca_i is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:998:10:998:20:@W:CD638:@XP_MSG">Main.vhd(998)</a><!@TM:1729885557> | Signal misodacb_i is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:999:10:999:20:@W:CD638:@XP_MSG">Main.vhd(999)</a><!@TM:1729885557> | Signal misodacc_i is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1000:10:1000:20:@W:CD638:@XP_MSG">Main.vhd(1000)</a><!@TM:1729885557> | Signal misodacd_i is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1004:10:1004:22:@W:CD638:@XP_MSG">Main.vhd(1004)</a><!@TM:1729885557> | Signal dacdsetpoint is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1053:10:1053:26:@W:CD638:@XP_MSG">Main.vhd(1053)</a><!@TM:1729885557> | Signal monitoradcsample is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1070:10:1070:28:@W:CD638:@XP_MSG">Main.vhd(1070)</a><!@TM:1729885557> | Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1083:10:1083:20:@W:CD638:@XP_MSG">Main.vhd(1083)</a><!@TM:1729885557> | Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1090:10:1090:28:@W:CD638:@XP_MSG">Main.vhd(1090)</a><!@TM:1729885557> | Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1103:10:1103:20:@W:CD638:@XP_MSG">Main.vhd(1103)</a><!@TM:1729885557> | Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1110:10:1110:28:@W:CD638:@XP_MSG">Main.vhd(1110)</a><!@TM:1729885557> | Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1123:10:1123:20:@W:CD638:@XP_MSG">Main.vhd(1123)</a><!@TM:1729885557> | Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1130:10:1130:28:@W:CD638:@XP_MSG">Main.vhd(1130)</a><!@TM:1729885557> | Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1143:10:1143:20:@W:CD638:@XP_MSG">Main.vhd(1143)</a><!@TM:1729885557> | Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1150:10:1150:30:@W:CD638:@XP_MSG">Main.vhd(1150)</a><!@TM:1729885557> | Signal uartlabrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd:1163:10:1163:22:@W:CD638:@XP_MSG">Main.vhd(1163)</a><!@TM:1729885557> | Signal uartrxlabdbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd:44:7:44:18:@N:CD630:@XP_MSG">SpiDac.vhd(44)</a><!@TM:1729885557> | Synthesizing work.spidacports.spidac.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd:38:7:38:21:@N:CD630:@XP_MSG">SpiMaster.vhd(38)</a><!@TM:1729885557> | Synthesizing work.spimasterports.spimaster.
Post processing for work.spimasterports.spimaster
Running optimization stage 1 on SpiMasterPorts .......
Finished optimization stage 1 on SpiMasterPorts (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Post processing for work.spidacports.spidac
Running optimization stage 1 on SpiDacPorts .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd:134:2:134:4:@A:CL282:@XP_MSG">SpiDac.vhd(134)</a><!@TM:1729885557> | Feedback mux created for signal DacReadback[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on SpiDacPorts (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd:30:7:30:18:@N:CD630:@XP_MSG">IBufP2.vhd(30)</a><!@TM:1729885557> | Synthesizing work.ibufp2ports.ibufp2.
Post processing for work.ibufp2ports.ibufp2
Running optimization stage 1 on IBufP2Ports .......
Finished optimization stage 1 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd:30:7:30:20:@N:CD630:@XP_MSG">PPSCount.vhd(30)</a><!@TM:1729885557> | Synthesizing work.ppscountports.ppscount.
Post processing for work.ppscountports.ppscount
Running optimization stage 1 on PPSCountPorts .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd:54:65:54:66:@A:CL282:@XP_MSG">PPSCount.vhd(54)</a><!@TM:1729885557> | Feedback mux created for signal PPSAccum_i[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd:54:65:54:66:@A:CL282:@XP_MSG">PPSCount.vhd(54)</a><!@TM:1729885557> | Feedback mux created for signal LastPPS. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on PPSCountPorts (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:33:7:33:23:@N:CD630:@XP_MSG">UartTxFifoExtClk.vhd(33)</a><!@TM:1729885557> | Synthesizing work.uarttxfifoextclk.implementation.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:122:15:122:17:@N:CD233:@XP_MSG">UartTxFifoExtClk.vhd(122)</a><!@TM:1729885557> | Using sequential encoding for type states.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:273:5:273:19:@N:CD604:@XP_MSG">UartTxFifoExtClk.vhd(273)</a><!@TM:1729885557> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd:30:7:30:13:@N:CD630:@XP_MSG">UartTx.vhd(30)</a><!@TM:1729885557> | Synthesizing work.uarttx.behaviour.
<font color=#A52A2A>@W:<a href="@W:CD610:@XP_HELP">CD610</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd:96:13:96:25:@W:CD610:@XP_MSG">UartTx.vhd(96)</a><!@TM:1729885557> | Index value 0 to 15 could be out of prefix range 7 downto 0. </font>
Post processing for work.uarttx.behaviour
Running optimization stage 1 on UartTx .......
Finished optimization stage 1 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:11:7:11:17:@N:CD630:@XP_MSG">gated_fifo.vhd(11)</a><!@TM:1729885557> | Synthesizing work.gated_fifo.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:11:7:11:11:@N:CD630:@XP_MSG">fifo_gen.vhd(11)</a><!@TM:1729885557> | Synthesizing work.fifo.rtl.
Post processing for work.fifo.rtl
Running optimization stage 1 on fifo .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:CL134:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1729885557> | Found RAM ram, depth=1024, width=8
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@A:CL282:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1729885557> | Feedback mux created for signal count_o[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on fifo (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Post processing for work.gated_fifo.rtl
Running optimization stage 1 on gated_fifo .......
Finished optimization stage 1 on gated_fifo (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Post processing for work.uarttxfifoextclk.implementation
Running optimization stage 1 on UartTxFifoExtClk .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:205:2:205:4:@A:CL282:@XP_MSG">UartTxFifoExtClk.vhd(205)</a><!@TM:1729885557> | Feedback mux created for signal CurrentState[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UartTxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd:34:7:34:23:@N:CD630:@XP_MSG">UartRxFifoExtClk.vhd(34)</a><!@TM:1729885557> | Synthesizing work.uartrxfifoextclk.implementation.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd:34:7:34:19:@N:CD630:@XP_MSG">UartRxExtClk.vhd(34)</a><!@TM:1729885557> | Synthesizing work.uartrxextclk.implementation.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd:32:7:32:16:@N:CD630:@XP_MSG">UartRxRaw.vhd(32)</a><!@TM:1729885557> | Synthesizing work.uartrxraw.behaviour.
Post processing for work.uartrxraw.behaviour
Running optimization stage 1 on UartRxRaw .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd:61:5:61:7:@A:CL282:@XP_MSG">UartRxRaw.vhd(61)</a><!@TM:1729885557> | Feedback mux created for signal RReg[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd:61:5:61:7:@A:CL282:@XP_MSG">UartRxRaw.vhd(61)</a><!@TM:1729885557> | Feedback mux created for signal samplecnt[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd:61:5:61:7:@A:CL282:@XP_MSG">UartRxRaw.vhd(61)</a><!@TM:1729885557> | Feedback mux created for signal DataO[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Post processing for work.uartrxextclk.implementation
Running optimization stage 1 on UartRxExtClk .......
Finished optimization stage 1 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Post processing for work.uartrxfifoextclk.implementation
Running optimization stage 1 on UartRxFifoExtClk .......
Finished optimization stage 1 on UartRxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd:30:7:30:18:@N:CD630:@XP_MSG">IBufP3.vhd(30)</a><!@TM:1729885557> | Synthesizing work.ibufp3ports.ibufp3.
Post processing for work.ibufp3ports.ibufp3
Running optimization stage 1 on IBufP3Ports .......
Finished optimization stage 1 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:30:7:30:24:@N:CD630:@XP_MSG">ClockDivider.vhd(30)</a><!@TM:1729885557> | Synthesizing work.clockdividerports.clockdivider.
Post processing for work.clockdividerports.clockdivider
Running optimization stage 1 on ClockDividerPorts .......
Finished optimization stage 1 on ClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:30:7:30:32:@N:CD630:@XP_MSG">VariableClockDivider.vhd(30)</a><!@TM:1729885557> | Synthesizing work.variableclockdividerports.variableclockdivider.
Post processing for work.variableclockdividerports.variableclockdivider
Running optimization stage 1 on VariableClockDividerPorts .......
Finished optimization stage 1 on VariableClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd:44:7:44:25:@N:CD630:@XP_MSG">SpiDeviceDual.vhd(44)</a><!@TM:1729885557> | Synthesizing work.spidevicedualports.spidevicedual.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd:38:7:38:25:@N:CD630:@XP_MSG">SpiMasterDual.vhd(38)</a><!@TM:1729885557> | Synthesizing work.spimasterdualports.spimasterdual.
Post processing for work.spimasterdualports.spimasterdual
Running optimization stage 1 on SpiMasterDualPorts .......
Finished optimization stage 1 on SpiMasterDualPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Post processing for work.spidevicedualports.spidevicedual
Running optimization stage 1 on SpiDeviceDualPorts .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd:155:2:155:4:@A:CL282:@XP_MSG">SpiDeviceDual.vhd(155)</a><!@TM:1729885557> | Feedback mux created for signal ReadbackB[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd:155:2:155:4:@A:CL282:@XP_MSG">SpiDeviceDual.vhd(155)</a><!@TM:1729885557> | Feedback mux created for signal ReadbackA[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on SpiDeviceDualPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:39:7:39:28:@N:CD630:@XP_MSG">Ltc2378AccumQuad.vhd(39)</a><!@TM:1729885557> | Synthesizing work.ltc2378accumquadports.ltc2378accumquad.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:30:7:30:19:@N:CD630:@XP_MSG">OneShot.vhd(30)</a><!@TM:1729885557> | Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd:38:7:38:25:@N:CD630:@XP_MSG">SpiMasterQuad.vhd(38)</a><!@TM:1729885557> | Synthesizing work.spimasterquadports.spimasterquad.
Post processing for work.spimasterquadports.spimasterquad
Running optimization stage 1 on SpiMasterQuadPorts .......
Finished optimization stage 1 on SpiMasterQuadPorts (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 147MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:30:7:30:32:@N:CD630:@XP_MSG">VariableClockDivider.vhd(30)</a><!@TM:1729885557> | Synthesizing work.variableclockdividerports.variableclockdivider.
Post processing for work.variableclockdividerports.variableclockdivider
Running optimization stage 1 on VariableClockDividerPorts .......
Finished optimization stage 1 on VariableClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 147MB)
Post processing for work.ltc2378accumquadports.ltc2378accumquad
Running optimization stage 1 on Ltc2378AccumQuadPorts .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:313:3:313:5:@W:CL169:@XP_MSG">Ltc2378AccumQuad.vhd(313)</a><!@TM:1729885557> | Pruning unused register SamplesThisSecond_7(31 downto 0). Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@A:CL282:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Feedback mux created for signal AdcSampleD[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@A:CL282:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Feedback mux created for signal AdcSampleC[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@A:CL282:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Feedback mux created for signal AdcSampleB[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@A:CL282:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Feedback mux created for signal AdcSampleA[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@A:CL282:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Feedback mux created for signal AdcSampleToReadD[47:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@A:CL282:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Feedback mux created for signal AdcSampleToReadC[47:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@A:CL282:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Feedback mux created for signal AdcSampleToReadB[47:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@A:CL282:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Feedback mux created for signal AdcSampleToReadA[47:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@A:CL282:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Feedback mux created for signal AdcSampleNumAccums[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(12) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(13) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(14) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd:296:2:296:4:@N:CL189:@XP_MSG">Ltc2378AccumQuad.vhd(296)</a><!@TM:1729885557> | Register bit AdcSampleNumAccums(15) is always 0.
Finished optimization stage 1 on Ltc2378AccumQuadPorts (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:30:7:30:19:@N:CD630:@XP_MSG">OneShot.vhd(30)</a><!@TM:1729885557> | Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd:44:7:44:22:@N:CD630:@XP_MSG">SpiDacQuad.vhd(44)</a><!@TM:1729885557> | Synthesizing work.spidacquadports.spidacquad.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd:38:7:38:25:@N:CD630:@XP_MSG">SpiMasterQuad.vhd(38)</a><!@TM:1729885557> | Synthesizing work.spimasterquadports.spimasterquad.
Post processing for work.spimasterquadports.spimasterquad
Running optimization stage 1 on SpiMasterQuadPorts .......
Finished optimization stage 1 on SpiMasterQuadPorts (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Post processing for work.spidacquadports.spidacquad
Running optimization stage 1 on SpiDacQuadPorts .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd:187:2:187:4:@A:CL282:@XP_MSG">SpiDacQuad.vhd(187)</a><!@TM:1729885557> | Feedback mux created for signal DacReadbackD[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd:187:2:187:4:@A:CL282:@XP_MSG">SpiDacQuad.vhd(187)</a><!@TM:1729885557> | Feedback mux created for signal DacReadbackC[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd:187:2:187:4:@A:CL282:@XP_MSG">SpiDacQuad.vhd(187)</a><!@TM:1729885557> | Feedback mux created for signal DacReadbackB[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd:187:2:187:4:@A:CL282:@XP_MSG">SpiDacQuad.vhd(187)</a><!@TM:1729885557> | Feedback mux created for signal DacReadbackA[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on SpiDacQuadPorts (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd:14:7:14:25:@N:CD630:@XP_MSG">RegisterSpace.vhd(14)</a><!@TM:1729885557> | Synthesizing work.registerspaceports.registerspace.
<a name=error4></a><font color=red>@E:<a href="@E:CD395:@XP_HELP">CD395</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd:394:19:394:24:@E:CD395:@XP_MSG">RegisterSpace.vhd(394)</a><!@TM:1729885557> | Constant width 8 does not match context width 32</font>
<a name=error5></a><font color=red>@E:<a href="@E:CD395:@XP_HELP">CD395</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd:414:19:414:24:@E:CD395:@XP_MSG">RegisterSpace.vhd(414)</a><!@TM:1729885557> | Constant width 8 does not match context width 32</font>
<a name=error6></a><font color=red>@E:<a href="@E:CD395:@XP_HELP">CD395</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd:434:19:434:24:@E:CD395:@XP_MSG">RegisterSpace.vhd(434)</a><!@TM:1729885557> | Constant width 8 does not match context width 32</font>
<a name=error7></a><font color=red>@E:<a href="@E:CD297:@XP_HELP">CD297</a> : <a href="/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd:381:8:381:15:@E:CD297:@XP_MSG">RegisterSpace.vhd(381)</a><!@TM:1729885557> | Width mismatch, location has width 32, value 8</font>
# Fri Oct 25 12:45:57 2024

###########################################################]
<a name=error8></a><font color=red>@E: : <!@TM:1729885557> | :Errors, while synthesis.</font> 
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 25 12:45:57 2024

###########################################################]

</pre></samp></body></html>
