

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:900.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default597de375603f2c2dc06f73d1b7467b23  /tmp/tmp.2QfjF6LUBq/histo__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.2QfjF6LUBq/histo__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.2QfjF6LUBq/histo__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.2QfjF6LUBq/histo__SIZE1_1 > _cuobjdump_complete_output_GmZ2ME"
Parsing file _cuobjdump_complete_output_GmZ2ME
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_amoF3K | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_OjdjkR

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 15801
gpu_sim_insn = 5500864
gpu_ipc =     348.1339
gpu_tot_sim_cycle = 15801
gpu_tot_sim_insn = 5500864
gpu_tot_ipc =     348.1339
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12985
gpu_stall_icnt2sh    = 17802
gpu_total_sim_rate=423143
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1524, Miss = 866 (0.568), PendingHit = 180 (0.118)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1402, Miss = 760 (0.542), PendingHit = 364 (0.26)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 407 (0.534), PendingHit = 80 (0.105)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1526, Miss = 861 (0.564), PendingHit = 277 (0.182)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1018, Miss = 441 (0.433), PendingHit = 253 (0.249)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1144, Miss = 503 (0.44), PendingHit = 311 (0.272)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1530, Miss = 1015 (0.663), PendingHit = 262 (0.171)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 427 (0.56), PendingHit = 70 (0.0919)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 560 (0.735), PendingHit = 24 (0.0315)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 494 (0.486), PendingHit = 105 (0.103)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1276, Miss = 548 (0.429), PendingHit = 213 (0.167)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1528, Miss = 861 (0.563), PendingHit = 188 (0.123)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 501 (0.493), PendingHit = 142 (0.14)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 374 (0.491), PendingHit = 204 (0.268)
total_dl1_misses=8618
total_dl1_accesses=16028
total_dl1_miss_rate= 0.537684
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 5820416
gpgpu_n_tot_w_icount = 181888
gpgpu_n_icache_hits = 104640
gpgpu_n_icache_misses = 3448
gpgpu_n_l1dcache_read_hits = 4737
gpgpu_n_l1dcache_read_misses = 11291
gpgpu_n_l1dcache_write_accesses = 0
gpgpu_n_l1dcache_wirte_misses = 0
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 2688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 58199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8746
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 518144
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2919
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2919
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 55280
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:89925	W0_Idle:44895	W0_Scoreboard:41166	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:177280
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 642 
averagemflatency = 293 
max_icnt2mem_latency = 397 
max_icnt2sh_latency = 29 
mrq_lat_table:1947 	126 	172 	380 	766 	536 	192 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	589 	2777 	5137 	257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:194 	4147 	220 	353 	449 	627 	1297 	1495 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:97 	2267 	2501 	3670 	225 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	5 	10 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         8         3         5         4         4         4         4         8         4         4         7         4         6         4         4 
dram[1]:         7         8         3         6         4         4         4         4         8         4         4        10         4         6         4         4 
dram[2]:         8         9         5         5         4         4         4         4         8         3         4        10         4         7         4         3 
dram[3]:         6        10         4         6         4         3         4         4         8         3         3        10         3         8         4         4 
dram[4]:         8        10         3         6         4         4         4         4         8         4         4         9         4         6         4         4 
maximum service time to same row:
dram[0]:      3372      8006      1525      1637      8098      6862      1527      9465      5691      1499      9767      5938      1669      6082      6126      1535 
dram[1]:      4098      7934      1536      1607      8100      6856      1529      9445      5856      1513      9863      5978      1695      6074      5986      1493 
dram[2]:      5904      7996      1629      1621      8112      6846      1537      9443      5916      1515      9859      5606      1729      6192      5616      1495 
dram[3]:      5860      7978      1531      4842      8106      6906      1539      9423      5600      1519      9831      5986      1753      6252      5614      1507 
dram[4]:      4800      7988      1534      1639      7964      6890      1528      9435      5688      1509      9767      5992      1681      6296      5622      1499 
average row accesses per activate:
dram[0]:  3.375000  2.782609  1.970588  2.000000  2.454545  1.777778  2.437500  2.111111  2.125000  1.450000  2.461539  1.911765  1.700000  8.000000  3.000000  1.641026 
dram[1]:  2.700000  2.481482  1.763158  2.454545  2.550000  1.763158  2.187500  2.277778  1.911765  1.648649  2.500000  2.538461  1.857143  8.000000  2.481482  1.625000 
dram[2]:  3.250000  2.518518  1.777778  1.928571  2.631579  1.700000  2.125000  1.954545  2.000000  1.694444  2.142857  2.125000  1.722222  8.666667  2.285714  1.658537 
dram[3]:  2.363636  2.310345  1.857143  2.181818  2.318182  1.595238  2.615385  1.800000  2.096774  1.578947  2.000000  2.266667  1.722222  7.000000  2.600000  2.000000 
dram[4]:  2.888889  2.666667  1.675000  3.142857  2.391304  1.777778  3.363636  2.210526  2.125000  1.727273  2.062500  2.031250  1.756757  4.333333  2.615385  1.857143 
average row locality = 4121/1976 = 2.085526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        64        67        26        54        64        39        38        68        58        32        65        68        24        66        64 
dram[1]:        27        67        67        27        51        67        35        41        65        61        30        66        65        24        67        65 
dram[2]:        26        68        64        27        50        68        34        43        64        61        30        68        62        26        64        68 
dram[3]:        26        67        65        24        51        67        34        45        65        60        30        68        62        28        65        68 
dram[4]:        26        64        67        22        55        64        37        42        68        57        33        65        65        26        68        65 
total reads: 4121
bank skew: 68/22 = 3.09
chip skew: 825/823 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        620       457       663       714       387       673       669       344       668       758       419       612       758       480       510       737
dram[1]:        523       463       729       809       373       740       715       333       727       751       417       653       771       553       537       838
dram[2]:        543       461       700       754       377       707       684       350       710       710       439       635       746       514       530       770
dram[3]:        525       478       712      1455       385       704       687       328       685       716       419       665       754       470       537       740
dram[4]:        529       480       738       693       397       683       683       340       713       765       422       664       783       485       539       776
maximum mf latency per bank:
dram[0]:        458       493       560       536       399       572       539       340       562       586       287       565       573       537       515       542
dram[1]:        541       545       572       567       420       618       642       336       558       566       317       547       550       576       490       579
dram[2]:        523       521       520       557       439       566       525       357       503       539       311       549       538       507       501       570
dram[3]:        497       465       553       508       417       516       533       305       512       532       305       546       532       508       465       540
dram[4]:        464       473       575       486       427       505       505       317       508       600       303       523       552       441       481       571

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23700 n_nop=21280 n_act=394 n_pre=378 n_req=824 n_rd=1648 n_write=0 bw_util=0.1391
n_activity=6569 dram_eff=0.5018
bk0: 54a 23121i bk1: 128a 22844i bk2: 134a 22399i bk3: 52a 22952i bk4: 108a 23104i bk5: 128a 22558i bk6: 78a 22918i bk7: 76a 23163i bk8: 136a 22633i bk9: 116a 22582i bk10: 64a 23088i bk11: 130a 22536i bk12: 136a 22196i bk13: 48a 22882i bk14: 132a 21939i bk15: 128a 19614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.759705
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23700 n_nop=21280 n_act=393 n_pre=377 n_req=825 n_rd=1650 n_write=0 bw_util=0.1392
n_activity=6627 dram_eff=0.498
bk0: 54a 23053i bk1: 134a 22876i bk2: 134a 22397i bk3: 54a 22942i bk4: 102a 23051i bk5: 134a 22510i bk6: 70a 22946i bk7: 82a 23112i bk8: 130a 22645i bk9: 122a 22612i bk10: 60a 23187i bk11: 132a 22690i bk12: 130a 22397i bk13: 48a 22793i bk14: 134a 21984i bk15: 130a 19524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.821097
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23700 n_nop=21260 n_act=405 n_pre=389 n_req=823 n_rd=1646 n_write=0 bw_util=0.1389
n_activity=6507 dram_eff=0.5059
bk0: 52a 23104i bk1: 136a 22785i bk2: 128a 22466i bk3: 54a 23008i bk4: 100a 23044i bk5: 136a 22476i bk6: 68a 22836i bk7: 86a 23111i bk8: 128a 22632i bk9: 122a 22535i bk10: 60a 23147i bk11: 136a 22695i bk12: 124a 22195i bk13: 52a 22888i bk14: 128a 21902i bk15: 136a 19577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.791603
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23700 n_nop=21264 n_act=401 n_pre=385 n_req=825 n_rd=1650 n_write=0 bw_util=0.1392
n_activity=6485 dram_eff=0.5089
bk0: 52a 23175i bk1: 134a 22792i bk2: 130a 22424i bk3: 48a 23013i bk4: 102a 23028i bk5: 134a 22657i bk6: 68a 22988i bk7: 90a 23221i bk8: 130a 22640i bk9: 120a 22586i bk10: 60a 23069i bk11: 136a 22639i bk12: 124a 22135i bk13: 56a 22890i bk14: 130a 21950i bk15: 136a 19641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.715401
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23700 n_nop=21296 n_act=386 n_pre=370 n_req=824 n_rd=1648 n_write=0 bw_util=0.1391
n_activity=6365 dram_eff=0.5178
bk0: 52a 23148i bk1: 128a 22876i bk2: 134a 22440i bk3: 44a 23035i bk4: 110a 23074i bk5: 128a 22624i bk6: 74a 22884i bk7: 84a 23195i bk8: 136a 22619i bk9: 114a 22569i bk10: 66a 23124i bk11: 130a 22613i bk12: 130a 22190i bk13: 52a 22830i bk14: 136a 21984i bk15: 130a 19733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.789114
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1757, Miss = 824 (0.469), PendingHit = 9 (0.00512)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1771, Miss = 825 (0.466), PendingHit = 9 (0.00508)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1748, Miss = 823 (0.471), PendingHit = 6 (0.00343)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1876, Miss = 825 (0.44), PendingHit = 8 (0.00426)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1762, Miss = 824 (0.468), PendingHit = 0 (0)
L2 Cache Total Miss Rate = 0.462

icnt_total_pkts_mem_to_simt=44158
icnt_total_pkts_simt_to_mem=8914

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 62.4595
% Accepted packets = 0 at node 0 (avg = 0.0124404)
lat(1) = 62.4595;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0555995 0.0560425 0.0553147 0.0634157 0.0557577 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 12.7498
% Accepted packets = 0 at node 14 (avg = 0.0607548)
lat(2) = 12.7498;
thru(2,:) = [ 0.139616 0.122844 0.0666118 0.138825 0.072118 0.0820544 0.163191 0.0697763 0.0908199 0.0805038 0.0891744 0.138825 0.0816113 0.0613905 0 0 0 0 0 0 0 0 0 ];
% latency change    = 3.89885
% throughput change = 0.795235
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 62.4595 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0124404 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 4785 544 100 54 34 25 31 16 20 9 26 12 24 7 16 9 25 9 21 3 16 7 18 10 20 4 13 8 22 10 13 3 12 2 19 3 7 6 18 9 13 6 14 5 14 8 18 7 18 3 15 9 19 4 13 4 20 6 13 5 18 5 20 4 13 4 12 5 19 6 20 4 24 10 18 12 16 5 16 5 17 6 16 6 15 7 15 3 16 9 10 4 16 5 20 3 15 8 17 5 17 5 7 9 11 3 24 6 10 4 14 8 15 2 18 7 14 4 18 4 21 3 13 4 11 7 16 4 18 6 11 5 19 2 17 9 17 7 12 3 15 12 18 5 12 8 15 6 17 6 18 5 14 3 18 7 21 5 12 5 25 1 20 5 20 2 16 9 14 6 20 1 13 3 23 4 33 6 14 3 21 3 14 6 20 6 18 4 20 4 18 4 27 3 14 5 23 9 19 0 18 3 22 4 17 3 10 8 24 3 23 2 9 5 24 2 18 5 8 2 18 4 15 4 18 2 17 3 15 0 21 5 16 3 22 3 15 0 19 3 16 1 10 3 13 2 10 0 10 2 7 1 19 3 22 5 18 4 12 2 13 5 11 3 20 2 8 2 14 0 6 2 6 2 12 3 9 1 7 4 10 4 9 2 13 5 14 0 7 3 12 2 9 1 10 1 8 2 8 2 4 0 13 1 10 1 7 0 12 1 4 0 4 2 4 0 7 1 8 0 6 1 4 1 9 3 6 0 6 0 6 0 5 0 4 3 5 1 5 1 3 0 5 0 2 0 1 3 5 0 5 0 1 0 2 1 5 0 7 1 2 0 2 0 4 0 6 0 3 0 3 0 1 0 3 0 3 0 2 1 1 1 4 0 1 0 4 0 3 0 1 1 1 1 2 0 2 0 2 0 1 0 0 0 2 0 4 0 3 0 2 0 1 0 3 0 5 0 1 1 2 0 1 1 1 1 3 1 1 0 0 0 2 0 0 0 2 0 0 1 0 1 2 0 1 1 1 0 0 0 3 0 0 0 0 0 1 0 0 0 0 2 1 0 1 1 5 0 0 0 0 0 2 0 2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 1 0 1 0 2 0 2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 2 0 0 0 0 0 1 0 0 0 0 0 1 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (8914 samples)
traffic_manager/hop_stats_freq = [ 0 8914 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 12.7498 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0607548 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 97 2 2 1918 394 289 605 619 317 164 211 197 231 251 1684 117 100 117 122 692 60 59 54 38 270 18 16 28 22 105 0 7 14 7 36 5 3 5 2 14 2 1 4 0 6 0 0 1 0 2 1 0 0 0 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (8914 samples)
traffic_manager/hop_stats_freq = [ 0 8914 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 423143 (inst/sec)
gpgpu_simulation_rate = 1215 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 2 
gpu_sim_cycle = 156974
gpu_sim_insn = 15893670
gpu_ipc =     101.2503
gpu_tot_sim_cycle = 172775
gpu_tot_sim_insn = 21394534
gpu_tot_ipc =     123.8289
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 395691
gpu_stall_icnt2sh    = 23964
gpu_total_sim_rate=213945
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5856, Miss = 4913 (0.839), PendingHit = 183 (0.0312)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5012, Miss = 3694 (0.737), PendingHit = 410 (0.0818)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4390 (0.862), PendingHit = 82 (0.0161)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3692, Miss = 2799 (0.758), PendingHit = 277 (0.075)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3184, Miss = 2276 (0.715), PendingHit = 258 (0.081)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3310, Miss = 2472 (0.747), PendingHit = 320 (0.0967)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3696, Miss = 2847 (0.77), PendingHit = 288 (0.0779)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4139 (0.813), PendingHit = 89 (0.0175)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2928, Miss = 2632 (0.899), PendingHit = 46 (0.0157)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5348, Miss = 4230 (0.791), PendingHit = 135 (0.0252)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3442, Miss = 2346 (0.682), PendingHit = 222 (0.0645)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5860, Miss = 5025 (0.858), PendingHit = 196 (0.0334)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5348, Miss = 4211 (0.787), PendingHit = 154 (0.0288)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4346 (0.853), PendingHit = 211 (0.0414)
total_dl1_misses=50320
total_dl1_accesses=62958
total_dl1_miss_rate= 0.799263
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 22693376
gpgpu_n_tot_w_icount = 709168
gpgpu_n_icache_hits = 368800
gpgpu_n_icache_misses = 17111
gpgpu_n_l1dcache_read_hits = 9767
gpgpu_n_l1dcache_read_misses = 53191
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 55728
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 1725896
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50448
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1553984
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3498476
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2919
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2919
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1722977
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2645351	W0_Idle:643936	W0_Scoreboard:74133	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:32955	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:671605
maxmrqlatency = 451 
maxdqlatency = 0 
maxmflatency = 1274 
averagemflatency = 513 
max_icnt2mem_latency = 2759 
max_icnt2sh_latency = 172774 
mrq_lat_table:52934 	3336 	4881 	14107 	34718 	56817 	49202 	14723 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	1202 	16522 	83818 	102817 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:232 	8600 	2556 	4067 	23206 	41155 	33127 	39388 	50414 	3009 	101 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:97 	31493 	12855 	5618 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	18013 	34188 	62124 	40115 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	12 	144 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        21        46        21        55        21        21        22        17        34        26        24        34        27        26        34 
dram[1]:        21        21        26        20        54        22        27        24        23        22        34        31        35        19        26        42 
dram[2]:        25        21        46        20        71        20        21        35        18        37        34        24        28        21        21        26 
dram[3]:        43        26        67        21        70        22        27        24        23        23        26        40        45        21        21        45 
dram[4]:        54        22        54        38        71        26        26        24        22        26        33        38        46        15        23        36 
maximum service time to same row:
dram[0]:      3890      8006      4552      3992      8098      6862      7876      9465      5691      3016      9767      5938      2643      6082      6126      2188 
dram[1]:      4098      7934      4071      5842      8100      6856      3055      9445      5856      2364      9863      5978      2458      6074      5986      3484 
dram[2]:      5904      7996      4535      5934      8112      6846      8660      9443      5916      3252      9859      5606      2475      6192      5616      2653 
dram[3]:      5860      7978      5383      6198      8106      6906      8671      9423      5600      2484      9831      5986      2845      6252      5614      3108 
dram[4]:      5442      7988      5410      6143      7964      6890      8278      9435      5688      2850      9767      5992      3324      6296      5622      3426 
average row accesses per activate:
dram[0]:  3.785206  3.842917  4.116110  3.875530  4.242047  4.020520  4.159560  4.001357  3.994660  3.878788  3.842520  4.028112  3.885073  3.933610  4.101865  3.867978 
dram[1]:  3.715278  3.833566  3.985994  3.974026  4.268698  3.938585  4.081660  4.198276  4.040596  3.920530  3.883134  4.214085  3.946019  3.853857  4.082857  4.069016 
dram[2]:  3.744413  3.754410  3.990155  3.985611  4.364154  3.851562  4.322350  4.067867  4.118384  4.056552  3.938338  4.165278  3.695707  3.947149  4.014184  3.927557 
dram[3]:  3.759441  3.778386  3.932227  4.049635  4.242382  4.090404  4.263083  4.037396  4.076923  3.991848  3.862978  4.131868  3.705357  3.819163  3.810738  3.823448 
dram[4]:  3.608931  3.743207  4.035511  4.041116  4.338048  4.090529  4.426900  4.009602  3.836576  4.185553  3.833552  3.915475  3.686717  3.676129  3.939142  3.899859 
average row locality = 231154/58171 = 3.973698
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1098      1155      1182      1123      1238      1189      1197      1174      1219      1189      1202      1260      1217      1137      1200      1155 
dram[1]:      1110      1169      1195      1134      1242      1197      1203      1168      1216      1191      1196      1242      1212      1137      1206      1162 
dram[2]:      1116      1183      1192      1134      1237      1195      1186      1167      1195      1182      1196      1249      1207      1145      1197      1172 
dram[3]:      1121      1172      1190      1129      1227      1184      1182      1157      1197      1184      1204      1259      1209      1147      1207      1174 
dram[4]:      1114      1161      1183      1108      1228      1182      1188      1171      1206      1188      1207      1260      1222      1149      1215      1164 
total reads: 94757
bank skew: 1260/1098 = 1.15
chip skew: 18980/18935 = 1.00
number of total write accesses:
dram[0]:      1563      1585      1654      1617      1829      1750      1827      1775      1773      1755      1726      1749      1724      1707      1659      1599 
dram[1]:      1565      1572      1651      1620      1840      1753      1846      1754      1770      1769      1728      1750      1712      1711      1652      1609 
dram[2]:      1565      1584      1645      1636      1831      1763      1831      1770      1762      1759      1742      1750      1720      1693      1633      1593 
dram[3]:      1567      1590      1653      1645      1836      1757      1832      1758      1771      1754      1728      1749      1696      1683      1632      1598 
dram[4]:      1553      1594      1658      1644      1839      1755      1840      1752      1752      1767      1718      1751      1720      1700      1633      1601 
total reads: 136397
bank skew: 1846/1553 = 1.19
chip skew: 27302/27249 = 1.00
average mf latency per bank:
dram[0]:        453       465       449       452       452       460       446       446       451       466       448       456       467       456       452       464
dram[1]:        455       456       442       443       439       454       438       438       443       452       445       441       454       447       447       456
dram[2]:        448       455       446       450       437       454       441       441       450       453       443       441       459       445       455       463
dram[3]:        451       464       456       460       445       457       447       459       450       461       452       459       465       463       461       465
dram[4]:        465       469       449       461       451       465       450       462       457       470       461       465       470       462       468       464
maximum mf latency per bank:
dram[0]:       1226      1116      1020      1181      1243      1138      1079      1204      1093      1139      1082      1039      1209      1063      1044      1153
dram[1]:       1048      1080      1199      1089      1108      1274      1004      1051      1033      1158       999      1062      1138      1156      1089      1150
dram[2]:       1089      1269      1199      1071      1176      1248      1116      1131      1087      1129      1010      1189      1055      1165      1148      1154
dram[3]:       1138      1068      1032      1149      1108      1128      1168      1028      1167      1018      1040      1239      1211      1185      1051      1156
dram[4]:       1163      1123      1012      1220      1140      1103      1100      1101      1054      1252      1032      1174      1274      1154      1030      1159

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=259160 n_nop=168269 n_act=11637 n_pre=11621 n_req=46227 n_rd=37870 n_write=29763 bw_util=0.5219
n_activity=236618 dram_eff=0.5717
bk0: 2196a 190858i bk1: 2310a 188723i bk2: 2364a 185370i bk3: 2246a 186050i bk4: 2476a 187670i bk5: 2378a 184383i bk6: 2394a 186247i bk7: 2348a 185388i bk8: 2438a 183560i bk9: 2378a 181050i bk10: 2404a 183328i bk11: 2520a 179004i bk12: 2434a 174238i bk13: 2274a 171329i bk14: 2400a 156248i bk15: 2310a 118253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0984
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=259160 n_nop=168331 n_act=11575 n_pre=11559 n_req=46282 n_rd=37960 n_write=29735 bw_util=0.5224
n_activity=236965 dram_eff=0.5714
bk0: 2220a 190567i bk1: 2338a 189498i bk2: 2390a 185280i bk3: 2268a 187563i bk4: 2484a 187543i bk5: 2394a 184945i bk6: 2406a 185985i bk7: 2336a 185984i bk8: 2432a 183461i bk9: 2382a 181818i bk10: 2392a 184363i bk11: 2484a 179397i bk12: 2424a 175332i bk13: 2274a 171369i bk14: 2412a 158736i bk15: 2324a 119035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.024
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=259160 n_nop=168405 n_act=11580 n_pre=11564 n_req=46230 n_rd=37906 n_write=29705 bw_util=0.5218
n_activity=236511 dram_eff=0.5717
bk0: 2232a 191074i bk1: 2366a 188993i bk2: 2384a 186484i bk3: 2268a 186908i bk4: 2474a 187546i bk5: 2390a 184791i bk6: 2372a 184664i bk7: 2334a 185775i bk8: 2390a 183079i bk9: 2364a 180137i bk10: 2392a 182886i bk11: 2498a 179174i bk12: 2414a 174833i bk13: 2290a 172696i bk14: 2394a 158874i bk15: 2344a 119124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0315
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=259160 n_nop=168261 n_act=11670 n_pre=11654 n_req=46192 n_rd=37886 n_write=29689 bw_util=0.5215
n_activity=236587 dram_eff=0.5712
bk0: 2242a 191102i bk1: 2344a 188018i bk2: 2380a 185588i bk3: 2258a 186169i bk4: 2454a 187903i bk5: 2368a 183570i bk6: 2364a 184640i bk7: 2314a 186187i bk8: 2394a 183441i bk9: 2368a 180933i bk10: 2408a 183915i bk11: 2518a 179453i bk12: 2418a 174437i bk13: 2294a 173489i bk14: 2414a 158951i bk15: 2348a 118503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0348
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=259160 n_nop=168139 n_act=11712 n_pre=11696 n_req=46223 n_rd=37892 n_write=29721 bw_util=0.5218
n_activity=236283 dram_eff=0.5723
bk0: 2228a 190285i bk1: 2322a 188440i bk2: 2366a 185324i bk3: 2216a 186329i bk4: 2456a 187236i bk5: 2364a 182928i bk6: 2376a 183773i bk7: 2342a 184893i bk8: 2412a 182853i bk9: 2376a 180959i bk10: 2414a 183419i bk11: 2520a 179271i bk12: 2444a 174910i bk13: 2298a 171568i bk14: 2430a 157831i bk15: 2328a 118560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0542
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41158, Miss = 18935 (0.46), PendingHit = 14764 (0.359)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41146, Miss = 18980 (0.461), PendingHit = 14788 (0.359)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41130, Miss = 18953 (0.461), PendingHit = 14769 (0.359)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41253, Miss = 18943 (0.459), PendingHit = 14751 (0.358)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41180, Miss = 18946 (0.46), PendingHit = 14765 (0.359)
L2 Cache Total Miss Rate = 0.460

icnt_total_pkts_mem_to_simt=411163
icnt_total_pkts_simt_to_mem=360307

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 175.692
% Accepted packets = 0 at node 0 (avg = 0.0486641)
lat(3) = 175.692;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.223888 0.223805 0.223828 0.223812 0.223942 0 0 0 0 ];
% latency change    = 0.927431
% throughput change = 0.248452
Traffic 1 Stat
%=================================
% Average latency = 3.11751
% Accepted packets = 0 at node 14 (avg = 0.0508262)
lat(4) = 3.11751;
thru(4,:) = [ 0.111073 0.0856355 0.110101 0.054111 0.0524547 0.0546048 0.0524069 0.105578 0.0564522 0.105976 0.0518654 0.113255 0.105546 0.109942 0 0 0 0 0 0 0 0 0 ];
% latency change    = 55.3567
% throughput change = 0.0425389
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 119.076 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0305523 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 2813 2857 603 656 368 340 301 306 318 359 296 301 314 401 440 2032 2673 1931 1936 1932 2154 1996 2200 2009 2233 2239 2302 2148 2287 2204 2268 2112 2230 1952 2095 1989 2055 1870 1866 1807 1763 1618 1692 1507 1587 1447 1507 1515 1433 1282 1282 1135 1248 1121 1159 1166 1031 1046 1082 985 990 847 928 917 879 809 830 798 796 820 805 771 630 689 667 684 589 645 538 561 609 646 551 549 533 490 521 537 458 461 452 519 453 462 442 472 427 443 396 422 431 392 378 395 372 405 379 322 327 353 368 375 306 310 315 306 331 295 265 304 276 262 317 269 242 289 292 321 274 277 259 277 257 265 267 250 259 242 247 231 244 238 244 251 243 201 240 213 238 195 238 246 241 220 206 231 211 248 225 239 203 200 224 249 206 207 249 214 209 199 213 219 253 202 256 188 218 192 219 210 228 207 211 204 223 199 199 191 206 182 229 202 219 213 213 217 201 169 209 164 186 186 209 197 180 203 181 166 195 145 164 157 162 167 178 141 178 168 181 157 146 174 163 186 154 163 168 168 139 135 158 136 150 153 156 157 147 181 138 142 143 130 145 154 125 134 170 167 145 132 151 140 165 134 141 159 164 134 156 150 188 141 153 142 161 122 169 142 182 146 151 137 158 130 131 152 148 146 142 134 150 148 145 127 137 131 122 158 145 145 150 120 128 119 134 141 141 134 161 149 124 133 124 139 130 142 145 136 131 125 113 143 112 130 131 117 124 131 141 137 128 117 107 121 89 114 110 118 124 102 120 123 128 113 134 116 135 135 93 117 100 112 109 122 132 127 126 119 126 102 116 113 95 131 111 110 95 101 91 111 97 96 101 114 110 105 115 98 111 109 101 111 99 108 84 98 114 85 102 106 95 111 101 106 113 104 115 112 95 87 108 109 101 97 99 102 81 97 97 105 92 96 95 80 82 108 79 87 79 101 86 107 66 92 88 108 87 85 89 84 94 102 108 89 73 76 82 82 82 71 86 81 96 91 83 78 101 75 107 88 89 85 70 87 83 82 101 78 109 97 104 71 97 78 103 90 102 88 78 87 95 89 89 86 95 92 84 86 86 92 98 95 99 83 91 81 89 87 83 68 73 76 89 89 89 83 87 79 89 90 98 71 99 103 78 77 77 63 80 66 78 62 67 87 79 95 84 79 72 94 95 95 65 83 93 82 82 98 83 81 78 94 89 87 75 89 73 82 77 83 67 85 81 76 88 94 91 81 70 95 107 106 89 80 87 98 107 94 88 96 101 71 86 94 95 100 96 85 87 86 92 86 87 87 86 87 78 103 99 100 82 83 81 101 68 91 84 67 78 89 72 78 68 86 84 89 69 71 66 73 74 63 66 71 54 77 66 63 61 68 60 59 55 53 58 74 60 57 60 68 40 58 47 42 53 63 52 53 50 51 47 57 42 64 48 57 58 51 58 57 46 51 54 50 59 57 57 42 66 48 58 53 69 53 44 49 45 67 45 44 54 47 51 40 58 38 37 57 66 62 48 44 55 52 64 45 59 47 54 70 51 57 44 52 57 49 70 46 56 57 57 43 52 38 56 47 52 41 46 45 62 65 47 42 45 51 46 45 57 38 66 42 59 40 49 38 52 50 39 37 54 43 42 36 48 38 38 31 41 33 44 36 34 28 44 35 41 39 36 36 29 27 42 27 34 39 38 29 34 28 49 37 34 34 32 32 32 37 37 36 37 35 26 26 38 49 33 38 40 39 32 30 28 26 32 26 25 28 22 33 29 40 28 36 22 30 26 25 37 28 45 28 38 31 36 41 33 30 38 22 30 22 37 25 33 26 42 46 44 45 39 35 39 34 38 34 38 32 32 29 30 38 30 28 39 41 29 23 40 31 27 23 37 33 32 32 32 43 34 32 33 29 24 27 21 24 22 36 27 23 31 18 21 22 21 22 27 28 24 16 36 29 14 30 34 14 26 19 16 13 28 19 23 18 23 23 21 22 11 20 24 24 29 20 19 20 24 18 19 16 27 12 23 17 25 17 19 21 27 24 15 13 17 17 12 24 29 20 19 13 19 11 16 20 19 16 19 22 9 21 14 17 16 15 14 17 18 19 18 20 20 20 23 12 17 18 12 21 19 18 13 16 16 13 20 12 19 13 11 8 15 11 14 8 13 17 20 14 17 13 12 11 17 14 14 7 17 12 7 16 17 7 11 11 14 9 10 13 13 6 9 16 14 15 11 10 11 9 12 11 15 13 10 4 11 5 10 5 10 11 10 8 11 5 14 6 11 5 416 ];
Traffic[0]class1Average hops = 1 (205867 samples)
traffic_manager/hop_stats_freq = [ 0 205867 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.93367 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.0557905 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 116356 12632 4164 5952 30510 6011 3270 4832 2759 2009 1274 1118 855 763 547 863 478 362 328 242 274 215 151 135 112 142 58 58 44 56 72 31 35 38 30 32 24 14 14 8 14 10 3 3 5 6 0 8 5 1 9 8 0 1 4 3 0 0 1 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (205867 samples)
traffic_manager/hop_stats_freq = [ 0 205867 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 40 sec (100 sec)
gpgpu_simulation_rate = 213945 (inst/sec)
gpgpu_simulation_rate = 1727 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 492919
gpu_sim_insn = 157206464
gpu_ipc =     318.9296
gpu_tot_sim_cycle = 665694
gpu_tot_sim_insn = 178600998
gpu_tot_ipc =     268.2929
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 718066
gpu_stall_icnt2sh    = 1386420
gpu_total_sim_rate=319500
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135264, Miss = 34961 (0.258), PendingHit = 99411 (0.735)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134556, Miss = 33776 (0.251), PendingHit = 99732 (0.741)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134710, Miss = 34474 (0.256), PendingHit = 99474 (0.738)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133300, Miss = 32881 (0.247), PendingHit = 99659 (0.748)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132616, Miss = 32314 (0.244), PendingHit = 99510 (0.75)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132910, Miss = 32552 (0.245), PendingHit = 99672 (0.75)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133240, Miss = 32913 (0.247), PendingHit = 99630 (0.748)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134574, Miss = 34189 (0.254), PendingHit = 99391 (0.739)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132592, Miss = 32728 (0.247), PendingHit = 99469 (0.75)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134716, Miss = 34266 (0.254), PendingHit = 99339 (0.737)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132858, Miss = 32396 (0.244), PendingHit = 99448 (0.749)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135140, Miss = 35041 (0.259), PendingHit = 99332 (0.735)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134700, Miss = 34245 (0.254), PendingHit = 99332 (0.737)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134502, Miss = 34394 (0.256), PendingHit = 99436 (0.739)
total_dl1_misses=471130
total_dl1_accesses=1875678
total_dl1_miss_rate= 0.251179
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1513, 1541, 1429, 1513, 1499, 1541, 1485, 1499, 1541, 1513, 1457, 1485, 1499, 1485, 1527, 1611, 3187, 3201, 3187, 3215, 3215, 3187, 3215, 3285, 3229, 3159, 3173, 3187, 3187, 3215, 3257, 3201, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3187, 3215, 3187, 3243, 3271, 3201, 3215, 3201, 3229, 3215, 3243, 3257, 3117, 3173, 3187, 3145, 3137, 3249, 3179, 3193, 3151, 3235, 3193, 3249, 3179, 3221, 3193, 3207, 3151, 3221, 3151, 3207, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 
gpgpu_n_tot_thrd_icount = 225359360
gpgpu_n_tot_w_icount = 7042480
gpgpu_n_icache_hits = 4035118
gpgpu_n_icache_misses = 19911
gpgpu_n_l1dcache_read_hits = 11713
gpgpu_n_l1dcache_read_misses = 1863965
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 592688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 4699520
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 671962
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 33768768
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37863916
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2919
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2919
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4601489
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5062941	W0_Idle:1156163	W0_Scoreboard:4501934	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5182537
maxmrqlatency = 451 
maxdqlatency = 0 
maxmflatency = 1274 
averagemflatency = 306 
max_icnt2mem_latency = 2759 
max_icnt2sh_latency = 172774 
mrq_lat_table:257771 	16206 	17690 	32506 	57007 	70393 	51822 	14825 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	13908 	407620 	299885 	104460 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:314 	306374 	23533 	76454 	127690 	103568 	72233 	63124 	51123 	3009 	101 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:97 	190379 	210642 	263759 	7096 	3 	0 	0 	0 	0 	0 	0 	0 	0 	18013 	34188 	62124 	40115 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	671 	468 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        46        32        55        32        32        32        32        34        32        32        34        32        32        39 
dram[1]:        32        32        41        32        54        32        32        32        32        32        34        32        35        32        32        42 
dram[2]:        32        32        46        32        71        32        32        35        32        37        34        32        32        32        32        41 
dram[3]:        43        32        67        32        70        32        32        32        32        32        32        40        45        32        32        46 
dram[4]:        54        32        54        38        71        32        32        32        32        32        33        38        46        32        32        40 
maximum service time to same row:
dram[0]:     25326     25604     25844     21529     20190     20242     18048     21462     20212     20372     21392     20234     20292     21666     21688     25434 
dram[1]:     25184     25276     23970     21956     20278     21828     18014     21628     20224     20220     21836     20198     21708     22392     22164     26122 
dram[2]:     23630     25726     25358     22412     20272     21504     18042     21510     20160     20256     22372     20618     21360     20338     22010     23846 
dram[3]:     25984     26358     25158     20512     20366     21920     18002     21636     20250     20310     20436     20540     21686     21566     21826     25402 
dram[4]:     24088     24220     25426     21822     20340     22420     18024     21574     20092     20201     21740     20564     22376     21372     22086     25198 
average row accesses per activate:
dram[0]:  4.106829  4.031332  4.212019  4.082129  4.269013  4.155044  4.132515  4.230083  4.184210  4.066995  4.026862  4.134366  4.033048  3.992638  4.172142  4.107784 
dram[1]:  3.970646  4.000647  4.149502  4.165886  4.344607  4.116523  4.197515  4.237821  4.181704  4.053790  3.943216  4.257508  4.069393  3.972561  4.092903  4.224727 
dram[2]:  4.031746  4.018807  4.113307  4.191661  4.398448  4.113091  4.362338  4.166353  4.325733  4.187342  4.112632  4.200252  3.995134  4.113924  4.029243  4.270776 
dram[3]:  4.120946  4.074391  4.119157  4.266074  4.394567  4.281130  4.324968  4.264516  4.286911  4.222861  4.059692  4.227560  3.972104  4.016089  4.037508  4.123415 
dram[4]:  3.892880  4.025391  4.169446  4.276217  4.335673  4.224826  4.288988  4.174242  4.096237  4.193304  4.085555  4.072384  3.938434  3.953799  4.007590  4.098741 
average row locality = 518656/125338 = 4.138059
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4479      4553      4542      4533      4894      4847      4869      4830      4873      4823      4838      4869      4833      4769      4636      4537 
dram[1]:      4490      4568      4553      4546      4899      4848      4872      4825      4871      4827      4837      4853      4822      4771      4640      4533 
dram[2]:      4499      4574      4555      4535      4901      4855      4847      4835      4846      4821      4835      4859      4814      4775      4647      4532 
dram[3]:      4500      4559      4565      4528      4889      4840      4849      4820      4844      4820      4837      4879      4817      4773      4660      4543 
dram[4]:      4484      4548      4554      4531      4886      4842      4860      4828      4855      4833      4840      4881      4837      4771      4641      4545 
total reads: 378669
bank skew: 4901/4479 = 1.09
chip skew: 75755/75723 = 1.00
number of total write accesses:
dram[0]:      1595      1623      1696      1680      1898      1826      1867      1807      1805      1794      1758      1808      1757      1739      1714      1637 
dram[1]:      1597      1613      1692      1682      1909      1829      1886      1786      1803      1805      1760      1810      1746      1744      1704      1652 
dram[2]:      1597      1623      1689      1698      1899      1837      1871      1802      1794      1795      1774      1811      1754      1725      1691      1635 
dram[3]:      1599      1630      1692      1709      1905      1830      1872      1790      1805      1793      1760      1809      1733      1717      1691      1638 
dram[4]:      1585      1635      1696      1708      1908      1829      1878      1784      1785      1805      1750      1814      1752      1733      1695      1640 
total reads: 139987
bank skew: 1909/1585 = 1.20
chip skew: 28018/27973 = 1.00
average mf latency per bank:
dram[0]:        468       473       466       508       504       513       505       503       500       485       461       466       473       467       467       472
dram[1]:        484       483       475       518       509       522       513       509       508       491       471       470       478       474       475       485
dram[2]:        472       472       468       512       500       512       508       500       503       480       460       460       471       463       468       475
dram[3]:        477       485       477       528       512       521       515       516       507       490       468       473       476       475       474       480
dram[4]:        475       477       465       518       504       513       508       509       503       485       467       469       472       465       470       472
maximum mf latency per bank:
dram[0]:       1226      1116      1020      1181      1243      1138      1079      1204      1093      1139      1082      1039      1209      1063      1044      1153
dram[1]:       1048      1080      1199      1089      1108      1274      1004      1051      1033      1158       999      1062      1138      1156      1089      1150
dram[2]:       1089      1269      1199      1071      1176      1248      1116      1131      1087      1129      1010      1189      1055      1165      1148      1154
dram[3]:       1138      1068      1032      1149      1108      1128      1168      1028      1167      1018      1040      1239      1211      1185      1051      1156
dram[4]:       1163      1123      1012      1220      1140      1103      1100      1101      1054      1252      1032      1174      1274      1154      1030      1159

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998538 n_nop=765565 n_act=25176 n_pre=25160 n_req=103729 n_rd=151450 n_write=31187 bw_util=0.3658
n_activity=724896 dram_eff=0.5039
bk0: 8958a 892078i bk1: 9106a 892315i bk2: 9084a 889507i bk3: 9066a 889448i bk4: 9788a 890790i bk5: 9694a 886329i bk6: 9738a 884771i bk7: 9660a 882495i bk8: 9746a 882157i bk9: 9646a 880505i bk10: 9676a 881635i bk11: 9738a 873141i bk12: 9666a 863554i bk13: 9538a 845588i bk14: 9272a 797349i bk15: 9074a 680945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.58762
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998538 n_nop=765525 n_act=25176 n_pre=25160 n_req=103773 n_rd=151510 n_write=31167 bw_util=0.3659
n_activity=716911 dram_eff=0.5096
bk0: 8980a 891775i bk1: 9136a 892492i bk2: 9106a 887571i bk3: 9092a 889682i bk4: 9798a 889597i bk5: 9696a 885570i bk6: 9744a 881818i bk7: 9650a 880172i bk8: 9742a 879726i bk9: 9654a 880159i bk10: 9674a 880556i bk11: 9706a 871738i bk12: 9644a 862559i bk13: 9542a 845256i bk14: 9280a 800128i bk15: 9066a 683127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.65285
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998538 n_nop=766119 n_act=24917 n_pre=24901 n_req=103725 n_rd=151460 n_write=31141 bw_util=0.3657
n_activity=725053 dram_eff=0.5037
bk0: 8998a 892808i bk1: 9148a 892991i bk2: 9110a 889708i bk3: 9070a 889880i bk4: 9802a 890122i bk5: 9710a 885389i bk6: 9694a 881925i bk7: 9670a 882056i bk8: 9692a 880940i bk9: 9642a 879986i bk10: 9670a 880147i bk11: 9718a 872578i bk12: 9628a 863535i bk13: 9550a 847032i bk14: 9294a 800831i bk15: 9064a 684601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.57051
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998538 n_nop=766273 n_act=24849 n_pre=24833 n_req=103696 n_rd=151446 n_write=31137 bw_util=0.3657
n_activity=717040 dram_eff=0.5093
bk0: 9000a 893243i bk1: 9118a 890695i bk2: 9130a 888111i bk3: 9056a 888361i bk4: 9778a 890687i bk5: 9680a 884266i bk6: 9698a 881910i bk7: 9640a 881973i bk8: 9688a 881665i bk9: 9640a 880422i bk10: 9674a 881068i bk11: 9758a 873062i bk12: 9634a 862291i bk13: 9546a 846630i bk14: 9320a 801381i bk15: 9086a 685989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.62095
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998538 n_nop=765475 n_act=25223 n_pre=25207 n_req=103733 n_rd=151472 n_write=31161 bw_util=0.3658
n_activity=724057 dram_eff=0.5045
bk0: 8968a 892057i bk1: 9096a 892788i bk2: 9108a 889509i bk3: 9062a 889593i bk4: 9772a 890775i bk5: 9684a 884537i bk6: 9720a 882489i bk7: 9656a 881204i bk8: 9710a 881474i bk9: 9666a 881183i bk10: 9680a 882131i bk11: 9762a 873936i bk12: 9674a 863723i bk13: 9542a 845490i bk14: 9282a 800827i bk15: 9090a 681663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.57803
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165472, Miss = 75725 (0.458), PendingHit = 28776 (0.174)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165488, Miss = 75755 (0.458), PendingHit = 28734 (0.174)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165402, Miss = 75730 (0.458), PendingHit = 28794 (0.174)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165623, Miss = 75723 (0.457), PendingHit = 28686 (0.173)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165550, Miss = 75736 (0.457), PendingHit = 28779 (0.174)
L2 Cache Total Miss Rate = 0.458

icnt_total_pkts_mem_to_simt=3519503
icnt_total_pkts_simt_to_mem=981975

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 33.3072
% Accepted packets = 0 at node 0 (avg = 0.0628239)
lat(5) = 33.3072;
thru(5,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.288788 0.288817 0.288746 0.289299 0.289299 0 0 0 0 ];
% latency change    = 0.906402
% throughput change = 0.190973
Traffic 1 Stat
%=================================
% Average latency = 12.2163
% Accepted packets = 0 at node 14 (avg = 0.137087)
lat(6) = 12.2163;
thru(6,:) = [ 0.225164 0.225336 0.225347 0.225336 0.225113 0.225326 0.225255 0.225174 0.225407 0.225103 0.225174 0.225002 0.225093 0.225164 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.72646
% throughput change = 0.541722
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 90.4863 (3 samples)
Traffic[0]class0Overall average accepted rate = 0.0413095 (3 samples)
Traffic[0]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 291297 33339 4283 2059 3267 1458 1424 1670 2151 1832 1836 1308 1603 1310 1575 8480 10618 3690 2740 1790 6682 6933 3147 2020 2213 6907 8318 2929 2403 1808 6456 6689 2816 1958 1935 5843 6586 2450 2116 1587 5374 5609 2410 1570 1832 4585 5201 1989 1799 1337 4309 4447 2004 1325 1407 3472 4010 1571 1467 1047 3194 3212 1645 1069 1150 2448 3146 1131 1170 764 2384 2365 1246 751 900 1778 2213 881 925 539 1772 1643 949 627 777 1223 1577 646 811 471 1359 1174 762 491 683 914 1265 474 659 366 1072 802 651 364 564 725 961 351 532 296 900 575 520 308 489 468 719 294 475 255 647 408 497 259 509 382 597 238 422 207 533 284 437 222 420 301 464 188 386 202 445 277 372 203 395 237 411 172 376 165 372 209 345 166 382 207 405 151 351 153 363 178 311 162 349 186 337 124 333 133 358 154 312 130 328 145 306 142 327 128 279 121 317 127 286 149 298 137 281 124 264 108 268 132 249 145 277 130 242 120 234 112 264 115 261 120 270 122 250 122 217 97 219 126 224 109 248 103 244 105 232 92 210 78 216 131 190 93 185 98 207 92 218 94 204 108 181 100 200 89 177 92 187 82 178 91 166 92 181 88 184 89 145 80 159 98 147 77 151 102 157 86 162 72 138 77 155 79 148 91 137 74 157 77 132 90 143 59 134 77 132 60 129 63 132 80 117 62 144 66 104 67 114 65 106 71 112 65 89 74 113 61 93 43 104 59 78 52 101 60 66 60 83 40 82 55 82 60 94 57 81 57 95 57 60 56 89 42 79 50 77 41 69 39 72 44 78 42 68 44 65 49 67 42 52 35 61 42 53 37 63 38 66 43 49 36 46 37 40 30 55 29 47 45 31 38 50 32 38 22 44 33 52 22 51 30 34 38 29 38 42 27 31 33 40 28 29 30 36 23 33 31 27 18 34 23 27 26 28 23 30 19 33 26 23 15 22 29 20 20 28 22 26 13 23 25 30 20 22 17 28 10 19 12 21 17 29 14 26 18 21 14 23 16 22 20 24 20 35 16 24 13 16 12 15 19 16 14 19 7 18 13 17 15 24 10 14 17 26 17 24 18 19 16 18 15 17 14 23 14 20 11 13 13 18 12 12 7 15 17 10 13 12 7 6 10 12 10 7 3 12 5 10 14 9 5 8 7 10 7 4 3 10 2 2 4 3 8 4 4 0 7 6 4 6 3 6 3 4 4 5 4 1 4 4 0 4 4 4 1 1 3 2 2 5 1 6 3 0 2 0 1 3 4 0 5 2 2 4 1 3 2 3 1 3 3 1 1 1 2 1 0 3 1 0 3 1 0 1 1 5 0 2 0 6 2 2 1 2 2 1 1 1 4 3 2 0 1 2 2 3 3 0 0 3 2 0 1 1 2 2 1 5 0 4 1 3 3 4 0 2 2 1 2 1 0 1 2 0 0 0 1 0 1 1 1 1 1 5 0 1 0 3 0 4 0 0 0 0 1 2 0 1 0 1 0 2 0 1 1 0 0 0 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0 2 0 0 0 0 0 0 0 2 0 2 0 0 0 1 0 0 0 3 0 1 0 0 0 3 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (827535 samples)
traffic_manager/hop_stats_freq = [ 0 827535 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 9.36121 (3 samples)
Traffic[1]class0Overall average accepted rate = 0.0828893 (3 samples)
Traffic[1]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 125241 33666 16219 36761 57582 21671 18731 17175 16709 20773 13220 143923 7965 7132 7184 6199 44098 1784 1631 1603 1352 12942 384 391 402 327 3985 97 74 108 89 1292 27 18 31 31 513 11 7 10 8 186 1 2 4 0 68 0 0 2 0 25 1 0 1 1 8 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (827535 samples)
traffic_manager/hop_stats_freq = [ 0 827535 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 19 sec (559 sec)
gpgpu_simulation_rate = 319500 (inst/sec)
gpgpu_simulation_rate = 1190 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 60598
gpu_sim_insn = 6755328
gpu_ipc =     111.4777
gpu_tot_sim_cycle = 726292
gpu_tot_sim_insn = 185356326
gpu_tot_ipc =     255.2091
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 828897
gpu_stall_icnt2sh    = 1387755
gpu_total_sim_rate=312047
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138464, Miss = 36305 (0.262), PendingHit = 101121 (0.73)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137628, Miss = 35056 (0.255), PendingHit = 101423 (0.737)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137846, Miss = 35786 (0.26), PendingHit = 101136 (0.734)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137268, Miss = 34545 (0.252), PendingHit = 101830 (0.742)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134792, Miss = 33210 (0.246), PendingHit = 100638 (0.747)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135086, Miss = 33448 (0.248), PendingHit = 100869 (0.747)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137208, Miss = 34577 (0.252), PendingHit = 101767 (0.742)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137646, Miss = 35469 (0.258), PendingHit = 101111 (0.735)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134768, Miss = 33624 (0.249), PendingHit = 100575 (0.746)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136892, Miss = 35162 (0.257), PendingHit = 100499 (0.734)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135930, Miss = 33676 (0.248), PendingHit = 101126 (0.744)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139172, Miss = 36737 (0.264), PendingHit = 101523 (0.729)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138796, Miss = 35973 (0.259), PendingHit = 101548 (0.732)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137702, Miss = 35738 (0.26), PendingHit = 101170 (0.735)
total_dl1_misses=489306
total_dl1_accesses=1919198
total_dl1_miss_rate= 0.254953
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1513, 1541, 1429, 1513, 1499, 1541, 1485, 1499, 1541, 1513, 1457, 1485, 1499, 1485, 1527, 1611, 3187, 3201, 3187, 3215, 3215, 3187, 3215, 3285, 3229, 3159, 3173, 3187, 3187, 3215, 3257, 3201, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3187, 3215, 3187, 3243, 3271, 3201, 3215, 3201, 3229, 3215, 3243, 3257, 3117, 3173, 3187, 3145, 3137, 3249, 3179, 3193, 3151, 3235, 3193, 3249, 3179, 3221, 3193, 3207, 3151, 3221, 3151, 3207, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 
gpgpu_n_tot_thrd_icount = 232243712
gpgpu_n_tot_w_icount = 7257616
gpgpu_n_icache_hits = 4148750
gpgpu_n_icache_misses = 21310
gpgpu_n_l1dcache_read_hits = 13556
gpgpu_n_l1dcache_read_misses = 1905642
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216834
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 600976
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 5355928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690138
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34465088
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38394348
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2919
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2919
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5257897
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5985522	W0_Idle:1441618	W0_Scoreboard:4560982	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5397673
maxmrqlatency = 637 
maxdqlatency = 0 
maxmflatency = 1481 
averagemflatency = 321 
max_icnt2mem_latency = 2759 
max_icnt2sh_latency = 726291 
mrq_lat_table:278064 	17931 	20338 	38308 	70030 	91249 	69879 	20352 	829 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	13912 	413341 	347664 	134397 	814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:326 	308238 	24866 	77981 	135180 	122944 	89790 	83662 	64516 	3757 	101 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:97 	204173 	214636 	264138 	7105 	3 	0 	0 	0 	0 	0 	0 	0 	0 	18013 	34188 	62124 	40115 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	672 	554 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        75        35        46        80        55        55        60        75        62        55        45        80        50        45        32        45 
dram[1]:        65        32        41        80        75        60        55        78        80        40        45        45        35        32        32        45 
dram[2]:        80        40        46        80        71        55        55        75        70        53        45        45        40        45        32        41 
dram[3]:        55        38        67        80        70        65        55        80        55        40        45        48        50        35        32        46 
dram[4]:        75        35        54        80        71        55        65        80        65        40        45        50        54        32        32        45 
maximum service time to same row:
dram[0]:     25326     25604     25844     21529     20190     20242     18048     21462     20212     20372     21392     20234     20292     21666     21688     25434 
dram[1]:     25184     25276     23970     21956     20278     21828     18014     21628     20224     20220     21836     20198     21708     22392     22164     26122 
dram[2]:     23630     25726     25358     22412     20272     21504     18042     21510     20160     20256     22372     20618     21360     20338     22010     23846 
dram[3]:     25984     26358     25158     20512     20366     21920     18002     21636     20250     20310     20436     20540     21686     21566     21826     25402 
dram[4]:     24088     24220     25426     21822     20340     22420     18024     21574     20092     20201     21740     20564     22376     21372     22086     25198 
average row accesses per activate:
dram[0]:  4.222677  4.172903  4.363099  4.173666  4.294245  4.135630  4.227346  4.384658  4.356551  4.194233  4.139421  4.238174  4.171585  3.982540  4.180743  4.219329 
dram[1]:  4.130063  4.113229  4.279002  4.188712  4.421727  4.200545  4.327134  4.394604  4.347826  4.192078  4.095521  4.372304  4.159563  3.986794  4.119867  4.292525 
dram[2]:  4.188331  4.228130  4.201824  4.231300  4.440403  4.140634  4.386935  4.282585  4.480616  4.244212  4.171256  4.277624  4.098978  4.116876  4.079758  4.339286 
dram[3]:  4.252200  4.200343  4.196134  4.292541  4.395555  4.279109  4.377295  4.423556  4.434144  4.335959  4.181367  4.296771  4.074986  4.079675  4.132852  4.222480 
dram[4]:  4.099038  4.187820  4.247838  4.377672  4.324398  4.270510  4.343612  4.333888  4.242162  4.249725  4.198892  4.204015  3.956364  3.988348  4.098288  4.171151 
average row locality = 606983/143524 = 4.229139
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4875      4951      4926      4947      5300      5213      5245      5214      5257      5171      5158      5221      5185      5121      5012      4921 
dram[1]:      4888      4966      4937      4960      5303      5214      5248      5209      5255      5174      5157      5203      5174      5123      5016      4917 
dram[2]:      4897      4972      4939      4949      5305      5221      5223      5219      5230      5168      5155      5209      5166      5127      5023      4916 
dram[3]:      4898      4957      4949      4944      5293      5206      5225      5204      5228      5168      5157      5231      5169      5125      5036      4927 
dram[4]:      4881      4946      4938      4947      5290      5208      5238      5212      5239      5181      5160      5235      5189      5123      5019      4929 
total reads: 408632
bank skew: 5305/4875 = 1.09
chip skew: 81744/81717 = 1.00
number of total write accesses:
dram[0]:      2350      2410      2452      2407      2610      2471      2639      2617      2624      2538      2413      2484      2449      2406      2413      2370 
dram[1]:      2352      2372      2440      2387      2634      2494      2662      2609      2645      2552      2432      2501      2438      2424      2408      2376 
dram[2]:      2353      2423      2431      2405      2630      2493      2634      2601      2629      2531      2420      2495      2454      2411      2394      2374 
dram[3]:      2352      2402      2432      2422      2619      2475      2641      2608      2616      2537      2428      2486      2439      2402      2399      2361 
dram[4]:      2362      2412      2432      2425      2615      2496      2650      2602      2609      2545      2419      2513      2427      2407      2403      2358 
total reads: 198351
bank skew: 2662/2350 = 1.13
chip skew: 39726/39619 = 1.00
average mf latency per bank:
dram[0]:        462       467       463       502       497       507       496       495       492       478       459       467       473       467       465       465
dram[1]:        476       474       471       512       500       513       505       498       494       483       469       469       475       472       475       476
dram[2]:        466       464       463       505       493       503       499       495       492       473       458       461       471       462       468       468
dram[3]:        473       477       473       517       506       512       505       506       497       483       463       471       474       472       471       474
dram[4]:        467       468       464       508       496       504       497       497       490       477       463       468       473       465       465       466
maximum mf latency per bank:
dram[0]:       1226      1481      1127      1181      1243      1138      1080      1204      1273      1139      1082      1290      1209      1080      1044      1153
dram[1]:       1284      1085      1300      1108      1108      1274      1228      1429      1033      1158      1110      1197      1377      1156      1089      1150
dram[2]:       1091      1269      1306      1132      1225      1248      1386      1351      1104      1129      1144      1189      1383      1165      1148      1154
dram[3]:       1138      1068      1081      1149      1108      1128      1168      1113      1258      1018      1040      1239      1211      1185      1051      1156
dram[4]:       1163      1123      1288      1220      1140      1127      1181      1135      1054      1252      1032      1174      1274      1154      1030      1159

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1089434 n_nop=823377 n_act=28798 n_pre=28782 n_req=121370 n_rd=163434 n_write=45043 bw_util=0.3827
n_activity=812145 dram_eff=0.5134
bk0: 9750a 960119i bk1: 9902a 959966i bk2: 9852a 957765i bk3: 9894a 956246i bk4: 10600a 958539i bk5: 10426a 953256i bk6: 10490a 950285i bk7: 10428a 947671i bk8: 10514a 947534i bk9: 10342a 945897i bk10: 10316a 945940i bk11: 10442a 935848i bk12: 10370a 926686i bk13: 10242a 905320i bk14: 10024a 851754i bk15: 9842a 725101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.37851
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1089434 n_nop=823408 n_act=28752 n_pre=28736 n_req=121470 n_rd=163488 n_write=45050 bw_util=0.3828
n_activity=803753 dram_eff=0.5189
bk0: 9776a 959648i bk1: 9932a 960490i bk2: 9874a 955473i bk3: 9920a 956551i bk4: 10606a 956941i bk5: 10428a 952298i bk6: 10496a 948468i bk7: 10418a 945250i bk8: 10510a 945322i bk9: 10348a 945147i bk10: 10314a 944990i bk11: 10406a 934653i bk12: 10348a 924965i bk13: 10246a 904649i bk14: 10032a 855467i bk15: 9834a 727803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.43366
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1089434 n_nop=823745 n_act=28613 n_pre=28597 n_req=121397 n_rd=163438 n_write=45041 bw_util=0.3827
n_activity=812212 dram_eff=0.5134
bk0: 9794a 960298i bk1: 9944a 960896i bk2: 9878a 957525i bk3: 9898a 956284i bk4: 10610a 957127i bk5: 10442a 951653i bk6: 10446a 947998i bk7: 10438a 946702i bk8: 10460a 946974i bk9: 10336a 944278i bk10: 10310a 945196i bk11: 10418a 935616i bk12: 10332a 926250i bk13: 10254a 906321i bk14: 10046a 854355i bk15: 9832a 728543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.35473
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1089434 n_nop=824063 n_act=28483 n_pre=28467 n_req=121336 n_rd=163434 n_write=44987 bw_util=0.3826
n_activity=804146 dram_eff=0.5184
bk0: 9796a 961009i bk1: 9914a 958898i bk2: 9898a 956277i bk3: 9888a 955373i bk4: 10586a 958244i bk5: 10412a 950744i bk6: 10450a 947032i bk7: 10408a 946200i bk8: 10456a 947058i bk9: 10336a 945074i bk10: 10314a 945348i bk11: 10462a 935863i bk12: 10338a 925112i bk13: 10250a 905705i bk14: 10072a 856160i bk15: 9854a 730275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.39954
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1089434 n_nop=823168 n_act=28881 n_pre=28865 n_req=121410 n_rd=163470 n_write=45050 bw_util=0.3828
n_activity=811318 dram_eff=0.514
bk0: 9762a 959804i bk1: 9892a 961341i bk2: 9876a 957864i bk3: 9894a 957089i bk4: 10580a 959150i bk5: 10416a 951646i bk6: 10476a 948721i bk7: 10424a 946267i bk8: 10478a 946870i bk9: 10362a 946478i bk10: 10320a 946467i bk11: 10470a 936808i bk12: 10378a 926839i bk13: 10246a 905156i bk14: 10038a 855167i bk15: 9858a 726471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.36134
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182234, Miss = 81717 (0.448), PendingHit = 36584 (0.201)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182254, Miss = 81744 (0.449), PendingHit = 36632 (0.201)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182168, Miss = 81719 (0.449), PendingHit = 36625 (0.201)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182397, Miss = 81717 (0.448), PendingHit = 36490 (0.2)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182320, Miss = 81735 (0.448), PendingHit = 36604 (0.201)
L2 Cache Total Miss Rate = 0.448

icnt_total_pkts_mem_to_simt=3676549
icnt_total_pkts_simt_to_mem=1171285

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 137.48
% Accepted packets = 0 at node 0 (avg = 0.0679143)
lat(7) = 137.48;
thru(7,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.312307 0.31234 0.31234 0.312472 0.312571 0 0 0 0 ];
% latency change    = 0.911141
% throughput change = 1.01853
Traffic 1 Stat
%=================================
% Average latency = 3.02801
% Accepted packets = 0 at node 14 (avg = 0.0563397)
lat(8) = 3.02801;
thru(8,:) = [ 0.0959528 0.0912001 0.0935765 0.11866 0.0637403 0.0637403 0.11866 0.0912001 0.0637403 0.0637403 0.0912001 0.121036 0.123413 0.0959528 0 0 0 0 0 0 0 0 0 ];
% latency change    = 44.4029
% throughput change = 0.205443
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 102.235 (4 samples)
Traffic[0]class0Overall average accepted rate = 0.0479607 (4 samples)
Traffic[0]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 655 1019 280 334 278 308 149 215 142 188 134 186 154 271 458 1614 1764 856 858 861 814 886 852 778 831 844 843 850 804 785 838 788 772 752 752 796 729 765 687 733 721 693 708 692 682 702 729 665 680 653 608 618 598 584 568 571 553 568 559 533 463 457 482 478 476 472 433 437 449 452 446 430 421 404 388 370 373 381 366 341 339 319 346 332 317 283 311 281 278 290 264 268 252 264 250 193 213 243 228 225 214 232 216 205 200 202 179 178 176 161 173 170 180 150 156 158 119 133 151 163 127 145 167 134 117 124 140 135 126 114 117 110 127 99 113 110 110 114 90 86 105 93 106 99 105 104 110 104 91 89 95 110 124 95 109 113 99 88 107 87 84 104 79 82 81 87 85 88 85 78 91 123 88 83 72 81 88 74 92 77 91 95 87 81 85 71 106 76 68 73 75 78 66 81 81 87 71 83 87 99 78 81 82 73 87 80 71 85 69 59 71 81 70 77 79 58 80 69 81 75 79 73 74 72 79 69 81 72 70 71 79 72 69 70 74 73 62 65 65 54 65 69 80 71 72 53 79 60 69 71 66 73 66 81 78 55 71 63 59 57 59 66 78 74 56 57 52 65 57 59 55 58 65 52 58 59 57 72 72 52 48 71 60 57 74 71 61 53 70 63 72 67 61 70 54 55 61 75 66 41 69 63 57 53 54 57 41 49 61 52 48 64 64 57 58 69 53 70 58 59 53 79 51 44 55 80 52 55 58 65 58 56 62 58 58 53 61 58 55 64 49 56 46 56 55 57 52 54 52 53 62 68 60 55 55 51 43 49 48 54 48 60 50 56 43 58 42 41 58 55 56 57 51 52 51 51 58 51 53 56 58 58 51 48 44 48 46 38 51 39 32 43 36 50 43 41 40 51 36 40 46 30 36 39 32 45 43 31 35 35 39 35 34 33 30 40 37 27 40 35 36 38 36 28 29 32 32 27 29 23 36 41 26 32 41 33 37 27 38 40 32 28 41 32 31 31 29 26 30 23 30 24 27 29 30 37 20 22 26 26 26 26 23 24 29 19 35 30 21 27 37 20 28 29 21 16 33 27 36 26 29 24 22 19 29 34 25 26 26 21 26 38 26 40 27 25 31 27 25 29 23 22 23 21 20 24 19 17 18 24 24 23 21 22 26 21 26 24 14 16 22 24 23 15 25 15 25 27 19 20 22 23 30 20 24 14 15 17 20 15 17 19 19 16 14 12 16 16 14 4 17 18 18 16 13 9 19 19 18 18 18 20 14 16 16 20 15 17 20 20 15 15 16 16 18 22 13 16 16 17 12 13 8 13 23 22 20 14 15 13 13 16 20 19 16 18 23 14 16 16 19 8 12 19 17 16 11 10 14 17 15 11 11 11 8 15 11 8 13 17 16 13 18 11 15 13 11 12 12 14 8 7 14 8 17 12 20 9 11 13 10 14 8 13 9 10 16 9 11 9 10 6 9 6 10 7 12 10 9 6 9 4 5 5 6 9 8 13 10 7 5 5 8 5 8 3 5 3 9 7 10 4 2 4 14 3 4 6 5 9 8 6 8 8 8 4 5 9 3 11 9 7 3 6 7 8 0 5 7 7 7 10 3 3 6 3 4 11 5 8 4 9 6 11 6 5 5 5 8 6 6 5 5 4 4 8 9 4 7 3 7 6 5 7 8 7 7 1 8 6 5 4 7 1 7 6 10 4 4 4 3 6 4 4 4 4 10 5 7 4 6 9 4 9 3 9 8 2 9 5 10 5 10 2 4 8 9 2 4 5 3 2 9 6 6 5 1 8 3 5 4 1 6 5 2 4 3 4 8 4 5 6 7 2 8 5 4 6 5 4 10 4 1 4 4 2 6 4 3 4 4 2 5 7 4 6 6 2 2 6 4 3 5 7 3 8 7 0 8 2 6 2 5 5 3 4 2 9 2 4 5 2 2 5 4 1 3 3 1 2 1 3 2 2 3 1 4 0 3 3 4 2 1 2 0 5 7 3 0 3 1 3 2 5 2 6 3 4 3 0 1 1 2 1 4 5 2 3 2 3 3 5 1 3 2 5 4 3 2 3 0 2 2 0 3 3 2 2 1 1 2 0 3 3 5 4 1 2 3 2 6 2 1 2 1 1 4 2 2 1 2 1 2 1 1 3 3 0 0 1 4 1 0 0 0 1 2 0 1 2 0 1 2 1 2 2 2 2 3 1 1 3 3 0 2 1 2 4 1 1 1 1 2 2 2 2 3 5 114 ];
Traffic[0]class1Average hops = 1 (911373 samples)
traffic_manager/hop_stats_freq = [ 0 911373 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.77791 (4 samples)
Traffic[1]class0Overall average accepted rate = 0.0762519 (4 samples)
Traffic[1]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 47654 4940 2223 2905 14775 2983 1576 2145 1322 813 478 424 302 241 154 211 101 107 66 97 48 62 36 46 36 22 20 20 8 2 5 1 5 3 2 1 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (911373 samples)
traffic_manager/hop_stats_freq = [ 0 911373 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 54 sec (594 sec)
gpgpu_simulation_rate = 312047 (inst/sec)
gpgpu_simulation_rate = 1222 (cycle/sec)

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 15522
gpu_sim_insn = 5500864
gpu_ipc =     354.3914
gpu_tot_sim_cycle = 741814
gpu_tot_sim_insn = 190857190
gpu_tot_ipc =     257.2844
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 842275
gpu_stall_icnt2sh    = 1406702
gpu_total_sim_rate=314427
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139990, Miss = 37194 (0.266), PendingHit = 101329 (0.724)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139154, Miss = 35963 (0.258), PendingHit = 101539 (0.73)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139372, Miss = 36694 (0.263), PendingHit = 101375 (0.727)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138798, Miss = 35409 (0.255), PendingHit = 102060 (0.735)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135556, Miss = 33588 (0.248), PendingHit = 100826 (0.744)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135848, Miss = 33855 (0.249), PendingHit = 100980 (0.743)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138478, Miss = 35075 (0.253), PendingHit = 102106 (0.737)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138408, Miss = 35906 (0.259), PendingHit = 101194 (0.731)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135916, Miss = 34126 (0.251), PendingHit = 100855 (0.742)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138416, Miss = 36134 (0.261), PendingHit = 100674 (0.727)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136692, Miss = 34057 (0.249), PendingHit = 101321 (0.741)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139934, Miss = 37116 (0.265), PendingHit = 101707 (0.727)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140196, Miss = 36804 (0.263), PendingHit = 101792 (0.726)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138468, Miss = 36260 (0.262), PendingHit = 101196 (0.731)
total_dl1_misses=498181
total_dl1_accesses=1935226
total_dl1_miss_rate= 0.257428
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1513, 1541, 1429, 1513, 1499, 1541, 1485, 1499, 1541, 1513, 1457, 1485, 1499, 1485, 1527, 1611, 3187, 3201, 3187, 3215, 3215, 3187, 3215, 3285, 3229, 3159, 3173, 3187, 3187, 3215, 3257, 3201, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3187, 3215, 3187, 3243, 3271, 3201, 3215, 3201, 3229, 3215, 3243, 3257, 3117, 3173, 3187, 3145, 3137, 3249, 3179, 3193, 3151, 3235, 3193, 3249, 3179, 3221, 3193, 3207, 3151, 3221, 3151, 3207, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 238064128
gpgpu_n_tot_w_icount = 7439504
gpgpu_n_icache_hits = 4253390
gpgpu_n_icache_misses = 24384
gpgpu_n_l1dcache_read_hits = 18091
gpgpu_n_l1dcache_read_misses = 1917135
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216834
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 604112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 5411978
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 699141
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34983232
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38591084
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2919
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2919
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5313947
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6072620	W0_Idle:1484285	W0_Scoreboard:4593735	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5574953
maxmrqlatency = 637 
maxdqlatency = 0 
maxmflatency = 1481 
averagemflatency = 321 
max_icnt2mem_latency = 2759 
max_icnt2sh_latency = 726291 
mrq_lat_table:280135 	18027 	20492 	38641 	70906 	91909 	70222 	20393 	829 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	14421 	416560 	352478 	134858 	814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:517 	312702 	25146 	78284 	135737 	123657 	90902 	85096 	64605 	3757 	101 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:204 	206510 	217034 	268044 	7360 	3 	0 	0 	0 	0 	0 	0 	0 	0 	18013 	34188 	62124 	40115 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	9 	684 	565 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        75        35        46        80        55        55        60        75        62        55        45        80        50        45        32        45 
dram[1]:        65        32        41        80        75        60        55        78        80        40        45        45        35        32        32        45 
dram[2]:        80        40        46        80        71        55        55        75        70        53        45        45        40        45        32        41 
dram[3]:        55        38        67        80        70        65        55        80        55        40        45        48        50        35        32        46 
dram[4]:        75        35        54        80        71        55        65        80        65        40        45        50        54        35        32        45 
maximum service time to same row:
dram[0]:     25326     25604     25844     21529     20190     20242     18048     21462     20212     20372     21392     20234     20292     21666     21688     25434 
dram[1]:     25184     25276     23970     21956     20278     21828     18014     21628     20224     20220     21836     20198     21708     22392     22164     26122 
dram[2]:     23630     25726     25358     22412     20272     21504     18042     21510     20160     20256     22372     20618     21360     20338     22010     23846 
dram[3]:     25984     26358     25158     20512     20366     21920     18002     21636     20250     20310     20436     20540     21686     21566     21826     25402 
dram[4]:     24088     24220     25426     21822     20340     22420     18024     21574     20092     20201     21740     20564     22376     21372     22086     25198 
average row accesses per activate:
dram[0]:  4.198380  4.142220  4.297578  4.147587  4.258547  4.095138  4.207647  4.362680  4.307359  4.127987  4.115135  4.182600  4.118653  3.982595  4.141515  4.173000 
dram[1]:  4.102029  4.073077  4.207228  4.142937  4.380274  4.155532  4.310906  4.362174  4.294878  4.133086  4.062300  4.337423  4.116354  3.986835  4.086743  4.230460 
dram[2]:  4.158105  4.198538  4.155866  4.197615  4.407836  4.085039  4.369325  4.245690  4.437290  4.188781  4.144178  4.247952  4.047418  4.117583  4.048160  4.281559 
dram[3]:  4.222609  4.152514  4.141746  4.258770  4.348609  4.217746  4.356119  4.387061  4.377348  4.275027  4.158756  4.247956  4.030478  4.074973  4.102845  4.167516 
dram[4]:  4.081931  4.147962  4.173767  4.334503  4.284024  4.219446  4.328236  4.303610  4.198728  4.203454  4.183965  4.167821  3.913907  3.978936  4.064569  4.112290 
average row locality = 611557/145921 = 4.191014
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4901      5015      4993      4973      5354      5277      5284      5252      5325      5229      5190      5286      5253      5145      5078      4985 
dram[1]:      4914      5033      5004      4987      5354      5281      5283      5250      5320      5235      5187      5269      5239      5147      5083      4982 
dram[2]:      4923      5040      5003      4976      5355      5289      5257      5262      5294      5229      5185      5277      5228      5153      5087      4984 
dram[3]:      4924      5024      5014      4968      5344      5273      5259      5249      5293      5228      5187      5299      5231      5153      5101      4995 
dram[4]:      4907      5010      5005      4969      5345      5272      5275      5254      5307      5238      5193      5300      5254      5149      5087      4994 
total reads: 412751
bank skew: 5355/4901 = 1.09
chip skew: 82568/82540 = 1.00
number of total write accesses:
dram[0]:      2358      2412      2459      2418      2618      2471      2639      2627      2635      2544      2423      2502      2453      2406      2414      2372 
dram[1]:      2363      2380      2447      2404      2640      2494      2662      2615      2647      2560      2442      2508      2438      2424      2408      2379 
dram[2]:      2362      2425      2436      2416      2632      2493      2634      2618      2631      2537      2432      2501      2454      2411      2394      2376 
dram[3]:      2360      2409      2437      2438      2627      2475      2643      2617      2630      2544      2436      2496      2439      2402      2399      2369 
dram[4]:      2367      2419      2441      2443      2619      2496      2650      2613      2616      2551      2426      2523      2429      2407      2404      2367 
total reads: 198806
bank skew: 2662/2358 = 1.13
chip skew: 39811/39721 = 1.00
average mf latency per bank:
dram[0]:        462       467       465       502       497       508       497       495       493       479       459       467       475       467       465       468
dram[1]:        475       474       473       511       500       515       506       497       496       485       468       470       478       472       476       479
dram[2]:        466       465       465       505       493       504       500       493       493       474       457       462       473       461       468       471
dram[3]:        472       476       474       519       505       514       505       506       498       484       463       471       475       472       471       476
dram[4]:        467       468       466       507       496       507       498       496       491       478       463       469       475       464       465       468
maximum mf latency per bank:
dram[0]:       1226      1481      1127      1181      1243      1138      1080      1204      1273      1139      1082      1290      1209      1080      1044      1153
dram[1]:       1284      1085      1300      1108      1108      1274      1228      1429      1033      1158      1110      1197      1377      1156      1089      1150
dram[2]:       1091      1269      1306      1132      1225      1248      1386      1351      1104      1129      1144      1189      1383      1165      1148      1154
dram[3]:       1138      1068      1081      1149      1108      1128      1168      1113      1258      1018      1040      1239      1211      1185      1051      1156
dram[4]:       1163      1123      1288      1220      1140      1127      1181      1135      1054      1252      1032      1174      1274      1154      1030      1159

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1112716 n_nop=843865 n_act=29274 n_pre=29258 n_req=122291 n_rd=165080 n_write=45239 bw_util=0.378
n_activity=819025 dram_eff=0.5136
bk0: 9802a 982194i bk1: 10030a 981860i bk2: 9986a 979200i bk3: 9946a 978053i bk4: 10708a 980327i bk5: 10554a 974635i bk6: 10568a 971935i bk7: 10504a 969553i bk8: 10650a 968979i bk9: 10458a 967537i bk10: 10380a 968005i bk11: 10572a 957344i bk12: 10506a 948121i bk13: 10290a 926997i bk14: 10156a 872651i bk15: 9970a 743765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.31246
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1112716 n_nop=843894 n_act=29241 n_pre=29225 n_req=122379 n_rd=165136 n_write=45220 bw_util=0.3781
n_activity=810655 dram_eff=0.519
bk0: 9828a 981831i bk1: 10066a 982447i bk2: 10008a 977083i bk3: 9974a 978573i bk4: 10708a 978998i bk5: 10562a 973834i bk6: 10566a 970337i bk7: 10500a 967295i bk8: 10640a 966858i bk9: 10470a 966571i bk10: 10374a 967216i bk11: 10538a 956289i bk12: 10478a 946489i bk13: 10294a 926486i bk14: 10166a 876443i bk15: 9964a 746348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.36493
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1112716 n_nop=844315 n_act=29072 n_pre=29056 n_req=122294 n_rd=165084 n_write=45189 bw_util=0.3779
n_activity=819116 dram_eff=0.5134
bk0: 9846a 982452i bk1: 10080a 982886i bk2: 10006a 979120i bk3: 9952a 978293i bk4: 10710a 979245i bk5: 10578a 973255i bk6: 10514a 969872i bk7: 10524a 968751i bk8: 10588a 968617i bk9: 10458a 965837i bk10: 10370a 967370i bk11: 10554a 957304i bk12: 10456a 947790i bk13: 10306a 928112i bk14: 10174a 875320i bk15: 9968a 747198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.28584
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1112716 n_nop=844501 n_act=28978 n_pre=28962 n_req=122263 n_rd=165084 n_write=45191 bw_util=0.3779
n_activity=811005 dram_eff=0.5186
bk0: 9848a 983072i bk1: 10048a 980736i bk2: 10028a 977790i bk3: 9936a 977240i bk4: 10688a 980181i bk5: 10546a 972190i bk6: 10518a 968859i bk7: 10498a 968131i bk8: 10586a 968452i bk9: 10456a 966412i bk10: 10374a 967472i bk11: 10598a 957411i bk12: 10462a 946577i bk13: 10306a 927340i bk14: 10202a 876991i bk15: 9990a 748794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.33062
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1112716 n_nop=843654 n_act=29359 n_pre=29343 n_req=122330 n_rd=165118 n_write=45242 bw_util=0.3781
n_activity=818267 dram_eff=0.5142
bk0: 9814a 981966i bk1: 10020a 983348i bk2: 10010a 979428i bk3: 9938a 978902i bk4: 10690a 981167i bk5: 10544a 973088i bk6: 10550a 970476i bk7: 10508a 968285i bk8: 10614a 968392i bk9: 10476a 968002i bk10: 10386a 968568i bk11: 10600a 958499i bk12: 10508a 948363i bk13: 10298a 927039i bk14: 10174a 876164i bk15: 9988a 744961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.29499
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 184019, Miss = 82540 (0.449), PendingHit = 36589 (0.199)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 184065, Miss = 82568 (0.449), PendingHit = 36638 (0.199)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183971, Miss = 82542 (0.449), PendingHit = 36631 (0.199)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 184317, Miss = 82542 (0.448), PendingHit = 36499 (0.198)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 184144, Miss = 82559 (0.448), PendingHit = 36604 (0.199)
L2 Cache Total Miss Rate = 0.448

icnt_total_pkts_mem_to_simt=3721880
icnt_total_pkts_simt_to_mem=1180428

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 50.0882
% Accepted packets = 0 at node 0 (avg = 0.0129848)
lat(9) = 50.0882;
thru(9,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0575009 0.0583384 0.0580807 0.065973 0.0587572 0 0 0 0 ];
% latency change    = 0.939546
% throughput change = 3.3389
Traffic 1 Stat
%=================================
% Average latency = 12.9412
% Accepted packets = 0 at node 14 (avg = 0.0634898)
lat(10) = 12.9412;
thru(10,:) = [ 0.145572 0.148471 0.148633 0.141546 0.0628805 0.0675515 0.0824663 0.0723835 0.0831105 0.158941 0.0633637 0.0630416 0.13623 0.0860742 0 0 0 0 0 0 0 0 0 ];
% latency change    = 2.87045
% throughput change = 0.795482
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 91.8055 (5 samples)
Traffic[0]class0Overall average accepted rate = 0.0409655 (5 samples)
Traffic[0]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 5316 629 100 37 28 23 30 10 40 11 42 4 36 8 35 6 30 4 28 8 27 7 27 8 20 6 14 5 22 7 7 3 14 3 19 2 15 8 18 9 19 6 12 8 16 6 18 8 17 9 17 4 12 3 20 5 15 3 18 7 18 8 14 6 13 8 20 7 16 2 12 7 22 7 12 6 19 6 19 7 17 6 15 7 19 4 21 3 12 9 17 8 18 5 15 6 24 8 19 9 18 1 20 6 18 7 27 7 22 3 17 9 20 3 10 2 11 6 12 4 15 5 14 3 16 4 18 2 15 3 14 0 13 4 13 2 13 6 9 2 8 1 20 0 11 5 16 1 13 2 13 1 13 3 9 1 15 1 7 1 15 3 11 5 14 0 8 2 9 2 11 2 9 4 8 2 7 0 10 4 9 5 17 2 13 2 11 2 14 3 9 3 9 2 11 5 8 0 10 4 10 2 13 4 20 4 11 2 16 5 11 4 16 3 9 3 11 2 7 2 8 1 11 0 23 2 17 3 13 1 10 3 18 0 21 4 17 1 14 0 20 2 12 1 13 2 8 1 9 3 11 2 11 0 8 2 7 0 12 0 11 0 14 0 7 3 15 4 8 1 9 1 11 2 10 2 8 1 6 2 9 2 8 2 7 5 7 3 8 1 12 1 4 3 9 3 5 2 10 2 6 2 9 1 4 2 5 2 11 0 10 0 3 2 11 1 4 1 7 1 4 1 14 1 4 2 3 2 6 0 6 2 5 1 5 0 3 1 8 1 2 0 7 1 5 1 4 1 8 0 8 0 2 0 2 1 3 0 1 1 5 1 2 1 3 2 5 1 4 1 7 0 2 1 5 0 3 2 1 3 5 2 4 0 2 0 0 1 0 0 4 0 3 0 0 0 0 0 2 0 3 0 5 2 1 0 2 0 0 0 4 0 1 0 2 0 2 0 3 0 3 0 1 0 2 0 1 0 0 0 1 0 2 0 3 0 0 0 1 0 1 0 0 0 2 0 1 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (920516 samples)
traffic_manager/hop_stats_freq = [ 0 920516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 8.81056 (5 samples)
Traffic[1]class0Overall average accepted rate = 0.0736995 (5 samples)
Traffic[1]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 107 1 1 1971 418 249 588 567 275 183 175 209 287 158 1937 124 120 119 112 723 37 37 55 38 331 18 17 20 15 120 11 7 2 9 35 7 3 2 4 31 7 2 0 0 5 1 0 2 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (920516 samples)
traffic_manager/hop_stats_freq = [ 0 920516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 7 sec (607 sec)
gpgpu_simulation_rate = 314427 (inst/sec)
gpgpu_simulation_rate = 1222 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 6 
gpu_sim_cycle = 160611
gpu_sim_insn = 15893670
gpu_ipc =      98.9575
gpu_tot_sim_cycle = 902425
gpu_tot_sim_insn = 206750860
gpu_tot_ipc =     229.1059
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1246582
gpu_stall_icnt2sh    = 1413649
gpu_total_sim_rate=297483
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142156, Miss = 39202 (0.276), PendingHit = 101331 (0.713)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141320, Miss = 37967 (0.269), PendingHit = 101541 (0.719)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 143704, Miss = 40516 (0.282), PendingHit = 101380 (0.705)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 143130, Miss = 39469 (0.276), PendingHit = 102068 (0.713)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139888, Miss = 37587 (0.269), PendingHit = 100831 (0.721)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140180, Miss = 37838 (0.27), PendingHit = 100981 (0.72)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140644, Miss = 36899 (0.262), PendingHit = 102127 (0.726)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142740, Miss = 39896 (0.28), PendingHit = 101204 (0.709)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138804, Miss = 36547 (0.263), PendingHit = 101048 (0.728)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142748, Miss = 40005 (0.28), PendingHit = 100686 (0.705)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141024, Miss = 37934 (0.269), PendingHit = 101329 (0.719)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142100, Miss = 38979 (0.274), PendingHit = 101716 (0.716)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142362, Miss = 38841 (0.273), PendingHit = 101792 (0.715)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141356, Miss = 38723 (0.274), PendingHit = 101373 (0.717)
total_dl1_misses=540403
total_dl1_accesses=1982156
total_dl1_miss_rate= 0.272634
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1513, 1541, 1429, 1513, 1499, 1541, 1485, 1499, 1541, 1513, 1457, 1485, 1499, 1485, 1527, 1611, 3187, 3201, 3187, 3215, 3215, 3187, 3215, 3285, 3229, 3159, 3173, 3187, 3187, 3215, 3257, 3201, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3187, 3215, 3187, 3243, 3271, 3201, 3215, 3201, 3229, 3215, 3243, 3257, 3117, 3173, 3187, 3145, 3137, 3249, 3179, 3193, 3151, 3235, 3193, 3249, 3179, 3221, 3193, 3207, 3151, 3221, 3151, 3207, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 254937088
gpgpu_n_tot_w_icount = 7966784
gpgpu_n_icache_hits = 4517550
gpgpu_n_icache_misses = 36901
gpgpu_n_l1dcache_read_hits = 22346
gpgpu_n_l1dcache_read_misses = 1959810
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 371274
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 657152
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 7104752
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 741363
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 36019072
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 41892824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2919
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2919
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7006721
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8667840	W0_Idle:2106894	W0_Scoreboard:4645974	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:101498	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6069278
maxmrqlatency = 637 
maxdqlatency = 0 
maxmflatency = 1481 
averagemflatency = 359 
max_icnt2mem_latency = 2759 
max_icnt2sh_latency = 902424 
mrq_lat_table:332109 	21269 	25483 	52751 	105460 	149488 	119501 	35391 	1311 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	14740 	427586 	430055 	241838 	1574 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:540 	317508 	27475 	82363 	157685 	164032 	123699 	120732 	116521 	7301 	177 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:204 	236510 	226996 	270140 	7524 	3 	0 	0 	0 	0 	0 	0 	0 	0 	18013 	34188 	62124 	40115 	0 	219976 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	10 	685 	693 	401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        75        36        46        80        55        55        60        75        62        55        45        80        50        45        32        45 
dram[1]:        65        32        41        80        75        60        55        78        80        40        45        45        41        32        32        45 
dram[2]:        80        42        46        80        71        55        55        75        70        53        45        45        40        45        32        41 
dram[3]:        55        43        67        80        70        65        55        80        55        48        45        48        50        35        32        46 
dram[4]:        75        35        54        80        71        55        65        80        65        40        45        50        54        35        32        45 
maximum service time to same row:
dram[0]:     25326     25604     25844     21529     20190     20242     18048     21462     20212     20372     21392     20234     20292     21666     21688     25434 
dram[1]:     25184     25276     23970     21956     20278     21828     18014     21628     20224     20220     21836     20198     21708     22392     22164     26122 
dram[2]:     23630     25726     25358     22412     20272     21504     18042     21510     20160     20256     22372     20618     21360     20338     22010     23846 
dram[3]:     25984     26358     25158     20512     20366     21920     18002     21636     20250     20310     20436     20540     21686     21566     21826     25402 
dram[4]:     24088     24220     25426     21822     20340     22420     18024     21574     20092     20201     21740     20564     22376     21372     22086     25198 
average row accesses per activate:
dram[0]:  4.070583  4.166870  4.277778  4.158130  4.252624  4.154831  4.170015  4.322594  4.242730  4.082858  4.016839  4.186191  4.129120  3.964759  4.115676  4.132787 
dram[1]:  4.016881  4.075879  4.167745  4.151380  4.327804  4.150405  4.227344  4.317947  4.266069  4.134667  4.000762  4.315557  4.106465  3.974563  4.105075  4.178128 
dram[2]:  4.051801  4.218801  4.199674  4.180000  4.380208  4.097561  4.279125  4.290004  4.377214  4.140595  4.078362  4.297652  4.061303  4.049865  4.040705  4.197253 
dram[3]:  4.092804  4.144068  4.229857  4.225206  4.299724  4.226609  4.273016  4.370415  4.337316  4.228222  4.082522  4.268669  4.044640  4.021489  4.050098  4.076302 
dram[4]:  3.986837  4.118971  4.170583  4.230801  4.241929  4.232742  4.261162  4.369373  4.165583  4.166925  4.119309  4.155232  3.958147  3.963773  4.054924  4.114774 
average row locality = 842767/202411 = 4.163642
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6002      6167      6160      6118      6512      6438      6405      6443      6512      6405      6358      6493      6433      6309      6221      6100 
dram[1]:      6020      6198      6179      6142      6517      6457      6412      6438      6504      6391      6342      6466      6402      6305      6235      6096 
dram[2]:      6042      6210      6180      6133      6504      6456      6378      6439      6460      6382      6327      6485      6389      6321      6237      6107 
dram[3]:      6046      6198      6196      6106      6487      6428      6370      6423      6467      6391      6347      6506      6408      6326      6260      6120 
dram[4]:      6023      6171      6167      6106      6486      6426      6390      6449      6482      6412      6365      6515      6419      6335      6243      6117 
total reads: 505415
bank skew: 6517/6002 = 1.09
chip skew: 101106/101050 = 1.00
number of total write accesses:
dram[0]:      3975      4071      4158      4111      4430      4269      4387      4424      4430      4337      4138      4299      4216      4154      4097      3984 
dram[1]:      3974      4008      4132      4087      4441      4305      4410      4413      4447      4355      4156      4297      4205      4164      4118      3990 
dram[2]:      3970      4067      4126      4108      4429      4296      4384      4419      4413      4338      4134      4315      4211      4156      4087      3979 
dram[3]:      3965      4071      4146      4119      4430      4278      4398      4420      4424      4336      4141      4298      4193      4154      4088      3977 
dram[4]:      3972      4077      4126      4141      4420      4304      4395      4422      4411      4347      4131      4326      4173      4169      4093      3993 
total reads: 337352
bank skew: 4447/3965 = 1.12
chip skew: 67502/67432 = 1.00
average mf latency per bank:
dram[0]:        465       465       462       489       484       496       490       483       481       473       458       464       473       465       462       467
dram[1]:        472       469       466       494       487       497       493       483       482       475       465       463       471       467       467       476
dram[2]:        461       459       456       488       479       489       489       477       479       468       455       456       468       459       461       469
dram[3]:        470       470       467       502       490       498       495       488       483       476       463       466       472       468       465       474
dram[4]:        470       466       464       496       487       496       493       486       484       473       468       467       473       465       467       471
maximum mf latency per bank:
dram[0]:       1226      1481      1203      1181      1243      1138      1080      1204      1273      1146      1082      1304      1209      1089      1258      1162
dram[1]:       1284      1158      1300      1118      1181      1274      1228      1429      1141      1158      1110      1197      1377      1156      1149      1383
dram[2]:       1091      1269      1306      1222      1225      1248      1386      1351      1112      1223      1144      1202      1383      1165      1148      1182
dram[3]:       1138      1159      1104      1268      1108      1128      1168      1113      1258      1069      1067      1239      1211      1185      1104      1156
dram[4]:       1163      1129      1288      1220      1182      1189      1181      1135      1121      1252      1285      1174      1274      1190      1292      1159

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1353632 n_nop=995188 n_act=40599 n_pre=40583 n_req=168556 n_rd=202152 n_write=75110 bw_util=0.4097
n_activity=1054524 dram_eff=0.5259
bk0: 12004a 1153965i bk1: 12334a 1152684i bk2: 12320a 1148215i bk3: 12236a 1146668i bk4: 13024a 1149785i bk5: 12876a 1141568i bk6: 12810a 1138552i bk7: 12886a 1135853i bk8: 13024a 1133206i bk9: 12810a 1129902i bk10: 12716a 1132319i bk11: 12986a 1118077i bk12: 12866a 1104546i bk13: 12618a 1079070i bk14: 12442a 1011624i bk15: 12200a 846276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.87584
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1353632 n_nop=995280 n_act=40566 n_pre=40550 n_req=168606 n_rd=202208 n_write=75028 bw_util=0.4096
n_activity=1045341 dram_eff=0.5304
bk0: 12040a 1154544i bk1: 12396a 1153815i bk2: 12358a 1146591i bk3: 12284a 1147271i bk4: 13034a 1148406i bk5: 12914a 1140234i bk6: 12824a 1137225i bk7: 12876a 1134780i bk8: 13008a 1132024i bk9: 12782a 1129066i bk10: 12684a 1132559i bk11: 12932a 1117109i bk12: 12804a 1104117i bk13: 12610a 1078508i bk14: 12470a 1014406i bk15: 12192a 849062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.89121
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1353632 n_nop=995972 n_act=40284 n_pre=40268 n_req=168482 n_rd=202100 n_write=75008 bw_util=0.4094
n_activity=1053752 dram_eff=0.5259
bk0: 12084a 1155379i bk1: 12420a 1153638i bk2: 12360a 1148438i bk3: 12266a 1146236i bk4: 13008a 1149740i bk5: 12912a 1141811i bk6: 12756a 1138714i bk7: 12878a 1135626i bk8: 12920a 1135187i bk9: 12764a 1128983i bk10: 12654a 1131235i bk11: 12970a 1117739i bk12: 12778a 1106264i bk13: 12642a 1082108i bk14: 12474a 1014801i bk15: 12214a 850716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.84223
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1353632 n_nop=995909 n_act=40269 n_pre=40253 n_req=168517 n_rd=202158 n_write=75043 bw_util=0.4096
n_activity=1045771 dram_eff=0.5301
bk0: 12092a 1155937i bk1: 12396a 1151432i bk2: 12392a 1146061i bk3: 12212a 1145436i bk4: 12974a 1148810i bk5: 12856a 1139595i bk6: 12740a 1135729i bk7: 12846a 1135057i bk8: 12934a 1133273i bk9: 12782a 1129321i bk10: 12694a 1131468i bk11: 13012a 1118067i bk12: 12816a 1104144i bk13: 12652a 1081019i bk14: 12520a 1016976i bk15: 12240a 851771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.90519
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1353632 n_nop=994944 n_act=40696 n_pre=40680 n_req=168606 n_rd=202212 n_write=75100 bw_util=0.4097
n_activity=1053040 dram_eff=0.5267
bk0: 12046a 1153931i bk1: 12342a 1152770i bk2: 12334a 1147820i bk3: 12212a 1145620i bk4: 12972a 1149368i bk5: 12852a 1139279i bk6: 12780a 1137007i bk7: 12898a 1134600i bk8: 12964a 1133950i bk9: 12824a 1130527i bk10: 12730a 1133446i bk11: 13030a 1119234i bk12: 12838a 1106433i bk13: 12670a 1080539i bk14: 12486a 1014854i bk15: 12234a 847861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.87665
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223546, Miss = 101076 (0.452), PendingHit = 51816 (0.232)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223564, Miss = 101104 (0.452), PendingHit = 51848 (0.232)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223458, Miss = 101050 (0.452), PendingHit = 51834 (0.232)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223819, Miss = 101079 (0.452), PendingHit = 51730 (0.231)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223669, Miss = 101106 (0.452), PendingHit = 51852 (0.232)
L2 Cache Total Miss Rate = 0.452

icnt_total_pkts_mem_to_simt=4091820
icnt_total_pkts_simt_to_mem=1532408

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 180.24
% Accepted packets = 0 at node 0 (avg = 0.0476416)
lat(11) = 180.24;
thru(11,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.21921 0.219123 0.219086 0.219133 0.219204 0 0 0 0 ];
% latency change    = 0.9282
% throughput change = 0.332654
Traffic 1 Stat
%=================================
% Average latency = 3.04113
% Accepted packets = 0 at node 14 (avg = 0.0500725)
lat(12) = 3.04113;
thru(12,:) = [ 0.054131 0.0540531 0.105009 0.108791 0.107935 0.107655 0.0510801 0.107779 0.0682832 0.105803 0.105943 0.0516872 0.0545824 0.068937 0 0 0 0 0 0 0 0 0 ];
% latency change    = 58.2674
% throughput change = 0.0485484
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 106.545 (6 samples)
Traffic[0]class0Overall average accepted rate = 0.0420782 (6 samples)
Traffic[0]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 2802 3355 567 545 412 400 290 321 328 287 325 343 370 452 518 2072 2700 1846 1926 1878 2017 2105 2021 2064 2153 2103 2188 2128 2117 2118 2045 2082 2075 2033 1916 2062 1845 1992 1740 1831 1789 1703 1664 1662 1603 1557 1563 1460 1461 1461 1345 1397 1273 1333 1206 1271 1144 1155 1063 1139 1041 1029 944 980 862 898 876 855 857 840 756 733 770 731 718 705 731 691 669 625 618 587 618 556 543 536 527 520 514 457 449 448 484 490 463 472 433 426 368 447 408 380 390 364 389 343 369 347 388 350 336 358 328 311 332 306 299 286 310 314 273 283 285 297 283 329 267 267 244 284 221 277 236 236 255 246 243 242 219 214 252 191 231 263 228 224 217 257 230 219 181 214 220 224 207 201 215 191 192 181 220 176 230 206 194 190 214 213 186 220 204 182 177 199 253 194 208 181 198 192 199 208 195 208 217 204 189 202 203 237 223 187 188 187 200 181 211 184 191 179 208 190 182 171 214 178 199 187 161 191 171 219 193 161 199 174 177 151 189 143 179 141 197 162 152 171 148 151 149 154 178 168 143 156 134 173 169 154 169 148 131 149 137 125 125 142 162 134 153 118 136 136 143 154 125 129 113 124 157 161 151 121 135 134 136 124 127 125 111 118 113 104 121 116 137 115 122 119 141 102 102 108 99 99 126 94 103 112 130 100 95 107 122 106 105 93 108 109 120 102 106 106 119 84 98 99 113 111 104 96 102 108 100 79 102 102 100 104 127 104 89 123 102 104 88 125 98 107 105 102 97 120 89 87 102 111 93 66 107 106 86 92 106 97 107 89 101 99 88 98 85 93 106 117 88 104 91 102 94 118 105 112 102 94 119 111 111 87 98 107 97 132 103 101 98 123 94 107 101 89 90 102 91 97 106 81 98 102 99 92 109 93 97 83 104 99 81 79 95 112 111 81 100 96 118 78 94 88 105 83 122 99 123 96 113 89 84 101 78 96 93 105 104 98 91 92 75 92 89 97 94 111 101 93 72 76 93 64 91 93 100 74 68 96 71 79 71 97 94 78 93 95 83 96 105 89 92 84 99 76 87 70 90 72 72 87 90 72 86 68 109 77 78 79 82 80 63 89 98 90 102 64 89 78 82 83 81 72 90 76 73 62 76 82 92 56 89 57 68 78 89 81 93 66 65 78 80 68 60 85 64 58 85 77 100 87 63 71 96 57 73 96 78 67 79 63 93 66 88 83 73 49 74 68 78 70 83 88 68 80 67 81 94 76 84 76 73 82 73 64 75 76 93 59 61 60 111 86 88 64 75 89 74 75 61 75 79 68 65 65 64 75 73 73 77 67 84 77 69 57 66 68 66 64 59 65 67 59 89 66 73 67 64 66 63 66 61 66 68 66 72 71 63 59 66 59 58 61 51 61 50 52 51 73 56 63 63 56 60 56 57 64 75 70 74 68 67 53 62 57 62 55 65 63 61 47 44 51 60 65 53 49 80 65 65 64 62 48 51 43 71 46 62 46 67 55 42 56 61 48 58 61 62 59 58 52 48 53 60 68 56 78 48 62 57 59 51 53 49 54 73 52 50 60 61 56 57 57 50 51 65 50 71 53 45 59 44 47 51 43 47 45 46 48 40 47 54 42 46 43 48 42 52 55 44 52 43 39 38 49 42 39 45 30 57 41 46 39 42 42 55 35 36 54 50 44 50 45 49 41 38 39 38 33 44 60 39 35 42 41 42 50 46 39 43 42 40 41 49 44 46 47 53 40 32 34 33 42 44 34 36 26 30 36 42 30 50 27 46 35 28 41 30 42 45 39 45 26 31 35 32 28 45 29 32 28 25 31 25 26 33 31 31 33 29 17 27 26 33 24 24 34 33 32 38 31 30 20 31 32 23 24 25 39 30 29 22 33 33 33 33 18 38 35 30 38 40 48 35 27 26 30 34 22 43 27 32 40 28 35 28 31 27 32 22 28 41 34 37 32 32 32 31 28 30 25 30 30 39 30 33 23 43 25 46 35 31 20 30 27 41 29 36 31 38 39 37 30 24 29 31 42 39 30 27 30 35 32 32 39 36 30 38 25 34 34 46 22 35 40 42 33 31 29 38 33 27 26 38 27 39 33 27 26 38 33 22 30 37 21 30 23 21 16 25 29 17 24 23 34 16 21 14 32 26 19 29 17 18 28 12 19 24 19 25 20 19 17 19 24 19 12 29 24 20 12 20 17 17 12 18 13 19 16 15 16 18 14 12 12 12 11 26 14 10 15 11 18 10 11 12 6 14 13 12 4 8 11 652 ];
Traffic[0]class1Average hops = 1 (1118056 samples)
traffic_manager/hop_stats_freq = [ 0 1118056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.84899 (6 samples)
Traffic[1]class0Overall average accepted rate = 0.0697616 (6 samples)
Traffic[1]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 117800 12237 4095 6017 31349 5934 3065 4853 2590 1928 1096 997 753 715 499 924 381 348 238 276 386 127 114 107 69 140 51 74 43 47 61 32 23 25 15 34 8 10 8 7 13 4 8 3 8 6 3 4 2 3 3 1 3 2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1118056 samples)
traffic_manager/hop_stats_freq = [ 0 1118056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 35 sec (695 sec)
gpgpu_simulation_rate = 297483 (inst/sec)
gpgpu_simulation_rate = 1298 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 486532
gpu_sim_insn = 157206464
gpu_ipc =     323.1164
gpu_tot_sim_cycle = 1388957
gpu_tot_sim_insn = 363957324
gpu_tot_ipc =     262.0364
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1504960
gpu_stall_icnt2sh    = 2859490
gpu_total_sim_rate=317035
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271508, Miss = 69220 (0.255), PendingHit = 200501 (0.738)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270808, Miss = 68033 (0.251), PendingHit = 200827 (0.742)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273184, Miss = 70582 (0.258), PendingHit = 200614 (0.734)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272474, Miss = 69501 (0.255), PendingHit = 201233 (0.739)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269256, Miss = 67625 (0.251), PendingHit = 200005 (0.743)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269404, Miss = 67840 (0.252), PendingHit = 200063 (0.743)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270004, Miss = 66935 (0.248), PendingHit = 201292 (0.746)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272476, Miss = 68006 (0.25), PendingHit = 202530 (0.743)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 268532, Miss = 66659 (0.248), PendingHit = 200480 (0.747)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272540, Miss = 70133 (0.257), PendingHit = 200166 (0.734)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270440, Miss = 67968 (0.251), PendingHit = 200554 (0.742)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271764, Miss = 69075 (0.254), PendingHit = 201148 (0.74)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271842, Miss = 68891 (0.253), PendingHit = 201048 (0.74)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270644, Miss = 68725 (0.254), PendingHit = 200503 (0.741)
total_dl1_misses=959193
total_dl1_accesses=3794876
total_dl1_miss_rate= 0.252760
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1513, 1541, 1429, 1513, 1499, 1541, 1485, 1499, 1541, 1513, 1457, 1485, 1499, 1485, 1527, 1611, 3187, 3201, 3187, 3215, 3215, 3187, 3215, 3285, 3229, 3159, 3173, 3187, 3187, 3215, 3257, 3201, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3187, 3215, 3187, 3243, 3271, 3201, 3215, 3201, 3229, 3215, 3243, 3257, 3117, 3173, 3187, 3145, 3137, 3249, 3179, 3193, 3151, 3235, 3193, 3249, 3179, 3221, 3193, 3207, 3151, 3221, 3151, 3207, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1429, 1569, 1457, 1527, 1527, 1457, 1485, 1527, 1457, 1513, 1485, 1555, 1527, 1443, 1499, 1513, 1513, 1541, 1429, 1513, 1499, 1541, 1485, 1499, 1541, 1513, 1457, 1485, 1499, 1485, 1527, 1611, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3263, 3221, 3151, 3067, 3193, 3151, 3137, 3193, 3151, 3193, 3221, 3165, 3277, 3179, 3207, 3221, 3221, 3193, 3165, 3235, 3207, 3193, 3221, 3235, 3221, 3235, 3221, 3165, 3193, 3179, 3151, 3221, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 
gpgpu_n_tot_thrd_icount = 457603072
gpgpu_n_tot_w_icount = 14300096
gpgpu_n_icache_hits = 8183868
gpgpu_n_icache_misses = 39659
gpgpu_n_l1dcache_read_hits = 24719
gpgpu_n_l1dcache_read_misses = 3770157
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 371274
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1194112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 10022840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1360857
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68233856
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76258264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2919
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2919
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9829697
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10991746	W0_Idle:2661588	W0_Scoreboard:8956162	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10580210
maxmrqlatency = 637 
maxdqlatency = 0 
maxmflatency = 1481 
averagemflatency = 315 
max_icnt2mem_latency = 2759 
max_icnt2sh_latency = 902424 
mrq_lat_table:547392 	36043 	40739 	73871 	128571 	160500 	121519 	35500 	1311 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	24820 	814427 	651599 	242867 	1574 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:627 	629187 	50282 	161348 	259614 	217860 	155063 	139220 	117002 	7301 	177 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:204 	400075 	397552 	546440 	16537 	63 	0 	0 	0 	0 	0 	0 	0 	0 	18013 	34188 	62124 	40115 	0 	219976 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	10 	1354 	995 	401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        75        36        46        80        55        55        60        75        62        55        45        80        50        45        32        45 
dram[1]:        65        32        41        80        75        60        55        78        80        40        45        45        41        32        32        45 
dram[2]:        80        42        46        80        71        55        55        75        70        53        45        45        40        45        32        41 
dram[3]:        55        43        67        80        70        65        55        80        55        48        45        48        50        35        32        46 
dram[4]:        75        35        54        80        71        55        65        80        65        40        45        50        54        35        32        45 
maximum service time to same row:
dram[0]:     25326     25604     25844     21529     20960     21100     18794     21462     20860     20990     21392     21052     21022     21666     21688     25434 
dram[1]:     25184     25276     24710     21956     20962     21828     18738     21628     21036     20970     21836     20963     21708     22392     22164     26122 
dram[2]:     24463     25726     25358     22412     20960     21504     18782     21510     20890     20982     22372     20952     21360     21050     22010     24754 
dram[3]:     25984     26358     25158     21218     21006     21920     18734     21636     20914     21128     21130     20938     21686     21566     21826     25402 
dram[4]:     24782     24958     25426     21822     20978     22420     18768     21574     20780     20972     21740     20942     22376     21372     22086     25198 
average row accesses per activate:
dram[0]:  4.204278  4.274722  4.365433  4.238314  4.368978  4.280692  4.294977  4.435997  4.344363  4.216513  4.160336  4.251811  4.210389  4.092312  4.187350  4.227441 
dram[1]:  4.133942  4.186477  4.264643  4.221783  4.419537  4.297305  4.360462  4.422915  4.374705  4.246802  4.130935  4.350580  4.193110  4.127090  4.208960  4.308055 
dram[2]:  4.212581  4.345119  4.334892  4.347840  4.499394  4.286425  4.440678  4.456634  4.483606  4.317550  4.228453  4.401620  4.183001  4.209569  4.189862  4.355485 
dram[3]:  4.290404  4.281703  4.301112  4.368984  4.456731  4.338877  4.444310  4.566295  4.496501  4.356524  4.250222  4.378806  4.167291  4.196078  4.202942  4.242724 
dram[4]:  4.177484  4.225748  4.262351  4.397031  4.402019  4.391839  4.355068  4.537634  4.320948  4.301382  4.244385  4.276243  4.093635  4.120551  4.202646  4.261898 
average row locality = 1145450/266762 = 4.293902
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9555      9713      9721      9699     10378     10276     10272     10291     10367     10237     10167     10323     10240     10133      9839      9651 
dram[1]:      9571      9747      9737      9728     10380     10300     10276     10283     10356     10222     10154     10284     10224     10125      9849      9654 
dram[2]:      9590      9767      9737      9717     10364     10289     10244     10279     10321     10219     10146     10310     10199     10154      9850      9669 
dram[3]:      9592      9756      9744      9706     10338     10264     10240     10271     10318     10222     10169     10321     10226     10152      9878      9680 
dram[4]:      9575      9724      9726      9716     10342     10269     10256     10297     10324     10250     10186     10330     10238     10155      9853      9661 
total reads: 804386
bank skew: 10380/9555 = 1.09
chip skew: 160902/160855 = 1.00
number of total write accesses:
dram[0]:      4008      4120      4196      4173      4494      4334      4434      4472      4469      4369      4182      4350      4269      4186      4130      4029 
dram[1]:      4009      4060      4170      4149      4505      4371      4458      4463      4483      4387      4201      4347      4259      4196      4150      4037 
dram[2]:      4004      4120      4165      4170      4493      4362      4428      4468      4448      4370      4180      4365      4270      4188      4119      4029 
dram[3]:      4000      4121      4183      4183      4494      4345      4444      4469      4462      4368      4184      4348      4247      4186      4122      4024 
dram[4]:      4006      4128      4165      4205      4484      4369      4438      4473      4445      4379      4177      4376      4233      4201      4125      4041 
total reads: 341064
bank skew: 4505/4000 = 1.13
chip skew: 68245/68179 = 1.00
average mf latency per bank:
dram[0]:        463       464       463       505       496       504       501       494       489       476       458       463       468       463       461       467
dram[1]:        467       465       462       504       496       503       500       492       489       474       459       458       464       464       463       471
dram[2]:        463       461       461       504       494       502       502       491       490       472       457       457       466       458       461       468
dram[3]:        465       465       463       513       498       503       501       495       488       474       457       461       465       464       462       469
dram[4]:        467       465       462       509       496       502       500       492       489       472       461       463       466       461       464       468
maximum mf latency per bank:
dram[0]:       1226      1481      1203      1181      1243      1138      1080      1204      1273      1146      1082      1304      1209      1089      1258      1162
dram[1]:       1284      1158      1300      1118      1181      1274      1228      1429      1141      1158      1110      1197      1377      1156      1149      1383
dram[2]:       1091      1269      1306      1222      1225      1248      1386      1351      1112      1223      1144      1202      1383      1165      1148      1182
dram[3]:       1138      1159      1104      1268      1108      1128      1168      1113      1258      1069      1067      1239      1211      1185      1104      1156
dram[4]:       1163      1129      1288      1220      1182      1189      1181      1135      1121      1252      1285      1174      1274      1190      1292      1159

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2083429 n_nop=1577563 n_act=53789 n_pre=53773 n_req=229077 n_rd=321724 n_write=76580 bw_util=0.3824
n_activity=1549752 dram_eff=0.514
bk0: 19110a 1847229i bk1: 19426a 1847091i bk2: 19442a 1843931i bk3: 19398a 1842481i bk4: 20756a 1845227i bk5: 20552a 1835730i bk6: 20544a 1830586i bk7: 20582a 1826205i bk8: 20734a 1823844i bk9: 20474a 1820979i bk10: 20334a 1822312i bk11: 20646a 1803208i bk12: 20480a 1780478i bk13: 20266a 1738215i bk14: 19678a 1638354i bk15: 19302a 1398123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.04145
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2083429 n_nop=1577701 n_act=53725 n_pre=53709 n_req=229135 n_rd=321780 n_write=76514 bw_util=0.3823
n_activity=1544259 dram_eff=0.5158
bk0: 19142a 1847991i bk1: 19494a 1849291i bk2: 19474a 1843395i bk3: 19456a 1843986i bk4: 20760a 1844235i bk5: 20600a 1834932i bk6: 20552a 1830051i bk7: 20566a 1826238i bk8: 20712a 1823557i bk9: 20444a 1820819i bk10: 20308a 1822678i bk11: 20568a 1803397i bk12: 20448a 1780394i bk13: 20250a 1737690i bk14: 19698a 1640998i bk15: 19308a 1400497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.0303
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2083429 n_nop=1579437 n_act=52898 n_pre=52882 n_req=229034 n_rd=321710 n_write=76502 bw_util=0.3823
n_activity=1545684 dram_eff=0.5153
bk0: 19180a 1848946i bk1: 19534a 1847801i bk2: 19474a 1845032i bk3: 19434a 1842023i bk4: 20728a 1844299i bk5: 20578a 1835477i bk6: 20488a 1830168i bk7: 20558a 1825810i bk8: 20642a 1825633i bk9: 20438a 1819938i bk10: 20292a 1820519i bk11: 20620a 1802497i bk12: 20398a 1782833i bk13: 20308a 1740919i bk14: 19700a 1643108i bk15: 19338a 1409388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.02284
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2083429 n_nop=1579430 n_act=52867 n_pre=52851 n_req=229057 n_rd=321754 n_write=76527 bw_util=0.3823
n_activity=1543399 dram_eff=0.5161
bk0: 19184a 1850829i bk1: 19512a 1846169i bk2: 19488a 1842846i bk3: 19412a 1842428i bk4: 20676a 1845059i bk5: 20528a 1834166i bk6: 20480a 1827430i bk7: 20542a 1826293i bk8: 20636a 1825091i bk9: 20444a 1821322i bk10: 20338a 1821163i bk11: 20642a 1803854i bk12: 20452a 1780681i bk13: 20304a 1742008i bk14: 19756a 1646169i bk15: 19360a 1410076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.03617
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2083429 n_nop=1578079 n_act=53486 n_pre=53470 n_req=229147 n_rd=321804 n_write=76590 bw_util=0.3824
n_activity=1548954 dram_eff=0.5144
bk0: 19150a 1848099i bk1: 19448a 1847726i bk2: 19452a 1843831i bk3: 19432a 1842916i bk4: 20684a 1845414i bk5: 20538a 1832759i bk6: 20512a 1829540i bk7: 20594a 1825269i bk8: 20648a 1825289i bk9: 20500a 1822579i bk10: 20372a 1822560i bk11: 20660a 1804362i bk12: 20476a 1782110i bk13: 20310a 1740980i bk14: 19706a 1642986i bk15: 19322a 1403653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.03067
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347455, Miss = 160862 (0.463), PendingHit = 64659 (0.186)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347502, Miss = 160890 (0.463), PendingHit = 64725 (0.186)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347326, Miss = 160855 (0.463), PendingHit = 64724 (0.186)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347785, Miss = 160877 (0.463), PendingHit = 64618 (0.186)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347636, Miss = 160902 (0.463), PendingHit = 64691 (0.186)
L2 Cache Total Miss Rate = 0.463

icnt_total_pkts_mem_to_simt=7190060
icnt_total_pkts_simt_to_mem=2152056

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 30.227
% Accepted packets = 0 at node 0 (avg = 0.0635583)
lat(13) = 30.227;
thru(13,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.292163 0.292193 0.292121 0.292682 0.292683 0 0 0 0 ];
% latency change    = 0.89939
% throughput change = 0.21218
Traffic 1 Stat
%=================================
% Average latency = 12.5866
% Accepted packets = 0 at node 14 (avg = 0.138435)
lat(14) = 12.5866;
thru(14,:) = [ 0.227966 0.228212 0.228212 0.228038 0.228068 0.227883 0.228058 0.218162 0.228449 0.228531 0.228048 0.228367 0.22813 0.227883 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.40151
% throughput change = 0.54088
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 95.642 (7 samples)
Traffic[0]class0Overall average accepted rate = 0.0451468 (7 samples)
Traffic[0]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 295962 34872 4706 2637 3625 1755 1613 1780 2138 1993 1753 1286 1697 1486 1632 9083 11529 4503 3195 2228 6740 7383 3671 2417 2433 7110 8330 3560 2745 2083 6444 6742 3252 2175 2044 5651 6524 2564 2306 1743 5192 5471 2382 1711 1699 4494 4987 2011 1733 1245 3998 4085 1836 1326 1316 3172 3604 1372 1363 972 2977 2879 1365 1001 1002 2278 2657 936 1067 716 2185 2008 976 699 856 1751 1947 706 794 498 1631 1411 787 518 691 1190 1361 485 656 428 1215 993 637 380 512 809 970 407 508 300 881 671 529 303 473 566 720 275 410 257 660 528 472 233 436 445 594 218 385 232 515 330 367 229 361 314 476 209 346 188 438 285 337 189 343 254 396 174 329 183 354 218 310 163 297 204 322 156 292 145 319 168 272 160 263 172 323 144 268 138 247 153 243 113 245 143 251 120 233 136 246 117 241 116 226 123 231 123 233 130 232 126 210 100 201 108 224 109 204 105 183 134 209 112 181 143 166 101 179 116 211 95 195 116 198 97 200 117 175 98 187 102 168 116 186 111 174 103 174 114 166 117 149 109 174 98 169 82 151 91 161 108 155 81 164 80 167 85 152 94 152 95 135 92 149 95 144 92 121 88 119 96 113 83 133 96 101 87 128 85 110 89 117 92 131 93 107 68 107 68 127 88 125 67 129 89 84 78 116 73 106 83 113 77 100 62 87 78 107 72 109 81 92 81 90 75 88 71 99 61 87 74 95 65 91 67 91 77 84 64 89 61 75 56 73 65 88 57 76 72 68 59 73 73 69 62 79 58 55 53 68 47 63 48 65 42 61 50 57 50 57 51 53 48 50 37 50 36 59 39 55 48 48 42 44 40 50 49 44 25 43 26 35 42 48 33 31 25 38 30 42 30 36 32 35 31 32 28 33 33 48 27 42 34 32 26 34 29 38 26 35 26 32 25 40 30 28 15 34 27 21 16 29 23 27 12 25 22 25 25 34 20 24 22 31 24 16 10 22 16 16 10 11 16 21 19 13 19 13 12 14 21 19 6 15 13 12 15 16 12 16 13 17 11 13 18 16 11 15 13 18 15 16 14 20 10 15 12 13 8 16 13 14 12 14 11 12 12 20 11 12 8 15 11 13 8 10 7 8 12 13 13 6 5 9 9 11 9 9 9 18 5 8 9 9 7 9 4 8 5 16 6 7 5 8 7 8 2 5 7 5 7 1 5 10 1 2 6 3 3 3 1 5 2 5 6 2 4 5 2 2 3 5 3 1 2 2 3 1 4 1 1 2 3 6 3 2 0 3 4 2 0 2 1 1 1 3 4 1 1 1 1 1 2 0 1 1 1 2 1 4 1 1 1 1 3 2 4 0 2 1 1 2 2 1 2 0 2 0 1 2 2 2 1 3 0 1 1 1 1 1 2 0 0 0 0 0 0 1 0 0 0 1 0 1 0 0 1 1 0 1 0 0 2 1 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1737704 samples)
traffic_manager/hop_stats_freq = [ 0 1737704 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 8.5258 (7 samples)
Traffic[1]class0Overall average accepted rate = 0.0795721 (7 samples)
Traffic[1]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 127772 35820 14735 31824 48302 19235 16486 15444 13701 17399 11808 154987 7347 6622 7360 5898 51986 1714 1468 1760 1392 16082 418 371 413 343 5115 104 66 118 94 1827 29 17 40 32 752 10 10 21 12 351 4 5 10 3 180 2 0 5 1 58 0 1 0 1 33 0 0 0 1 28 0 0 1 0 16 0 0 0 0 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1737704 samples)
traffic_manager/hop_stats_freq = [ 0 1737704 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 8 sec (1148 sec)
gpgpu_simulation_rate = 317035 (inst/sec)
gpgpu_simulation_rate = 1209 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 60829
gpu_sim_insn = 6755328
gpu_ipc =     111.0544
gpu_tot_sim_cycle = 1449786
gpu_tot_sim_insn = 370712652
gpu_tot_ipc =     255.7016
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1615098
gpu_stall_icnt2sh    = 2860862
gpu_total_sim_rate=313366
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274580, Miss = 70504 (0.257), PendingHit = 202108 (0.736)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274840, Miss = 69729 (0.254), PendingHit = 202996 (0.739)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 276256, Miss = 71862 (0.26), PendingHit = 202246 (0.732)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275610, Miss = 70813 (0.257), PendingHit = 202923 (0.736)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271496, Miss = 68553 (0.253), PendingHit = 201212 (0.741)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272476, Miss = 69120 (0.254), PendingHit = 201698 (0.74)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274100, Miss = 68663 (0.251), PendingHit = 203589 (0.743)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275612, Miss = 69318 (0.252), PendingHit = 204299 (0.741)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271604, Miss = 67939 (0.25), PendingHit = 202183 (0.744)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274716, Miss = 71029 (0.259), PendingHit = 201359 (0.733)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273512, Miss = 69248 (0.253), PendingHit = 202224 (0.739)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274836, Miss = 70355 (0.256), PendingHit = 202819 (0.738)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275938, Miss = 70619 (0.256), PendingHit = 203211 (0.736)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272820, Miss = 69621 (0.255), PendingHit = 201678 (0.739)
total_dl1_misses=977373
total_dl1_accesses=3838396
total_dl1_miss_rate= 0.254631
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1513, 1541, 1429, 1513, 1499, 1541, 1485, 1499, 1541, 1513, 1457, 1485, 1499, 1485, 1527, 1611, 3187, 3201, 3187, 3215, 3215, 3187, 3215, 3285, 3229, 3159, 3173, 3187, 3187, 3215, 3257, 3201, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3187, 3215, 3187, 3243, 3271, 3201, 3215, 3201, 3229, 3215, 3243, 3257, 3117, 3173, 3187, 3145, 3137, 3249, 3179, 3193, 3151, 3235, 3193, 3249, 3179, 3221, 3193, 3207, 3151, 3221, 3151, 3207, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1429, 1569, 1457, 1527, 1527, 1457, 1485, 1527, 1457, 1513, 1485, 1555, 1527, 1443, 1499, 1513, 1513, 1541, 1429, 1513, 1499, 1541, 1485, 1499, 1541, 1513, 1457, 1485, 1499, 1485, 1527, 1611, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3263, 3221, 3151, 3067, 3193, 3151, 3137, 3193, 3151, 3193, 3221, 3165, 3277, 3179, 3207, 3221, 3221, 3193, 3165, 3235, 3207, 3193, 3221, 3235, 3221, 3235, 3221, 3165, 3193, 3179, 3151, 3221, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 
gpgpu_n_tot_thrd_icount = 464487424
gpgpu_n_tot_w_icount = 14515232
gpgpu_n_icache_hits = 8297500
gpgpu_n_icache_misses = 41082
gpgpu_n_l1dcache_read_hits = 26478
gpgpu_n_l1dcache_read_misses = 3811918
gpgpu_n_l1dcache_write_accesses = 439952
gpgpu_n_l1dcache_wirte_misses = 433481
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1202400
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 10689746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1379037
gpgpu_n_mem_write_global = 439952
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68930176
gpgpu_n_store_insn = 6240512
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76788696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2919
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2919
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10496603
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11936267	W0_Idle:2947195	W0_Scoreboard:9019222	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10795346
maxmrqlatency = 658 
maxdqlatency = 0 
maxmflatency = 1481 
averagemflatency = 322 
max_icnt2mem_latency = 2759 
max_icnt2sh_latency = 1449785 
mrq_lat_table:567674 	37832 	43478 	79662 	141732 	181082 	139760 	40703 	1721 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	24822 	821148 	698038 	273127 	1868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:640 	631923 	52205 	163060 	266340 	236225 	173356 	157760 	131875 	7962 	177 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:204 	413880 	401520 	546841 	16543 	63 	0 	0 	0 	0 	0 	0 	0 	0 	18013 	34188 	62124 	40115 	0 	219976 	65536 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	10 	1355 	1083 	432 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        75        36        46        80        55        55        60        75        75        55        45        80        50        45        40        50 
dram[1]:        65        32        41        80        75        60        60        78        80        44        45        80        41        45        40        45 
dram[2]:        80        42        46        80        71        55        60        75        80        53        45        45        50        45        36        54 
dram[3]:        55        43        67        80        70        65        55        80        80        48        45        80        50        35        35        65 
dram[4]:        75        35        54        80        71        55        65        80        80        40        45        50        55        50        50        50 
maximum service time to same row:
dram[0]:     25326     25604     25844     21529     20960     21100     18794     21462     20860     20990     21392     21052     21022     21666     21688     25434 
dram[1]:     25184     25276     24710     21956     20962     21828     18738     21628     21036     20970     21836     20963     21708     22392     22164     26122 
dram[2]:     24463     25726     25358     22412     20960     21504     18782     21510     20890     20982     22372     20952     21360     21050     22010     24754 
dram[3]:     25984     26358     25158     21218     21006     21920     18734     21636     20914     21128     21130     20938     21686     21566     21826     25402 
dram[4]:     24782     24958     25426     21822     20978     22420     18768     21574     20780     20972     21740     20942     22376     21372     22086     25198 
average row accesses per activate:
dram[0]:  4.280977  4.299971  4.427479  4.307538  4.385797  4.275513  4.309576  4.490853  4.454066  4.277036  4.234725  4.317321  4.235631  4.129839  4.208054  4.271966 
dram[1]:  4.211610  4.239955  4.342098  4.285144  4.447873  4.273297  4.407665  4.466910  4.462030  4.317295  4.210974  4.394840  4.194482  4.129640  4.212748  4.349780 
dram[2]:  4.270568  4.364586  4.397834  4.405271  4.500704  4.294714  4.449422  4.527573  4.569671  4.369947  4.286755  4.455524  4.197401  4.206566  4.187587  4.404521 
dram[3]:  4.351551  4.343245  4.358261  4.401287  4.480213  4.334627  4.476258  4.639593  4.552519  4.414483  4.328350  4.431831  4.197023  4.196779  4.206868  4.297039 
dram[4]:  4.247910  4.300601  4.301979  4.453203  4.401658  4.370360  4.396892  4.614628  4.423907  4.352452  4.310006  4.330585  4.135928  4.124095  4.207321  4.294835 
average row locality = 1233652/284493 = 4.336318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9951     10111     10105     10113     10784     10642     10648     10675     10751     10585     10487     10673     10592     10485     10215     10035 
dram[1]:      9969     10145     10121     10142     10784     10666     10652     10667     10740     10570     10474     10634     10576     10477     10225     10038 
dram[2]:      9988     10165     10121     10131     10768     10655     10620     10663     10705     10567     10466     10660     10551     10506     10226     10053 
dram[3]:      9990     10154     10128     10122     10742     10630     10616     10656     10702     10570     10489     10673     10578     10504     10254     10064 
dram[4]:      9972     10122     10110     10132     10746     10635     10634     10682     10708     10598     10506     10682     10590     10507     10231     10045 
total reads: 834349
bank skew: 10784/9951 = 1.08
chip skew: 166900/166845 = 1.00
number of total write accesses:
dram[0]:      4767      4883      4944      4916      5211      4985      5194      5281      5297      5116      4830      5055      4957      4878      4833      4746 
dram[1]:      4759      4839      4907      4886      5215      5017      5220      5262      5301      5132      4875      5038      4931      4877      4844      4773 
dram[2]:      4754      4871      4902      4913      5214      5025      5171      5265      5266      5108      4842      5068      4950      4869      4820      4755 
dram[3]:      4740      4891      4908      4926      5221      5005      5221      5281      5291      5097      4855      5060      4930      4873      4815      4735 
dram[4]:      4764      4900      4891      4951      5188      5024      5208      5280      5280      5110      4829      5077      4928      4880      4827      4755 
total reads: 399303
bank skew: 5301/4735 = 1.12
chip skew: 79893/79793 = 1.00
average mf latency per bank:
dram[0]:        459       462       462       500       494       501       497       490       484       473       457       462       467       462       460       464
dram[1]:        464       462       460       500       493       500       496       488       486       471       456       457       464       464       462       468
dram[2]:        462       460       459       500       492       499       499       488       487       469       456       457       468       459       460       466
dram[3]:        462       463       462       508       495       501       498       492       485       472       455       461       465       464       462       467
dram[4]:        463       462       462       505       493       499       496       489       484       470       461       462       465       461       463       465
maximum mf latency per bank:
dram[0]:       1226      1481      1203      1181      1312      1138      1282      1204      1273      1146      1082      1304      1209      1089      1258      1229
dram[1]:       1284      1158      1300      1136      1181      1274      1228      1429      1141      1158      1110      1197      1377      1156      1162      1383
dram[2]:       1131      1329      1306      1222      1280      1248      1386      1351      1242      1223      1144      1202      1383      1172      1148      1182
dram[3]:       1142      1262      1104      1268      1108      1128      1171      1200      1284      1069      1067      1239      1211      1185      1104      1156
dram[4]:       1163      1216      1319      1220      1182      1189      1181      1135      1121      1252      1285      1174      1274      1190      1292      1251

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2174672 n_nop=1635892 n_act=57306 n_pre=57290 n_req=246745 n_rd=333704 n_write=90480 bw_util=0.3901
n_activity=1636977 dram_eff=0.5183
bk0: 19902a 1915775i bk1: 20222a 1915297i bk2: 20210a 1912401i bk3: 20226a 1910099i bk4: 21568a 1913329i bk5: 21284a 1902903i bk6: 21296a 1897323i bk7: 21350a 1892012i bk8: 21502a 1890318i bk9: 21170a 1886407i bk10: 20974a 1888014i bk11: 21346a 1866996i bk12: 21184a 1844145i bk13: 20970a 1798420i bk14: 20430a 1693690i bk15: 20070a 1443456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.40979
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2174672 n_nop=1635985 n_act=57274 n_pre=57258 n_req=246756 n_rd=333760 n_write=90395 bw_util=0.3901
n_activity=1631121 dram_eff=0.5201
bk0: 19938a 1916293i bk1: 20290a 1918139i bk2: 20242a 1911928i bk3: 20284a 1911477i bk4: 21568a 1912728i bk5: 21332a 1902527i bk6: 21304a 1896413i bk7: 21334a 1891247i bk8: 21480a 1890011i bk9: 21140a 1886768i bk10: 20948a 1887610i bk11: 21268a 1866932i bk12: 21152a 1844223i bk13: 20954a 1797775i bk14: 20450a 1695959i bk15: 20076a 1445979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.39428
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2174672 n_nop=1637653 n_act=56484 n_pre=56468 n_req=246638 n_rd=333690 n_write=90377 bw_util=0.39
n_activity=1632768 dram_eff=0.5194
bk0: 19976a 1916676i bk1: 20330a 1916147i bk2: 20242a 1913238i bk3: 20262a 1908540i bk4: 21536a 1912138i bk5: 21310a 1902340i bk6: 21240a 1896620i bk7: 21326a 1890911i bk8: 21410a 1892503i bk9: 21134a 1885780i bk10: 20932a 1885258i bk11: 21320a 1865997i bk12: 21102a 1845619i bk13: 21012a 1800603i bk14: 20452a 1698183i bk15: 20106a 1454096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.39819
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2174672 n_nop=1637726 n_act=56403 n_pre=56387 n_req=246721 n_rd=333744 n_write=90412 bw_util=0.3901
n_activity=1630617 dram_eff=0.5202
bk0: 19980a 1919115i bk1: 20308a 1914967i bk2: 20256a 1911535i bk3: 20244a 1910149i bk4: 21484a 1913028i bk5: 21260a 1901278i bk6: 21232a 1893328i bk7: 21312a 1891857i bk8: 21404a 1891875i bk9: 21140a 1887223i bk10: 20978a 1886583i bk11: 21346a 1867585i bk12: 21156a 1844159i bk13: 21008a 1802244i bk14: 20508a 1701835i bk15: 20128a 1455846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.40697
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2174672 n_nop=1636343 n_act=57029 n_pre=57013 n_req=246792 n_rd=333800 n_write=90487 bw_util=0.3902
n_activity=1635802 dram_eff=0.5188
bk0: 19944a 1916064i bk1: 20244a 1915837i bk2: 20220a 1912252i bk3: 20264a 1910926i bk4: 21492a 1912960i bk5: 21270a 1899419i bk6: 21268a 1895869i bk7: 21364a 1889711i bk8: 21416a 1891437i bk9: 21196a 1888314i bk10: 21012a 1887805i bk11: 21364a 1868771i bk12: 21180a 1845783i bk13: 21014a 1800935i bk14: 20462a 1698639i bk15: 20090a 1448690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.39287
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364217, Miss = 166852 (0.458), PendingHit = 72483 (0.199)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364268, Miss = 166880 (0.458), PendingHit = 72474 (0.199)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364092, Miss = 166845 (0.458), PendingHit = 72439 (0.199)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364559, Miss = 166872 (0.458), PendingHit = 72433 (0.199)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364410, Miss = 166900 (0.458), PendingHit = 72449 (0.199)
L2 Cache Total Miss Rate = 0.458

icnt_total_pkts_mem_to_simt=7347126
icnt_total_pkts_simt_to_mem=2341370

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 138.737
% Accepted packets = 0 at node 0 (avg = 0.0676578)
lat(15) = 138.737;
thru(15,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.311121 0.311153 0.311153 0.311285 0.311417 0 0 0 0 ];
% latency change    = 0.909277
% throughput change = 1.04611
Traffic 1 Stat
%=================================
% Average latency = 3.02143
% Accepted packets = 0 at node 14 (avg = 0.0561329)
lat(16) = 3.02143;
thru(16,:) = [ 0.0910182 0.120577 0.0908538 0.0932211 0.0658655 0.0908538 0.122944 0.0932211 0.0908538 0.0634982 0.0908538 0.0908538 0.122944 0.0634982 0 0 0 0 0 0 0 0 0 ];
% latency change    = 44.9177
% throughput change = 0.205315
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 101.029 (8 samples)
Traffic[0]class0Overall average accepted rate = 0.0479606 (8 samples)
Traffic[0]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 895 1388 433 492 418 462 188 284 243 269 172 212 164 314 346 1506 1749 801 913 822 839 829 877 765 855 834 777 769 813 815 786 801 683 698 755 700 692 704 722 706 639 655 652 684 628 664 574 618 617 605 574 584 564 580 568 572 523 511 494 471 502 520 491 498 473 493 425 438 431 476 437 488 431 414 419 400 354 398 375 344 329 344 335 325 324 352 315 307 250 276 272 289 303 311 258 277 245 245 192 261 226 211 215 233 202 195 183 188 180 191 169 189 156 192 168 169 151 146 133 146 136 108 133 128 133 114 130 123 115 118 121 103 108 118 112 93 118 130 81 99 106 114 97 96 103 99 100 92 79 97 94 93 86 82 88 101 85 79 91 98 83 99 99 82 87 91 87 96 86 90 83 82 73 86 75 91 93 86 71 81 93 105 66 69 76 72 83 75 81 92 84 60 72 83 65 75 82 87 78 75 94 71 75 79 69 64 65 92 73 78 85 71 68 62 61 58 67 70 74 97 63 52 67 60 85 65 72 62 68 56 60 65 58 71 71 59 65 65 56 64 64 56 56 61 64 40 55 53 56 66 54 52 71 49 56 67 72 56 73 49 50 52 52 57 57 68 66 51 52 49 65 42 44 52 51 65 38 55 48 51 57 59 45 58 51 43 44 45 60 48 46 59 45 69 41 51 56 48 55 54 43 59 35 39 40 48 47 38 40 50 52 53 44 36 59 43 51 46 71 49 54 48 46 47 43 51 38 40 43 49 41 34 42 50 47 38 37 48 39 42 46 49 47 53 45 39 44 56 56 59 46 48 35 43 45 32 50 39 36 51 37 42 31 57 57 62 44 46 51 39 39 40 50 36 37 25 37 32 55 34 45 41 52 35 51 33 37 41 46 51 38 34 39 32 26 34 36 30 43 39 34 35 45 32 45 33 35 40 47 24 37 34 24 35 29 34 32 41 37 33 35 38 42 34 27 35 46 54 41 31 55 35 36 45 42 40 29 41 38 30 31 34 38 43 28 37 29 33 40 36 44 31 33 37 36 40 36 34 28 37 44 40 53 31 35 44 33 37 36 42 50 29 49 50 34 44 30 38 37 47 31 28 39 24 37 34 32 25 34 39 27 24 35 26 21 19 37 26 33 36 32 25 28 27 19 26 29 39 30 40 30 29 23 37 35 22 29 28 23 18 28 22 21 20 30 31 29 23 22 36 29 26 31 37 20 17 26 23 27 25 19 17 22 19 23 21 28 18 18 23 19 16 18 24 19 23 30 31 21 20 30 16 21 20 22 13 12 23 26 13 8 18 21 26 18 22 15 21 14 26 16 21 18 10 13 20 35 23 24 19 16 18 18 25 20 21 15 17 15 19 20 20 20 20 19 25 15 17 17 21 18 15 20 20 11 20 21 8 14 19 15 9 9 13 19 13 12 14 15 15 10 12 14 7 15 9 9 12 19 9 13 11 19 10 16 19 18 13 12 7 19 10 13 7 12 14 18 9 17 11 18 11 8 12 15 11 13 9 8 11 17 12 7 7 13 16 19 8 12 15 7 8 9 7 12 11 12 11 14 13 8 13 10 14 14 14 6 6 5 9 6 14 6 10 17 10 6 9 11 5 9 5 7 10 10 11 11 5 10 7 10 7 7 8 7 11 9 5 6 8 9 6 4 6 7 8 9 4 6 15 6 11 6 6 8 8 3 2 3 3 2 5 4 4 11 5 6 5 2 7 6 7 4 4 9 8 6 4 4 5 4 8 5 8 9 5 4 6 4 10 6 4 3 3 3 5 9 7 7 12 4 3 3 4 8 1 3 3 2 2 6 2 3 3 3 1 5 4 4 3 7 0 3 6 5 8 1 4 3 4 5 5 2 5 2 2 3 0 4 1 2 1 4 1 4 5 2 2 2 1 4 6 6 5 3 3 2 5 6 5 2 1 7 2 8 4 2 4 6 2 6 1 4 4 3 2 7 3 5 4 4 3 9 5 4 4 4 1 4 2 3 4 5 5 1 2 2 0 4 4 6 5 2 2 4 2 5 1 1 4 2 4 2 6 3 4 1 2 6 3 4 0 4 0 2 0 0 3 0 2 3 3 4 1 2 3 2 0 2 3 2 0 1 0 0 1 2 2 3 1 0 1 2 0 4 1 0 0 1 1 3 1 1 3 1 0 0 1 0 0 1 0 2 2 0 0 0 0 2 1 2 0 2 0 0 0 1 0 0 1 2 0 1 0 0 0 0 1 1 0 0 1 0 0 1 1 0 3 83 ];
Traffic[0]class1Average hops = 1 (1821546 samples)
traffic_manager/hop_stats_freq = [ 0 1821546 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.83775 (8 samples)
Traffic[1]class0Overall average accepted rate = 0.0766422 (8 samples)
Traffic[1]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 48046 4839 2108 2772 14748 2962 1509 2158 1308 823 477 423 299 259 173 276 129 92 91 73 60 41 40 38 21 10 15 8 6 3 5 1 3 2 4 3 2 0 6 2 3 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1821546 samples)
traffic_manager/hop_stats_freq = [ 0 1821546 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 43 sec (1183 sec)
gpgpu_simulation_rate = 313366 (inst/sec)
gpgpu_simulation_rate = 1225 (cycle/sec)

