m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/CISL/Examen CISL/Pb2
vadder
Z0 !s110 1704480341
!i10b 1
!s100 <dZzT8;PJ4Lf3l]^TMoI61
IKPQZP0hL^oT:zbWUIKe9X0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog
Z3 w1704382465
Z4 8C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/adder.v
Z5 FC:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/adder.v
L0 2
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1704480341.000000
Z8 !s107 C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/adder.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/adder.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vclock_divider
R0
!i10b 1
!s100 bCDN:bBn7J;[APk>eja4;0
IoejS@UKSA?^[k_KVlo_h10
R1
R2
Z12 w1704289507
Z13 8C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/clock_divider.v
Z14 FC:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/clock_divider.v
L0 2
R6
r1
!s85 0
31
R7
Z15 !s107 C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/clock_divider.v|
Z16 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/clock_divider.v|
!i113 1
R10
R11
vfood_counter
R0
!i10b 1
!s100 H73K:mz[2CQ4<om@6hF;T0
IXTPJn:c`0N^5_VCGbJ79T3
R1
R2
Z17 w1704480333
Z18 8C:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\food_counter.v
Z19 FC:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\food_counter.v
L0 2
R6
r1
!s85 0
31
R7
Z20 !s107 C:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\food_counter.v|
Z21 !s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\food_counter.v|
!i113 1
R10
R11
vinterval_counter
R0
!i10b 1
!s100 2^3M1L5@meQ`UN]3:lQcJ0
IX8CXJTSlkEinRT5nC105b2
R1
R2
Z22 w1704480023
Z23 8C:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\interval_counter.v
Z24 FC:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\interval_counter.v
L0 2
R6
r1
!s85 0
31
R7
Z25 !s107 C:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\interval_counter.v|
Z26 !s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\interval_counter.v|
!i113 1
R10
R11
vmux2to1
R0
!i10b 1
!s100 :>j5AenkJl?PmgFPX:_db1
IkTze=?EeFIE:iTl`=FEdR2
R1
R2
w1704295703
8C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/mux2to1.v
FC:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/mux2to1.v
L0 3
R6
r1
!s85 0
31
R7
!s107 C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/mux2to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/mux2to1.v|
!i113 1
R10
R11
voption_fsm
R0
!i10b 1
!s100 X_=?kT>jKgN@JH7iRze[30
IDeE1zBM]7M8EFEiloMSXN1
R1
R2
Z27 w1704386665
Z28 8C:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\option_fsm.v
Z29 FC:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\option_fsm.v
L0 8
R6
r1
!s85 0
31
R7
Z30 !s107 C:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\option_fsm.v|
Z31 !s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Adrian\OneDrive - Universitatea Politehnica Timisoara\Desktop\Anul 3\Semestrul I\FIC\Proiect\Design Verilog\option_fsm.v|
!i113 1
R10
R11
vpet_feeder
R0
!i10b 1
!s100 6[SkMg8:GodMBIP[k9cU?2
IPlbgC:gKN4MnKJo?]F1gL0
R1
R2
Z32 w1704388968
Z33 8C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/pf0.v
Z34 FC:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/pf0.v
L0 3
R6
r1
!s85 0
31
R7
Z35 !s107 C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/pf0.v|
Z36 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Adrian/OneDrive - Universitatea Politehnica Timisoara/Desktop/Anul 3/Semestrul I/FIC/Proiect/Design Verilog/pf0.v|
!i113 1
R10
R11
vtb_adder
R0
!i10b 1
!s100 a76VeG=H:hkH:_2>X=aZJ3
IA7QaZjWa6i>R7hnY7VinK1
R1
R2
R3
R4
R5
L0 36
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vtb_clock_divider
R0
!i10b 1
!s100 FX_WiGZG6:j`Q51TVgG4Z1
IV6=d3OJS<YB<nL@ZC4Nf02
R1
R2
R12
R13
R14
L0 40
R6
r1
!s85 0
31
R7
R15
R16
!i113 1
R10
R11
vtb_food_counter
R0
!i10b 1
!s100 dZ]ahRTaaCV1X6eY3^a0Q1
I[M^8Ca6iFZYXHcFKNZ8LB3
R1
R2
R17
R18
R19
L0 46
R6
r1
!s85 0
31
R7
R20
R21
!i113 1
R10
R11
vtb_interval_counter
R0
!i10b 1
!s100 k<S5fbz2]oQh=d6dPg^FO3
I>bHC1Q4i2m`FYS043M]4j3
R1
R2
R22
R23
R24
L0 47
R6
r1
!s85 0
31
R7
R25
R26
!i113 1
R10
R11
vtb_option_fsm
R0
!i10b 1
!s100 n]N4ZB6[leR<_>OKKiUYC2
INI^W_0X>^R2H?CEaNL]692
R1
R2
R27
R28
R29
L0 102
R6
r1
!s85 0
31
R7
R30
R31
!i113 1
R10
R11
vtb_pet_feeder
R0
!i10b 1
!s100 UXeo3Y>_g^N[LH6iRTk=j1
IfD1l[:?DQkWEb<5L5ij_23
R1
R2
R32
R33
R34
L0 41
R6
r1
!s85 0
31
R7
R35
R36
!i113 1
R10
R11
