DECL|ACKRCVE|member|uint32_t ACKRCVE:1; /**< bit: 29 Boot Acknowledge Error Interrupt Disable */
DECL|ACKRCVE|member|uint32_t ACKRCVE:1; /**< bit: 29 Boot Acknowledge Error Interrupt Enable */
DECL|ACKRCVE|member|uint32_t ACKRCVE:1; /**< bit: 29 Boot Operation Acknowledge Error (cleared on read) */
DECL|ACKRCVE|member|uint32_t ACKRCVE:1; /**< bit: 29 Boot Operation Acknowledge Error Interrupt Mask */
DECL|ACKRCV|member|uint32_t ACKRCV:1; /**< bit: 28 Boot Acknowledge Interrupt Disable */
DECL|ACKRCV|member|uint32_t ACKRCV:1; /**< bit: 28 Boot Acknowledge Interrupt Enable */
DECL|ACKRCV|member|uint32_t ACKRCV:1; /**< bit: 28 Boot Operation Acknowledge Received (cleared on read) */
DECL|ACKRCV|member|uint32_t ACKRCV:1; /**< bit: 28 Boot Operation Acknowledge Received Interrupt Mask */
DECL|ARG|member|uint32_t ARG:32; /**< bit: 0..31 Command Argument */
DECL|ATACS|member|uint32_t ATACS:1; /**< bit: 26 ATA with Command Completion Signal */
DECL|BCNT|member|uint32_t BCNT:16; /**< bit: 0..15 MMC/SDIO Block Count - SDIO Byte Count */
DECL|BLKE|member|uint32_t BLKE:1; /**< bit: 3 Data Block Ended (cleared on read) */
DECL|BLKE|member|uint32_t BLKE:1; /**< bit: 3 Data Block Ended Interrupt Disable */
DECL|BLKE|member|uint32_t BLKE:1; /**< bit: 3 Data Block Ended Interrupt Enable */
DECL|BLKE|member|uint32_t BLKE:1; /**< bit: 3 Data Block Ended Interrupt Mask */
DECL|BLKLEN|member|uint32_t BLKLEN:16; /**< bit: 16..31 Data Block Length */
DECL|BLKOVRE|member|uint32_t BLKOVRE:1; /**< bit: 24 DMA Block Overrun Error (cleared on read) */
DECL|BLKOVRE|member|uint32_t BLKOVRE:1; /**< bit: 24 DMA Block Overrun Error Interrupt Disable */
DECL|BLKOVRE|member|uint32_t BLKOVRE:1; /**< bit: 24 DMA Block Overrun Error Interrupt Enable */
DECL|BLKOVRE|member|uint32_t BLKOVRE:1; /**< bit: 24 DMA Block Overrun Error Interrupt Mask */
DECL|BOOT_ACK|member|uint32_t BOOT_ACK:1; /**< bit: 27 Boot Operation Acknowledge */
DECL|CHKSIZE|member|uint32_t CHKSIZE:3; /**< bit: 4..6 DMA Channel Read and Write Chunk Size */
DECL|CLKDIV|member|uint32_t CLKDIV:8; /**< bit: 0..7 Clock Divider */
DECL|CLKODD|member|uint32_t CLKODD:1; /**< bit: 16 Clock divider is odd */
DECL|CMDNB|member|uint32_t CMDNB:6; /**< bit: 0..5 Command Number */
DECL|CMDRDY|member|uint32_t CMDRDY:1; /**< bit: 0 Command Ready (cleared by writing in HSMCI_CMDR) */
DECL|CMDRDY|member|uint32_t CMDRDY:1; /**< bit: 0 Command Ready Interrupt Disable */
DECL|CMDRDY|member|uint32_t CMDRDY:1; /**< bit: 0 Command Ready Interrupt Enable */
DECL|CMDRDY|member|uint32_t CMDRDY:1; /**< bit: 0 Command Ready Interrupt Mask */
DECL|COMPONENT_TYPEDEF_STYLE|macro|COMPONENT_TYPEDEF_STYLE
DECL|CSRCV|member|uint32_t CSRCV:1; /**< bit: 13 CE-ATA Completion Signal Received (cleared on read) */
DECL|CSRCV|member|uint32_t CSRCV:1; /**< bit: 13 Completion Signal Received Interrupt Enable */
DECL|CSRCV|member|uint32_t CSRCV:1; /**< bit: 13 Completion Signal Received Interrupt Mask */
DECL|CSRCV|member|uint32_t CSRCV:1; /**< bit: 13 Completion Signal received interrupt Disable */
DECL|CSTOCYC|member|uint32_t CSTOCYC:4; /**< bit: 0..3 Completion Signal Timeout Cycle Number */
DECL|CSTOE|member|uint32_t CSTOE:1; /**< bit: 23 Completion Signal Time out Error Interrupt Disable */
DECL|CSTOE|member|uint32_t CSTOE:1; /**< bit: 23 Completion Signal Time-out Error (cleared on read) */
DECL|CSTOE|member|uint32_t CSTOE:1; /**< bit: 23 Completion Signal Time-out Error Interrupt Mask */
DECL|CSTOE|member|uint32_t CSTOE:1; /**< bit: 23 Completion Signal Timeout Error Interrupt Enable */
DECL|CSTOMUL|member|uint32_t CSTOMUL:3; /**< bit: 4..6 Completion Signal Timeout Multiplier */
DECL|DATA|member|uint32_t DATA:32; /**< bit: 0..31 Data to Read */
DECL|DATA|member|uint32_t DATA:32; /**< bit: 0..31 Data to Read or Data to Write */
DECL|DATA|member|uint32_t DATA:32; /**< bit: 0..31 Data to Write */
DECL|DCRCE|member|uint32_t DCRCE:1; /**< bit: 21 Data CRC Error (cleared on read) */
DECL|DCRCE|member|uint32_t DCRCE:1; /**< bit: 21 Data CRC Error Interrupt Disable */
DECL|DCRCE|member|uint32_t DCRCE:1; /**< bit: 21 Data CRC Error Interrupt Enable */
DECL|DCRCE|member|uint32_t DCRCE:1; /**< bit: 21 Data CRC Error Interrupt Mask */
DECL|DMAEN|member|uint32_t DMAEN:1; /**< bit: 8 DMA Hardware Handshaking Enable */
DECL|DTIP|member|uint32_t DTIP:1; /**< bit: 4 Data Transfer in Progress (cleared at the end of CRC16 calculation) */
DECL|DTIP|member|uint32_t DTIP:1; /**< bit: 4 Data Transfer in Progress Interrupt Disable */
DECL|DTIP|member|uint32_t DTIP:1; /**< bit: 4 Data Transfer in Progress Interrupt Enable */
DECL|DTIP|member|uint32_t DTIP:1; /**< bit: 4 Data Transfer in Progress Interrupt Mask */
DECL|DTOCYC|member|uint32_t DTOCYC:4; /**< bit: 0..3 Data Timeout Cycle Number */
DECL|DTOE|member|uint32_t DTOE:1; /**< bit: 22 Data Time-out Error (cleared on read) */
DECL|DTOE|member|uint32_t DTOE:1; /**< bit: 22 Data Time-out Error Interrupt Disable */
DECL|DTOE|member|uint32_t DTOE:1; /**< bit: 22 Data Time-out Error Interrupt Enable */
DECL|DTOE|member|uint32_t DTOE:1; /**< bit: 22 Data Time-out Error Interrupt Mask */
DECL|DTOMUL|member|uint32_t DTOMUL:3; /**< bit: 4..6 Data Timeout Multiplier */
DECL|FBYTE|member|uint32_t FBYTE:1; /**< bit: 13 Force Byte Transfer */
DECL|FERRCTRL|member|uint32_t FERRCTRL:1; /**< bit: 4 Flow Error flag reset control mode */
DECL|FIFOEMPTY|member|uint32_t FIFOEMPTY:1; /**< bit: 26 FIFO Empty Interrupt Mask */
DECL|FIFOEMPTY|member|uint32_t FIFOEMPTY:1; /**< bit: 26 FIFO empty Interrupt Disable */
DECL|FIFOEMPTY|member|uint32_t FIFOEMPTY:1; /**< bit: 26 FIFO empty Interrupt enable */
DECL|FIFOEMPTY|member|uint32_t FIFOEMPTY:1; /**< bit: 26 FIFO empty flag */
DECL|FIFOMODE|member|uint32_t FIFOMODE:1; /**< bit: 0 HSMCI Internal FIFO control mode */
DECL|HSMCI_6449|macro|HSMCI_6449
DECL|HSMCI_ARGR_ARG_Msk|macro|HSMCI_ARGR_ARG_Msk
DECL|HSMCI_ARGR_ARG_Pos|macro|HSMCI_ARGR_ARG_Pos
DECL|HSMCI_ARGR_ARG|macro|HSMCI_ARGR_ARG
DECL|HSMCI_ARGR_MASK|macro|HSMCI_ARGR_MASK
DECL|HSMCI_ARGR_Msk|macro|HSMCI_ARGR_Msk
DECL|HSMCI_ARGR_OFFSET|macro|HSMCI_ARGR_OFFSET
DECL|HSMCI_ARGR_Type|typedef|} HSMCI_ARGR_Type;
DECL|HSMCI_ARGR|member|__IO HSMCI_ARGR_Type HSMCI_ARGR; /**< Offset: 0x10 (R/W 32) Argument Register */
DECL|HSMCI_ARGR|member|__IO uint32_t HSMCI_ARGR; /**< (HSMCI Offset: 0x10) Argument Register */
DECL|HSMCI_BLKR_BCNT_Msk|macro|HSMCI_BLKR_BCNT_Msk
DECL|HSMCI_BLKR_BCNT_Pos|macro|HSMCI_BLKR_BCNT_Pos
DECL|HSMCI_BLKR_BCNT|macro|HSMCI_BLKR_BCNT
DECL|HSMCI_BLKR_BLKLEN_Msk|macro|HSMCI_BLKR_BLKLEN_Msk
DECL|HSMCI_BLKR_BLKLEN_Pos|macro|HSMCI_BLKR_BLKLEN_Pos
DECL|HSMCI_BLKR_BLKLEN|macro|HSMCI_BLKR_BLKLEN
DECL|HSMCI_BLKR_MASK|macro|HSMCI_BLKR_MASK
DECL|HSMCI_BLKR_Msk|macro|HSMCI_BLKR_Msk
DECL|HSMCI_BLKR_OFFSET|macro|HSMCI_BLKR_OFFSET
DECL|HSMCI_BLKR_Type|typedef|} HSMCI_BLKR_Type;
DECL|HSMCI_BLKR|member|__IO HSMCI_BLKR_Type HSMCI_BLKR; /**< Offset: 0x18 (R/W 32) Block Register */
DECL|HSMCI_BLKR|member|__IO uint32_t HSMCI_BLKR; /**< (HSMCI Offset: 0x18) Block Register */
DECL|HSMCI_CFG_FERRCTRL_Msk|macro|HSMCI_CFG_FERRCTRL_Msk
DECL|HSMCI_CFG_FERRCTRL_Pos|macro|HSMCI_CFG_FERRCTRL_Pos
DECL|HSMCI_CFG_FERRCTRL|macro|HSMCI_CFG_FERRCTRL
DECL|HSMCI_CFG_FIFOMODE_Msk|macro|HSMCI_CFG_FIFOMODE_Msk
DECL|HSMCI_CFG_FIFOMODE_Pos|macro|HSMCI_CFG_FIFOMODE_Pos
DECL|HSMCI_CFG_FIFOMODE|macro|HSMCI_CFG_FIFOMODE
DECL|HSMCI_CFG_HSMODE_Msk|macro|HSMCI_CFG_HSMODE_Msk
DECL|HSMCI_CFG_HSMODE_Pos|macro|HSMCI_CFG_HSMODE_Pos
DECL|HSMCI_CFG_HSMODE|macro|HSMCI_CFG_HSMODE
DECL|HSMCI_CFG_LSYNC_Msk|macro|HSMCI_CFG_LSYNC_Msk
DECL|HSMCI_CFG_LSYNC_Pos|macro|HSMCI_CFG_LSYNC_Pos
DECL|HSMCI_CFG_LSYNC|macro|HSMCI_CFG_LSYNC
DECL|HSMCI_CFG_MASK|macro|HSMCI_CFG_MASK
DECL|HSMCI_CFG_Msk|macro|HSMCI_CFG_Msk
DECL|HSMCI_CFG_OFFSET|macro|HSMCI_CFG_OFFSET
DECL|HSMCI_CFG_Type|typedef|} HSMCI_CFG_Type;
DECL|HSMCI_CFG|member|__IO HSMCI_CFG_Type HSMCI_CFG; /**< Offset: 0x54 (R/W 32) Configuration Register */
DECL|HSMCI_CFG|member|__IO uint32_t HSMCI_CFG; /**< (HSMCI Offset: 0x54) Configuration Register */
DECL|HSMCI_CMDR_ATACS_COMPLETION_Val|macro|HSMCI_CMDR_ATACS_COMPLETION_Val
DECL|HSMCI_CMDR_ATACS_COMPLETION|macro|HSMCI_CMDR_ATACS_COMPLETION
DECL|HSMCI_CMDR_ATACS_Msk|macro|HSMCI_CMDR_ATACS_Msk
DECL|HSMCI_CMDR_ATACS_NORMAL_Val|macro|HSMCI_CMDR_ATACS_NORMAL_Val
DECL|HSMCI_CMDR_ATACS_NORMAL|macro|HSMCI_CMDR_ATACS_NORMAL
DECL|HSMCI_CMDR_ATACS_Pos|macro|HSMCI_CMDR_ATACS_Pos
DECL|HSMCI_CMDR_ATACS|macro|HSMCI_CMDR_ATACS
DECL|HSMCI_CMDR_BOOT_ACK_Msk|macro|HSMCI_CMDR_BOOT_ACK_Msk
DECL|HSMCI_CMDR_BOOT_ACK_Pos|macro|HSMCI_CMDR_BOOT_ACK_Pos
DECL|HSMCI_CMDR_BOOT_ACK|macro|HSMCI_CMDR_BOOT_ACK
DECL|HSMCI_CMDR_CMDNB_Msk|macro|HSMCI_CMDR_CMDNB_Msk
DECL|HSMCI_CMDR_CMDNB_Pos|macro|HSMCI_CMDR_CMDNB_Pos
DECL|HSMCI_CMDR_CMDNB|macro|HSMCI_CMDR_CMDNB
DECL|HSMCI_CMDR_IOSPCMD_Msk|macro|HSMCI_CMDR_IOSPCMD_Msk
DECL|HSMCI_CMDR_IOSPCMD_Pos|macro|HSMCI_CMDR_IOSPCMD_Pos
DECL|HSMCI_CMDR_IOSPCMD_RESUME_Val|macro|HSMCI_CMDR_IOSPCMD_RESUME_Val
DECL|HSMCI_CMDR_IOSPCMD_RESUME|macro|HSMCI_CMDR_IOSPCMD_RESUME
DECL|HSMCI_CMDR_IOSPCMD_STD_Val|macro|HSMCI_CMDR_IOSPCMD_STD_Val
DECL|HSMCI_CMDR_IOSPCMD_STD|macro|HSMCI_CMDR_IOSPCMD_STD
DECL|HSMCI_CMDR_IOSPCMD_SUSPEND_Val|macro|HSMCI_CMDR_IOSPCMD_SUSPEND_Val
DECL|HSMCI_CMDR_IOSPCMD_SUSPEND|macro|HSMCI_CMDR_IOSPCMD_SUSPEND
DECL|HSMCI_CMDR_IOSPCMD|macro|HSMCI_CMDR_IOSPCMD
DECL|HSMCI_CMDR_MASK|macro|HSMCI_CMDR_MASK
DECL|HSMCI_CMDR_MAXLAT_5_Val|macro|HSMCI_CMDR_MAXLAT_5_Val
DECL|HSMCI_CMDR_MAXLAT_5|macro|HSMCI_CMDR_MAXLAT_5
DECL|HSMCI_CMDR_MAXLAT_64_Val|macro|HSMCI_CMDR_MAXLAT_64_Val
DECL|HSMCI_CMDR_MAXLAT_64|macro|HSMCI_CMDR_MAXLAT_64
DECL|HSMCI_CMDR_MAXLAT_Msk|macro|HSMCI_CMDR_MAXLAT_Msk
DECL|HSMCI_CMDR_MAXLAT_Pos|macro|HSMCI_CMDR_MAXLAT_Pos
DECL|HSMCI_CMDR_MAXLAT|macro|HSMCI_CMDR_MAXLAT
DECL|HSMCI_CMDR_Msk|macro|HSMCI_CMDR_Msk
DECL|HSMCI_CMDR_OFFSET|macro|HSMCI_CMDR_OFFSET
DECL|HSMCI_CMDR_OPDCMD_Msk|macro|HSMCI_CMDR_OPDCMD_Msk
DECL|HSMCI_CMDR_OPDCMD_OPENDRAIN_Val|macro|HSMCI_CMDR_OPDCMD_OPENDRAIN_Val
DECL|HSMCI_CMDR_OPDCMD_OPENDRAIN|macro|HSMCI_CMDR_OPDCMD_OPENDRAIN
DECL|HSMCI_CMDR_OPDCMD_PUSHPULL_Val|macro|HSMCI_CMDR_OPDCMD_PUSHPULL_Val
DECL|HSMCI_CMDR_OPDCMD_PUSHPULL|macro|HSMCI_CMDR_OPDCMD_PUSHPULL
DECL|HSMCI_CMDR_OPDCMD_Pos|macro|HSMCI_CMDR_OPDCMD_Pos
DECL|HSMCI_CMDR_OPDCMD|macro|HSMCI_CMDR_OPDCMD
DECL|HSMCI_CMDR_RSPTYP_136_BIT_Val|macro|HSMCI_CMDR_RSPTYP_136_BIT_Val
DECL|HSMCI_CMDR_RSPTYP_136_BIT|macro|HSMCI_CMDR_RSPTYP_136_BIT
DECL|HSMCI_CMDR_RSPTYP_48_BIT_Val|macro|HSMCI_CMDR_RSPTYP_48_BIT_Val
DECL|HSMCI_CMDR_RSPTYP_48_BIT|macro|HSMCI_CMDR_RSPTYP_48_BIT
DECL|HSMCI_CMDR_RSPTYP_Msk|macro|HSMCI_CMDR_RSPTYP_Msk
DECL|HSMCI_CMDR_RSPTYP_NORESP_Val|macro|HSMCI_CMDR_RSPTYP_NORESP_Val
DECL|HSMCI_CMDR_RSPTYP_NORESP|macro|HSMCI_CMDR_RSPTYP_NORESP
DECL|HSMCI_CMDR_RSPTYP_Pos|macro|HSMCI_CMDR_RSPTYP_Pos
DECL|HSMCI_CMDR_RSPTYP_R1B_Val|macro|HSMCI_CMDR_RSPTYP_R1B_Val
DECL|HSMCI_CMDR_RSPTYP_R1B|macro|HSMCI_CMDR_RSPTYP_R1B
DECL|HSMCI_CMDR_RSPTYP|macro|HSMCI_CMDR_RSPTYP
DECL|HSMCI_CMDR_SPCMD_BOR_Val|macro|HSMCI_CMDR_SPCMD_BOR_Val
DECL|HSMCI_CMDR_SPCMD_BOR|macro|HSMCI_CMDR_SPCMD_BOR
DECL|HSMCI_CMDR_SPCMD_CE_ATA_Val|macro|HSMCI_CMDR_SPCMD_CE_ATA_Val
DECL|HSMCI_CMDR_SPCMD_CE_ATA|macro|HSMCI_CMDR_SPCMD_CE_ATA
DECL|HSMCI_CMDR_SPCMD_EBO_Val|macro|HSMCI_CMDR_SPCMD_EBO_Val
DECL|HSMCI_CMDR_SPCMD_EBO|macro|HSMCI_CMDR_SPCMD_EBO
DECL|HSMCI_CMDR_SPCMD_INIT_Val|macro|HSMCI_CMDR_SPCMD_INIT_Val
DECL|HSMCI_CMDR_SPCMD_INIT|macro|HSMCI_CMDR_SPCMD_INIT
DECL|HSMCI_CMDR_SPCMD_IT_CMD_Val|macro|HSMCI_CMDR_SPCMD_IT_CMD_Val
DECL|HSMCI_CMDR_SPCMD_IT_CMD|macro|HSMCI_CMDR_SPCMD_IT_CMD
DECL|HSMCI_CMDR_SPCMD_IT_RESP_Val|macro|HSMCI_CMDR_SPCMD_IT_RESP_Val
DECL|HSMCI_CMDR_SPCMD_IT_RESP|macro|HSMCI_CMDR_SPCMD_IT_RESP
DECL|HSMCI_CMDR_SPCMD_Msk|macro|HSMCI_CMDR_SPCMD_Msk
DECL|HSMCI_CMDR_SPCMD_Pos|macro|HSMCI_CMDR_SPCMD_Pos
DECL|HSMCI_CMDR_SPCMD_STD_Val|macro|HSMCI_CMDR_SPCMD_STD_Val
DECL|HSMCI_CMDR_SPCMD_STD|macro|HSMCI_CMDR_SPCMD_STD
DECL|HSMCI_CMDR_SPCMD_SYNC_Val|macro|HSMCI_CMDR_SPCMD_SYNC_Val
DECL|HSMCI_CMDR_SPCMD_SYNC|macro|HSMCI_CMDR_SPCMD_SYNC
DECL|HSMCI_CMDR_SPCMD|macro|HSMCI_CMDR_SPCMD
DECL|HSMCI_CMDR_TRCMD_Msk|macro|HSMCI_CMDR_TRCMD_Msk
DECL|HSMCI_CMDR_TRCMD_NO_DATA_Val|macro|HSMCI_CMDR_TRCMD_NO_DATA_Val
DECL|HSMCI_CMDR_TRCMD_NO_DATA|macro|HSMCI_CMDR_TRCMD_NO_DATA
DECL|HSMCI_CMDR_TRCMD_Pos|macro|HSMCI_CMDR_TRCMD_Pos
DECL|HSMCI_CMDR_TRCMD_START_DATA_Val|macro|HSMCI_CMDR_TRCMD_START_DATA_Val
DECL|HSMCI_CMDR_TRCMD_START_DATA|macro|HSMCI_CMDR_TRCMD_START_DATA
DECL|HSMCI_CMDR_TRCMD_STOP_DATA_Val|macro|HSMCI_CMDR_TRCMD_STOP_DATA_Val
DECL|HSMCI_CMDR_TRCMD_STOP_DATA|macro|HSMCI_CMDR_TRCMD_STOP_DATA
DECL|HSMCI_CMDR_TRCMD|macro|HSMCI_CMDR_TRCMD
DECL|HSMCI_CMDR_TRDIR_Msk|macro|HSMCI_CMDR_TRDIR_Msk
DECL|HSMCI_CMDR_TRDIR_Pos|macro|HSMCI_CMDR_TRDIR_Pos
DECL|HSMCI_CMDR_TRDIR_READ_Val|macro|HSMCI_CMDR_TRDIR_READ_Val
DECL|HSMCI_CMDR_TRDIR_READ|macro|HSMCI_CMDR_TRDIR_READ
DECL|HSMCI_CMDR_TRDIR_WRITE_Val|macro|HSMCI_CMDR_TRDIR_WRITE_Val
DECL|HSMCI_CMDR_TRDIR_WRITE|macro|HSMCI_CMDR_TRDIR_WRITE
DECL|HSMCI_CMDR_TRDIR|macro|HSMCI_CMDR_TRDIR
DECL|HSMCI_CMDR_TRTYP_BLOCK_Val|macro|HSMCI_CMDR_TRTYP_BLOCK_Val
DECL|HSMCI_CMDR_TRTYP_BLOCK|macro|HSMCI_CMDR_TRTYP_BLOCK
DECL|HSMCI_CMDR_TRTYP_BYTE_Val|macro|HSMCI_CMDR_TRTYP_BYTE_Val
DECL|HSMCI_CMDR_TRTYP_BYTE|macro|HSMCI_CMDR_TRTYP_BYTE
DECL|HSMCI_CMDR_TRTYP_MULTIPLE_Val|macro|HSMCI_CMDR_TRTYP_MULTIPLE_Val
DECL|HSMCI_CMDR_TRTYP_MULTIPLE|macro|HSMCI_CMDR_TRTYP_MULTIPLE
DECL|HSMCI_CMDR_TRTYP_Msk|macro|HSMCI_CMDR_TRTYP_Msk
DECL|HSMCI_CMDR_TRTYP_Pos|macro|HSMCI_CMDR_TRTYP_Pos
DECL|HSMCI_CMDR_TRTYP_SINGLE_Val|macro|HSMCI_CMDR_TRTYP_SINGLE_Val
DECL|HSMCI_CMDR_TRTYP_SINGLE|macro|HSMCI_CMDR_TRTYP_SINGLE
DECL|HSMCI_CMDR_TRTYP_STREAM_Val|macro|HSMCI_CMDR_TRTYP_STREAM_Val
DECL|HSMCI_CMDR_TRTYP_STREAM|macro|HSMCI_CMDR_TRTYP_STREAM
DECL|HSMCI_CMDR_TRTYP|macro|HSMCI_CMDR_TRTYP
DECL|HSMCI_CMDR_Type|typedef|} HSMCI_CMDR_Type;
DECL|HSMCI_CMDR|member|__O HSMCI_CMDR_Type HSMCI_CMDR; /**< Offset: 0x14 ( /W 32) Command Register */
DECL|HSMCI_CMDR|member|__O uint32_t HSMCI_CMDR; /**< (HSMCI Offset: 0x14) Command Register */
DECL|HSMCI_CR_MASK|macro|HSMCI_CR_MASK
DECL|HSMCI_CR_MCIDIS_Msk|macro|HSMCI_CR_MCIDIS_Msk
DECL|HSMCI_CR_MCIDIS_Pos|macro|HSMCI_CR_MCIDIS_Pos
DECL|HSMCI_CR_MCIDIS|macro|HSMCI_CR_MCIDIS
DECL|HSMCI_CR_MCIEN_Msk|macro|HSMCI_CR_MCIEN_Msk
DECL|HSMCI_CR_MCIEN_Pos|macro|HSMCI_CR_MCIEN_Pos
DECL|HSMCI_CR_MCIEN|macro|HSMCI_CR_MCIEN
DECL|HSMCI_CR_Msk|macro|HSMCI_CR_Msk
DECL|HSMCI_CR_OFFSET|macro|HSMCI_CR_OFFSET
DECL|HSMCI_CR_PWSDIS_Msk|macro|HSMCI_CR_PWSDIS_Msk
DECL|HSMCI_CR_PWSDIS_Pos|macro|HSMCI_CR_PWSDIS_Pos
DECL|HSMCI_CR_PWSDIS|macro|HSMCI_CR_PWSDIS
DECL|HSMCI_CR_PWSEN_Msk|macro|HSMCI_CR_PWSEN_Msk
DECL|HSMCI_CR_PWSEN_Pos|macro|HSMCI_CR_PWSEN_Pos
DECL|HSMCI_CR_PWSEN|macro|HSMCI_CR_PWSEN
DECL|HSMCI_CR_SWRST_Msk|macro|HSMCI_CR_SWRST_Msk
DECL|HSMCI_CR_SWRST_Pos|macro|HSMCI_CR_SWRST_Pos
DECL|HSMCI_CR_SWRST|macro|HSMCI_CR_SWRST
DECL|HSMCI_CR_Type|typedef|} HSMCI_CR_Type;
DECL|HSMCI_CR|member|__O HSMCI_CR_Type HSMCI_CR; /**< Offset: 0x00 ( /W 32) Control Register */
DECL|HSMCI_CR|member|__O uint32_t HSMCI_CR; /**< (HSMCI Offset: 0x00) Control Register */
DECL|HSMCI_CSTOR_CSTOCYC_Msk|macro|HSMCI_CSTOR_CSTOCYC_Msk
DECL|HSMCI_CSTOR_CSTOCYC_Pos|macro|HSMCI_CSTOR_CSTOCYC_Pos
DECL|HSMCI_CSTOR_CSTOCYC|macro|HSMCI_CSTOR_CSTOCYC
DECL|HSMCI_CSTOR_CSTOMUL_1024_Val|macro|HSMCI_CSTOR_CSTOMUL_1024_Val
DECL|HSMCI_CSTOR_CSTOMUL_1024|macro|HSMCI_CSTOR_CSTOMUL_1024
DECL|HSMCI_CSTOR_CSTOMUL_1048576_Val|macro|HSMCI_CSTOR_CSTOMUL_1048576_Val
DECL|HSMCI_CSTOR_CSTOMUL_1048576|macro|HSMCI_CSTOR_CSTOMUL_1048576
DECL|HSMCI_CSTOR_CSTOMUL_128_Val|macro|HSMCI_CSTOR_CSTOMUL_128_Val
DECL|HSMCI_CSTOR_CSTOMUL_128|macro|HSMCI_CSTOR_CSTOMUL_128
DECL|HSMCI_CSTOR_CSTOMUL_16_Val|macro|HSMCI_CSTOR_CSTOMUL_16_Val
DECL|HSMCI_CSTOR_CSTOMUL_16|macro|HSMCI_CSTOR_CSTOMUL_16
DECL|HSMCI_CSTOR_CSTOMUL_1_Val|macro|HSMCI_CSTOR_CSTOMUL_1_Val
DECL|HSMCI_CSTOR_CSTOMUL_1|macro|HSMCI_CSTOR_CSTOMUL_1
DECL|HSMCI_CSTOR_CSTOMUL_256_Val|macro|HSMCI_CSTOR_CSTOMUL_256_Val
DECL|HSMCI_CSTOR_CSTOMUL_256|macro|HSMCI_CSTOR_CSTOMUL_256
DECL|HSMCI_CSTOR_CSTOMUL_4096_Val|macro|HSMCI_CSTOR_CSTOMUL_4096_Val
DECL|HSMCI_CSTOR_CSTOMUL_4096|macro|HSMCI_CSTOR_CSTOMUL_4096
DECL|HSMCI_CSTOR_CSTOMUL_65536_Val|macro|HSMCI_CSTOR_CSTOMUL_65536_Val
DECL|HSMCI_CSTOR_CSTOMUL_65536|macro|HSMCI_CSTOR_CSTOMUL_65536
DECL|HSMCI_CSTOR_CSTOMUL_Msk|macro|HSMCI_CSTOR_CSTOMUL_Msk
DECL|HSMCI_CSTOR_CSTOMUL_Pos|macro|HSMCI_CSTOR_CSTOMUL_Pos
DECL|HSMCI_CSTOR_CSTOMUL|macro|HSMCI_CSTOR_CSTOMUL
DECL|HSMCI_CSTOR_MASK|macro|HSMCI_CSTOR_MASK
DECL|HSMCI_CSTOR_Msk|macro|HSMCI_CSTOR_Msk
DECL|HSMCI_CSTOR_OFFSET|macro|HSMCI_CSTOR_OFFSET
DECL|HSMCI_CSTOR_Type|typedef|} HSMCI_CSTOR_Type;
DECL|HSMCI_CSTOR|member|__IO HSMCI_CSTOR_Type HSMCI_CSTOR; /**< Offset: 0x1C (R/W 32) Completion Signal Timeout Register */
DECL|HSMCI_CSTOR|member|__IO uint32_t HSMCI_CSTOR; /**< (HSMCI Offset: 0x1C) Completion Signal Timeout Register */
DECL|HSMCI_DMA_CHKSIZE_16_Val|macro|HSMCI_DMA_CHKSIZE_16_Val
DECL|HSMCI_DMA_CHKSIZE_16|macro|HSMCI_DMA_CHKSIZE_16
DECL|HSMCI_DMA_CHKSIZE_1_Val|macro|HSMCI_DMA_CHKSIZE_1_Val
DECL|HSMCI_DMA_CHKSIZE_1|macro|HSMCI_DMA_CHKSIZE_1
DECL|HSMCI_DMA_CHKSIZE_2_Val|macro|HSMCI_DMA_CHKSIZE_2_Val
DECL|HSMCI_DMA_CHKSIZE_2|macro|HSMCI_DMA_CHKSIZE_2
DECL|HSMCI_DMA_CHKSIZE_4_Val|macro|HSMCI_DMA_CHKSIZE_4_Val
DECL|HSMCI_DMA_CHKSIZE_4|macro|HSMCI_DMA_CHKSIZE_4
DECL|HSMCI_DMA_CHKSIZE_8_Val|macro|HSMCI_DMA_CHKSIZE_8_Val
DECL|HSMCI_DMA_CHKSIZE_8|macro|HSMCI_DMA_CHKSIZE_8
DECL|HSMCI_DMA_CHKSIZE_Msk|macro|HSMCI_DMA_CHKSIZE_Msk
DECL|HSMCI_DMA_CHKSIZE_Pos|macro|HSMCI_DMA_CHKSIZE_Pos
DECL|HSMCI_DMA_CHKSIZE|macro|HSMCI_DMA_CHKSIZE
DECL|HSMCI_DMA_DMAEN_Msk|macro|HSMCI_DMA_DMAEN_Msk
DECL|HSMCI_DMA_DMAEN_Pos|macro|HSMCI_DMA_DMAEN_Pos
DECL|HSMCI_DMA_DMAEN|macro|HSMCI_DMA_DMAEN
DECL|HSMCI_DMA_MASK|macro|HSMCI_DMA_MASK
DECL|HSMCI_DMA_Msk|macro|HSMCI_DMA_Msk
DECL|HSMCI_DMA_OFFSET|macro|HSMCI_DMA_OFFSET
DECL|HSMCI_DMA_Type|typedef|} HSMCI_DMA_Type;
DECL|HSMCI_DMA|member|__IO HSMCI_DMA_Type HSMCI_DMA; /**< Offset: 0x50 (R/W 32) DMA Configuration Register */
DECL|HSMCI_DMA|member|__IO uint32_t HSMCI_DMA; /**< (HSMCI Offset: 0x50) DMA Configuration Register */
DECL|HSMCI_DTOR_DTOCYC_Msk|macro|HSMCI_DTOR_DTOCYC_Msk
DECL|HSMCI_DTOR_DTOCYC_Pos|macro|HSMCI_DTOR_DTOCYC_Pos
DECL|HSMCI_DTOR_DTOCYC|macro|HSMCI_DTOR_DTOCYC
DECL|HSMCI_DTOR_DTOMUL_1024_Val|macro|HSMCI_DTOR_DTOMUL_1024_Val
DECL|HSMCI_DTOR_DTOMUL_1024|macro|HSMCI_DTOR_DTOMUL_1024
DECL|HSMCI_DTOR_DTOMUL_1048576_Val|macro|HSMCI_DTOR_DTOMUL_1048576_Val
DECL|HSMCI_DTOR_DTOMUL_1048576|macro|HSMCI_DTOR_DTOMUL_1048576
DECL|HSMCI_DTOR_DTOMUL_128_Val|macro|HSMCI_DTOR_DTOMUL_128_Val
DECL|HSMCI_DTOR_DTOMUL_128|macro|HSMCI_DTOR_DTOMUL_128
DECL|HSMCI_DTOR_DTOMUL_16_Val|macro|HSMCI_DTOR_DTOMUL_16_Val
DECL|HSMCI_DTOR_DTOMUL_16|macro|HSMCI_DTOR_DTOMUL_16
DECL|HSMCI_DTOR_DTOMUL_1_Val|macro|HSMCI_DTOR_DTOMUL_1_Val
DECL|HSMCI_DTOR_DTOMUL_1|macro|HSMCI_DTOR_DTOMUL_1
DECL|HSMCI_DTOR_DTOMUL_256_Val|macro|HSMCI_DTOR_DTOMUL_256_Val
DECL|HSMCI_DTOR_DTOMUL_256|macro|HSMCI_DTOR_DTOMUL_256
DECL|HSMCI_DTOR_DTOMUL_4096_Val|macro|HSMCI_DTOR_DTOMUL_4096_Val
DECL|HSMCI_DTOR_DTOMUL_4096|macro|HSMCI_DTOR_DTOMUL_4096
DECL|HSMCI_DTOR_DTOMUL_65536_Val|macro|HSMCI_DTOR_DTOMUL_65536_Val
DECL|HSMCI_DTOR_DTOMUL_65536|macro|HSMCI_DTOR_DTOMUL_65536
DECL|HSMCI_DTOR_DTOMUL_Msk|macro|HSMCI_DTOR_DTOMUL_Msk
DECL|HSMCI_DTOR_DTOMUL_Pos|macro|HSMCI_DTOR_DTOMUL_Pos
DECL|HSMCI_DTOR_DTOMUL|macro|HSMCI_DTOR_DTOMUL
DECL|HSMCI_DTOR_MASK|macro|HSMCI_DTOR_MASK
DECL|HSMCI_DTOR_Msk|macro|HSMCI_DTOR_Msk
DECL|HSMCI_DTOR_OFFSET|macro|HSMCI_DTOR_OFFSET
DECL|HSMCI_DTOR_Type|typedef|} HSMCI_DTOR_Type;
DECL|HSMCI_DTOR|member|__IO HSMCI_DTOR_Type HSMCI_DTOR; /**< Offset: 0x08 (R/W 32) Data Timeout Register */
DECL|HSMCI_DTOR|member|__IO uint32_t HSMCI_DTOR; /**< (HSMCI Offset: 0x08) Data Timeout Register */
DECL|HSMCI_FIFO_DATA_Msk|macro|HSMCI_FIFO_DATA_Msk
DECL|HSMCI_FIFO_DATA_Pos|macro|HSMCI_FIFO_DATA_Pos
DECL|HSMCI_FIFO_DATA|macro|HSMCI_FIFO_DATA
DECL|HSMCI_FIFO_MASK|macro|HSMCI_FIFO_MASK
DECL|HSMCI_FIFO_Msk|macro|HSMCI_FIFO_Msk
DECL|HSMCI_FIFO_OFFSET|macro|HSMCI_FIFO_OFFSET
DECL|HSMCI_FIFO_Type|typedef|} HSMCI_FIFO_Type;
DECL|HSMCI_FIFO|member|__IO HSMCI_FIFO_Type HSMCI_FIFO[256]; /**< Offset: 0x200 (R/W 32) FIFO Memory Aperture0 0 */
DECL|HSMCI_FIFO|member|__IO uint32_t HSMCI_FIFO[256]; /**< (HSMCI Offset: 0x200) FIFO Memory Aperture0 0 */
DECL|HSMCI_IDR_ACKRCVE_Msk|macro|HSMCI_IDR_ACKRCVE_Msk
DECL|HSMCI_IDR_ACKRCVE_Pos|macro|HSMCI_IDR_ACKRCVE_Pos
DECL|HSMCI_IDR_ACKRCVE|macro|HSMCI_IDR_ACKRCVE
DECL|HSMCI_IDR_ACKRCV_Msk|macro|HSMCI_IDR_ACKRCV_Msk
DECL|HSMCI_IDR_ACKRCV_Pos|macro|HSMCI_IDR_ACKRCV_Pos
DECL|HSMCI_IDR_ACKRCV|macro|HSMCI_IDR_ACKRCV
DECL|HSMCI_IDR_BLKE_Msk|macro|HSMCI_IDR_BLKE_Msk
DECL|HSMCI_IDR_BLKE_Pos|macro|HSMCI_IDR_BLKE_Pos
DECL|HSMCI_IDR_BLKE|macro|HSMCI_IDR_BLKE
DECL|HSMCI_IDR_BLKOVRE_Msk|macro|HSMCI_IDR_BLKOVRE_Msk
DECL|HSMCI_IDR_BLKOVRE_Pos|macro|HSMCI_IDR_BLKOVRE_Pos
DECL|HSMCI_IDR_BLKOVRE|macro|HSMCI_IDR_BLKOVRE
DECL|HSMCI_IDR_CMDRDY_Msk|macro|HSMCI_IDR_CMDRDY_Msk
DECL|HSMCI_IDR_CMDRDY_Pos|macro|HSMCI_IDR_CMDRDY_Pos
DECL|HSMCI_IDR_CMDRDY|macro|HSMCI_IDR_CMDRDY
DECL|HSMCI_IDR_CSRCV_Msk|macro|HSMCI_IDR_CSRCV_Msk
DECL|HSMCI_IDR_CSRCV_Pos|macro|HSMCI_IDR_CSRCV_Pos
DECL|HSMCI_IDR_CSRCV|macro|HSMCI_IDR_CSRCV
DECL|HSMCI_IDR_CSTOE_Msk|macro|HSMCI_IDR_CSTOE_Msk
DECL|HSMCI_IDR_CSTOE_Pos|macro|HSMCI_IDR_CSTOE_Pos
DECL|HSMCI_IDR_CSTOE|macro|HSMCI_IDR_CSTOE
DECL|HSMCI_IDR_DCRCE_Msk|macro|HSMCI_IDR_DCRCE_Msk
DECL|HSMCI_IDR_DCRCE_Pos|macro|HSMCI_IDR_DCRCE_Pos
DECL|HSMCI_IDR_DCRCE|macro|HSMCI_IDR_DCRCE
DECL|HSMCI_IDR_DTIP_Msk|macro|HSMCI_IDR_DTIP_Msk
DECL|HSMCI_IDR_DTIP_Pos|macro|HSMCI_IDR_DTIP_Pos
DECL|HSMCI_IDR_DTIP|macro|HSMCI_IDR_DTIP
DECL|HSMCI_IDR_DTOE_Msk|macro|HSMCI_IDR_DTOE_Msk
DECL|HSMCI_IDR_DTOE_Pos|macro|HSMCI_IDR_DTOE_Pos
DECL|HSMCI_IDR_DTOE|macro|HSMCI_IDR_DTOE
DECL|HSMCI_IDR_FIFOEMPTY_Msk|macro|HSMCI_IDR_FIFOEMPTY_Msk
DECL|HSMCI_IDR_FIFOEMPTY_Pos|macro|HSMCI_IDR_FIFOEMPTY_Pos
DECL|HSMCI_IDR_FIFOEMPTY|macro|HSMCI_IDR_FIFOEMPTY
DECL|HSMCI_IDR_MASK|macro|HSMCI_IDR_MASK
DECL|HSMCI_IDR_Msk|macro|HSMCI_IDR_Msk
DECL|HSMCI_IDR_NOTBUSY_Msk|macro|HSMCI_IDR_NOTBUSY_Msk
DECL|HSMCI_IDR_NOTBUSY_Pos|macro|HSMCI_IDR_NOTBUSY_Pos
DECL|HSMCI_IDR_NOTBUSY|macro|HSMCI_IDR_NOTBUSY
DECL|HSMCI_IDR_OFFSET|macro|HSMCI_IDR_OFFSET
DECL|HSMCI_IDR_OVRE_Msk|macro|HSMCI_IDR_OVRE_Msk
DECL|HSMCI_IDR_OVRE_Pos|macro|HSMCI_IDR_OVRE_Pos
DECL|HSMCI_IDR_OVRE|macro|HSMCI_IDR_OVRE
DECL|HSMCI_IDR_RCRCE_Msk|macro|HSMCI_IDR_RCRCE_Msk
DECL|HSMCI_IDR_RCRCE_Pos|macro|HSMCI_IDR_RCRCE_Pos
DECL|HSMCI_IDR_RCRCE|macro|HSMCI_IDR_RCRCE
DECL|HSMCI_IDR_RDIRE_Msk|macro|HSMCI_IDR_RDIRE_Msk
DECL|HSMCI_IDR_RDIRE_Pos|macro|HSMCI_IDR_RDIRE_Pos
DECL|HSMCI_IDR_RDIRE|macro|HSMCI_IDR_RDIRE
DECL|HSMCI_IDR_RENDE_Msk|macro|HSMCI_IDR_RENDE_Msk
DECL|HSMCI_IDR_RENDE_Pos|macro|HSMCI_IDR_RENDE_Pos
DECL|HSMCI_IDR_RENDE|macro|HSMCI_IDR_RENDE
DECL|HSMCI_IDR_RINDE_Msk|macro|HSMCI_IDR_RINDE_Msk
DECL|HSMCI_IDR_RINDE_Pos|macro|HSMCI_IDR_RINDE_Pos
DECL|HSMCI_IDR_RINDE|macro|HSMCI_IDR_RINDE
DECL|HSMCI_IDR_RTOE_Msk|macro|HSMCI_IDR_RTOE_Msk
DECL|HSMCI_IDR_RTOE_Pos|macro|HSMCI_IDR_RTOE_Pos
DECL|HSMCI_IDR_RTOE|macro|HSMCI_IDR_RTOE
DECL|HSMCI_IDR_RXRDY_Msk|macro|HSMCI_IDR_RXRDY_Msk
DECL|HSMCI_IDR_RXRDY_Pos|macro|HSMCI_IDR_RXRDY_Pos
DECL|HSMCI_IDR_RXRDY|macro|HSMCI_IDR_RXRDY
DECL|HSMCI_IDR_SDIOIRQA_Msk|macro|HSMCI_IDR_SDIOIRQA_Msk
DECL|HSMCI_IDR_SDIOIRQA_Pos|macro|HSMCI_IDR_SDIOIRQA_Pos
DECL|HSMCI_IDR_SDIOIRQA|macro|HSMCI_IDR_SDIOIRQA
DECL|HSMCI_IDR_SDIOWAIT_Msk|macro|HSMCI_IDR_SDIOWAIT_Msk
DECL|HSMCI_IDR_SDIOWAIT_Pos|macro|HSMCI_IDR_SDIOWAIT_Pos
DECL|HSMCI_IDR_SDIOWAIT|macro|HSMCI_IDR_SDIOWAIT
DECL|HSMCI_IDR_TXRDY_Msk|macro|HSMCI_IDR_TXRDY_Msk
DECL|HSMCI_IDR_TXRDY_Pos|macro|HSMCI_IDR_TXRDY_Pos
DECL|HSMCI_IDR_TXRDY|macro|HSMCI_IDR_TXRDY
DECL|HSMCI_IDR_Type|typedef|} HSMCI_IDR_Type;
DECL|HSMCI_IDR_UNRE_Msk|macro|HSMCI_IDR_UNRE_Msk
DECL|HSMCI_IDR_UNRE_Pos|macro|HSMCI_IDR_UNRE_Pos
DECL|HSMCI_IDR_UNRE|macro|HSMCI_IDR_UNRE
DECL|HSMCI_IDR_XFRDONE_Msk|macro|HSMCI_IDR_XFRDONE_Msk
DECL|HSMCI_IDR_XFRDONE_Pos|macro|HSMCI_IDR_XFRDONE_Pos
DECL|HSMCI_IDR_XFRDONE|macro|HSMCI_IDR_XFRDONE
DECL|HSMCI_IDR|member|__O HSMCI_IDR_Type HSMCI_IDR; /**< Offset: 0x48 ( /W 32) Interrupt Disable Register */
DECL|HSMCI_IDR|member|__O uint32_t HSMCI_IDR; /**< (HSMCI Offset: 0x48) Interrupt Disable Register */
DECL|HSMCI_IER_ACKRCVE_Msk|macro|HSMCI_IER_ACKRCVE_Msk
DECL|HSMCI_IER_ACKRCVE_Pos|macro|HSMCI_IER_ACKRCVE_Pos
DECL|HSMCI_IER_ACKRCVE|macro|HSMCI_IER_ACKRCVE
DECL|HSMCI_IER_ACKRCV_Msk|macro|HSMCI_IER_ACKRCV_Msk
DECL|HSMCI_IER_ACKRCV_Pos|macro|HSMCI_IER_ACKRCV_Pos
DECL|HSMCI_IER_ACKRCV|macro|HSMCI_IER_ACKRCV
DECL|HSMCI_IER_BLKE_Msk|macro|HSMCI_IER_BLKE_Msk
DECL|HSMCI_IER_BLKE_Pos|macro|HSMCI_IER_BLKE_Pos
DECL|HSMCI_IER_BLKE|macro|HSMCI_IER_BLKE
DECL|HSMCI_IER_BLKOVRE_Msk|macro|HSMCI_IER_BLKOVRE_Msk
DECL|HSMCI_IER_BLKOVRE_Pos|macro|HSMCI_IER_BLKOVRE_Pos
DECL|HSMCI_IER_BLKOVRE|macro|HSMCI_IER_BLKOVRE
DECL|HSMCI_IER_CMDRDY_Msk|macro|HSMCI_IER_CMDRDY_Msk
DECL|HSMCI_IER_CMDRDY_Pos|macro|HSMCI_IER_CMDRDY_Pos
DECL|HSMCI_IER_CMDRDY|macro|HSMCI_IER_CMDRDY
DECL|HSMCI_IER_CSRCV_Msk|macro|HSMCI_IER_CSRCV_Msk
DECL|HSMCI_IER_CSRCV_Pos|macro|HSMCI_IER_CSRCV_Pos
DECL|HSMCI_IER_CSRCV|macro|HSMCI_IER_CSRCV
DECL|HSMCI_IER_CSTOE_Msk|macro|HSMCI_IER_CSTOE_Msk
DECL|HSMCI_IER_CSTOE_Pos|macro|HSMCI_IER_CSTOE_Pos
DECL|HSMCI_IER_CSTOE|macro|HSMCI_IER_CSTOE
DECL|HSMCI_IER_DCRCE_Msk|macro|HSMCI_IER_DCRCE_Msk
DECL|HSMCI_IER_DCRCE_Pos|macro|HSMCI_IER_DCRCE_Pos
DECL|HSMCI_IER_DCRCE|macro|HSMCI_IER_DCRCE
DECL|HSMCI_IER_DTIP_Msk|macro|HSMCI_IER_DTIP_Msk
DECL|HSMCI_IER_DTIP_Pos|macro|HSMCI_IER_DTIP_Pos
DECL|HSMCI_IER_DTIP|macro|HSMCI_IER_DTIP
DECL|HSMCI_IER_DTOE_Msk|macro|HSMCI_IER_DTOE_Msk
DECL|HSMCI_IER_DTOE_Pos|macro|HSMCI_IER_DTOE_Pos
DECL|HSMCI_IER_DTOE|macro|HSMCI_IER_DTOE
DECL|HSMCI_IER_FIFOEMPTY_Msk|macro|HSMCI_IER_FIFOEMPTY_Msk
DECL|HSMCI_IER_FIFOEMPTY_Pos|macro|HSMCI_IER_FIFOEMPTY_Pos
DECL|HSMCI_IER_FIFOEMPTY|macro|HSMCI_IER_FIFOEMPTY
DECL|HSMCI_IER_MASK|macro|HSMCI_IER_MASK
DECL|HSMCI_IER_Msk|macro|HSMCI_IER_Msk
DECL|HSMCI_IER_NOTBUSY_Msk|macro|HSMCI_IER_NOTBUSY_Msk
DECL|HSMCI_IER_NOTBUSY_Pos|macro|HSMCI_IER_NOTBUSY_Pos
DECL|HSMCI_IER_NOTBUSY|macro|HSMCI_IER_NOTBUSY
DECL|HSMCI_IER_OFFSET|macro|HSMCI_IER_OFFSET
DECL|HSMCI_IER_OVRE_Msk|macro|HSMCI_IER_OVRE_Msk
DECL|HSMCI_IER_OVRE_Pos|macro|HSMCI_IER_OVRE_Pos
DECL|HSMCI_IER_OVRE|macro|HSMCI_IER_OVRE
DECL|HSMCI_IER_RCRCE_Msk|macro|HSMCI_IER_RCRCE_Msk
DECL|HSMCI_IER_RCRCE_Pos|macro|HSMCI_IER_RCRCE_Pos
DECL|HSMCI_IER_RCRCE|macro|HSMCI_IER_RCRCE
DECL|HSMCI_IER_RDIRE_Msk|macro|HSMCI_IER_RDIRE_Msk
DECL|HSMCI_IER_RDIRE_Pos|macro|HSMCI_IER_RDIRE_Pos
DECL|HSMCI_IER_RDIRE|macro|HSMCI_IER_RDIRE
DECL|HSMCI_IER_RENDE_Msk|macro|HSMCI_IER_RENDE_Msk
DECL|HSMCI_IER_RENDE_Pos|macro|HSMCI_IER_RENDE_Pos
DECL|HSMCI_IER_RENDE|macro|HSMCI_IER_RENDE
DECL|HSMCI_IER_RINDE_Msk|macro|HSMCI_IER_RINDE_Msk
DECL|HSMCI_IER_RINDE_Pos|macro|HSMCI_IER_RINDE_Pos
DECL|HSMCI_IER_RINDE|macro|HSMCI_IER_RINDE
DECL|HSMCI_IER_RTOE_Msk|macro|HSMCI_IER_RTOE_Msk
DECL|HSMCI_IER_RTOE_Pos|macro|HSMCI_IER_RTOE_Pos
DECL|HSMCI_IER_RTOE|macro|HSMCI_IER_RTOE
DECL|HSMCI_IER_RXRDY_Msk|macro|HSMCI_IER_RXRDY_Msk
DECL|HSMCI_IER_RXRDY_Pos|macro|HSMCI_IER_RXRDY_Pos
DECL|HSMCI_IER_RXRDY|macro|HSMCI_IER_RXRDY
DECL|HSMCI_IER_SDIOIRQA_Msk|macro|HSMCI_IER_SDIOIRQA_Msk
DECL|HSMCI_IER_SDIOIRQA_Pos|macro|HSMCI_IER_SDIOIRQA_Pos
DECL|HSMCI_IER_SDIOIRQA|macro|HSMCI_IER_SDIOIRQA
DECL|HSMCI_IER_SDIOWAIT_Msk|macro|HSMCI_IER_SDIOWAIT_Msk
DECL|HSMCI_IER_SDIOWAIT_Pos|macro|HSMCI_IER_SDIOWAIT_Pos
DECL|HSMCI_IER_SDIOWAIT|macro|HSMCI_IER_SDIOWAIT
DECL|HSMCI_IER_TXRDY_Msk|macro|HSMCI_IER_TXRDY_Msk
DECL|HSMCI_IER_TXRDY_Pos|macro|HSMCI_IER_TXRDY_Pos
DECL|HSMCI_IER_TXRDY|macro|HSMCI_IER_TXRDY
DECL|HSMCI_IER_Type|typedef|} HSMCI_IER_Type;
DECL|HSMCI_IER_UNRE_Msk|macro|HSMCI_IER_UNRE_Msk
DECL|HSMCI_IER_UNRE_Pos|macro|HSMCI_IER_UNRE_Pos
DECL|HSMCI_IER_UNRE|macro|HSMCI_IER_UNRE
DECL|HSMCI_IER_XFRDONE_Msk|macro|HSMCI_IER_XFRDONE_Msk
DECL|HSMCI_IER_XFRDONE_Pos|macro|HSMCI_IER_XFRDONE_Pos
DECL|HSMCI_IER_XFRDONE|macro|HSMCI_IER_XFRDONE
DECL|HSMCI_IER|member|__O HSMCI_IER_Type HSMCI_IER; /**< Offset: 0x44 ( /W 32) Interrupt Enable Register */
DECL|HSMCI_IER|member|__O uint32_t HSMCI_IER; /**< (HSMCI Offset: 0x44) Interrupt Enable Register */
DECL|HSMCI_IMR_ACKRCVE_Msk|macro|HSMCI_IMR_ACKRCVE_Msk
DECL|HSMCI_IMR_ACKRCVE_Pos|macro|HSMCI_IMR_ACKRCVE_Pos
DECL|HSMCI_IMR_ACKRCVE|macro|HSMCI_IMR_ACKRCVE
DECL|HSMCI_IMR_ACKRCV_Msk|macro|HSMCI_IMR_ACKRCV_Msk
DECL|HSMCI_IMR_ACKRCV_Pos|macro|HSMCI_IMR_ACKRCV_Pos
DECL|HSMCI_IMR_ACKRCV|macro|HSMCI_IMR_ACKRCV
DECL|HSMCI_IMR_BLKE_Msk|macro|HSMCI_IMR_BLKE_Msk
DECL|HSMCI_IMR_BLKE_Pos|macro|HSMCI_IMR_BLKE_Pos
DECL|HSMCI_IMR_BLKE|macro|HSMCI_IMR_BLKE
DECL|HSMCI_IMR_BLKOVRE_Msk|macro|HSMCI_IMR_BLKOVRE_Msk
DECL|HSMCI_IMR_BLKOVRE_Pos|macro|HSMCI_IMR_BLKOVRE_Pos
DECL|HSMCI_IMR_BLKOVRE|macro|HSMCI_IMR_BLKOVRE
DECL|HSMCI_IMR_CMDRDY_Msk|macro|HSMCI_IMR_CMDRDY_Msk
DECL|HSMCI_IMR_CMDRDY_Pos|macro|HSMCI_IMR_CMDRDY_Pos
DECL|HSMCI_IMR_CMDRDY|macro|HSMCI_IMR_CMDRDY
DECL|HSMCI_IMR_CSRCV_Msk|macro|HSMCI_IMR_CSRCV_Msk
DECL|HSMCI_IMR_CSRCV_Pos|macro|HSMCI_IMR_CSRCV_Pos
DECL|HSMCI_IMR_CSRCV|macro|HSMCI_IMR_CSRCV
DECL|HSMCI_IMR_CSTOE_Msk|macro|HSMCI_IMR_CSTOE_Msk
DECL|HSMCI_IMR_CSTOE_Pos|macro|HSMCI_IMR_CSTOE_Pos
DECL|HSMCI_IMR_CSTOE|macro|HSMCI_IMR_CSTOE
DECL|HSMCI_IMR_DCRCE_Msk|macro|HSMCI_IMR_DCRCE_Msk
DECL|HSMCI_IMR_DCRCE_Pos|macro|HSMCI_IMR_DCRCE_Pos
DECL|HSMCI_IMR_DCRCE|macro|HSMCI_IMR_DCRCE
DECL|HSMCI_IMR_DTIP_Msk|macro|HSMCI_IMR_DTIP_Msk
DECL|HSMCI_IMR_DTIP_Pos|macro|HSMCI_IMR_DTIP_Pos
DECL|HSMCI_IMR_DTIP|macro|HSMCI_IMR_DTIP
DECL|HSMCI_IMR_DTOE_Msk|macro|HSMCI_IMR_DTOE_Msk
DECL|HSMCI_IMR_DTOE_Pos|macro|HSMCI_IMR_DTOE_Pos
DECL|HSMCI_IMR_DTOE|macro|HSMCI_IMR_DTOE
DECL|HSMCI_IMR_FIFOEMPTY_Msk|macro|HSMCI_IMR_FIFOEMPTY_Msk
DECL|HSMCI_IMR_FIFOEMPTY_Pos|macro|HSMCI_IMR_FIFOEMPTY_Pos
DECL|HSMCI_IMR_FIFOEMPTY|macro|HSMCI_IMR_FIFOEMPTY
DECL|HSMCI_IMR_MASK|macro|HSMCI_IMR_MASK
DECL|HSMCI_IMR_Msk|macro|HSMCI_IMR_Msk
DECL|HSMCI_IMR_NOTBUSY_Msk|macro|HSMCI_IMR_NOTBUSY_Msk
DECL|HSMCI_IMR_NOTBUSY_Pos|macro|HSMCI_IMR_NOTBUSY_Pos
DECL|HSMCI_IMR_NOTBUSY|macro|HSMCI_IMR_NOTBUSY
DECL|HSMCI_IMR_OFFSET|macro|HSMCI_IMR_OFFSET
DECL|HSMCI_IMR_OVRE_Msk|macro|HSMCI_IMR_OVRE_Msk
DECL|HSMCI_IMR_OVRE_Pos|macro|HSMCI_IMR_OVRE_Pos
DECL|HSMCI_IMR_OVRE|macro|HSMCI_IMR_OVRE
DECL|HSMCI_IMR_RCRCE_Msk|macro|HSMCI_IMR_RCRCE_Msk
DECL|HSMCI_IMR_RCRCE_Pos|macro|HSMCI_IMR_RCRCE_Pos
DECL|HSMCI_IMR_RCRCE|macro|HSMCI_IMR_RCRCE
DECL|HSMCI_IMR_RDIRE_Msk|macro|HSMCI_IMR_RDIRE_Msk
DECL|HSMCI_IMR_RDIRE_Pos|macro|HSMCI_IMR_RDIRE_Pos
DECL|HSMCI_IMR_RDIRE|macro|HSMCI_IMR_RDIRE
DECL|HSMCI_IMR_RENDE_Msk|macro|HSMCI_IMR_RENDE_Msk
DECL|HSMCI_IMR_RENDE_Pos|macro|HSMCI_IMR_RENDE_Pos
DECL|HSMCI_IMR_RENDE|macro|HSMCI_IMR_RENDE
DECL|HSMCI_IMR_RINDE_Msk|macro|HSMCI_IMR_RINDE_Msk
DECL|HSMCI_IMR_RINDE_Pos|macro|HSMCI_IMR_RINDE_Pos
DECL|HSMCI_IMR_RINDE|macro|HSMCI_IMR_RINDE
DECL|HSMCI_IMR_RTOE_Msk|macro|HSMCI_IMR_RTOE_Msk
DECL|HSMCI_IMR_RTOE_Pos|macro|HSMCI_IMR_RTOE_Pos
DECL|HSMCI_IMR_RTOE|macro|HSMCI_IMR_RTOE
DECL|HSMCI_IMR_RXRDY_Msk|macro|HSMCI_IMR_RXRDY_Msk
DECL|HSMCI_IMR_RXRDY_Pos|macro|HSMCI_IMR_RXRDY_Pos
DECL|HSMCI_IMR_RXRDY|macro|HSMCI_IMR_RXRDY
DECL|HSMCI_IMR_SDIOIRQA_Msk|macro|HSMCI_IMR_SDIOIRQA_Msk
DECL|HSMCI_IMR_SDIOIRQA_Pos|macro|HSMCI_IMR_SDIOIRQA_Pos
DECL|HSMCI_IMR_SDIOIRQA|macro|HSMCI_IMR_SDIOIRQA
DECL|HSMCI_IMR_SDIOWAIT_Msk|macro|HSMCI_IMR_SDIOWAIT_Msk
DECL|HSMCI_IMR_SDIOWAIT_Pos|macro|HSMCI_IMR_SDIOWAIT_Pos
DECL|HSMCI_IMR_SDIOWAIT|macro|HSMCI_IMR_SDIOWAIT
DECL|HSMCI_IMR_TXRDY_Msk|macro|HSMCI_IMR_TXRDY_Msk
DECL|HSMCI_IMR_TXRDY_Pos|macro|HSMCI_IMR_TXRDY_Pos
DECL|HSMCI_IMR_TXRDY|macro|HSMCI_IMR_TXRDY
DECL|HSMCI_IMR_Type|typedef|} HSMCI_IMR_Type;
DECL|HSMCI_IMR_UNRE_Msk|macro|HSMCI_IMR_UNRE_Msk
DECL|HSMCI_IMR_UNRE_Pos|macro|HSMCI_IMR_UNRE_Pos
DECL|HSMCI_IMR_UNRE|macro|HSMCI_IMR_UNRE
DECL|HSMCI_IMR_XFRDONE_Msk|macro|HSMCI_IMR_XFRDONE_Msk
DECL|HSMCI_IMR_XFRDONE_Pos|macro|HSMCI_IMR_XFRDONE_Pos
DECL|HSMCI_IMR_XFRDONE|macro|HSMCI_IMR_XFRDONE
DECL|HSMCI_IMR|member|__I HSMCI_IMR_Type HSMCI_IMR; /**< Offset: 0x4C (R/ 32) Interrupt Mask Register */
DECL|HSMCI_IMR|member|__I uint32_t HSMCI_IMR; /**< (HSMCI Offset: 0x4C) Interrupt Mask Register */
DECL|HSMCI_MR_CLKDIV_Msk|macro|HSMCI_MR_CLKDIV_Msk
DECL|HSMCI_MR_CLKDIV_Pos|macro|HSMCI_MR_CLKDIV_Pos
DECL|HSMCI_MR_CLKDIV|macro|HSMCI_MR_CLKDIV
DECL|HSMCI_MR_CLKODD_Msk|macro|HSMCI_MR_CLKODD_Msk
DECL|HSMCI_MR_CLKODD_Pos|macro|HSMCI_MR_CLKODD_Pos
DECL|HSMCI_MR_CLKODD|macro|HSMCI_MR_CLKODD
DECL|HSMCI_MR_FBYTE_Msk|macro|HSMCI_MR_FBYTE_Msk
DECL|HSMCI_MR_FBYTE_Pos|macro|HSMCI_MR_FBYTE_Pos
DECL|HSMCI_MR_FBYTE|macro|HSMCI_MR_FBYTE
DECL|HSMCI_MR_MASK|macro|HSMCI_MR_MASK
DECL|HSMCI_MR_Msk|macro|HSMCI_MR_Msk
DECL|HSMCI_MR_OFFSET|macro|HSMCI_MR_OFFSET
DECL|HSMCI_MR_PADV_Msk|macro|HSMCI_MR_PADV_Msk
DECL|HSMCI_MR_PADV_Pos|macro|HSMCI_MR_PADV_Pos
DECL|HSMCI_MR_PADV|macro|HSMCI_MR_PADV
DECL|HSMCI_MR_PWSDIV_Msk|macro|HSMCI_MR_PWSDIV_Msk
DECL|HSMCI_MR_PWSDIV_Pos|macro|HSMCI_MR_PWSDIV_Pos
DECL|HSMCI_MR_PWSDIV|macro|HSMCI_MR_PWSDIV
DECL|HSMCI_MR_RDPROOF_Msk|macro|HSMCI_MR_RDPROOF_Msk
DECL|HSMCI_MR_RDPROOF_Pos|macro|HSMCI_MR_RDPROOF_Pos
DECL|HSMCI_MR_RDPROOF|macro|HSMCI_MR_RDPROOF
DECL|HSMCI_MR_Type|typedef|} HSMCI_MR_Type;
DECL|HSMCI_MR_WRPROOF_Msk|macro|HSMCI_MR_WRPROOF_Msk
DECL|HSMCI_MR_WRPROOF_Pos|macro|HSMCI_MR_WRPROOF_Pos
DECL|HSMCI_MR_WRPROOF|macro|HSMCI_MR_WRPROOF
DECL|HSMCI_MR|member|__IO HSMCI_MR_Type HSMCI_MR; /**< Offset: 0x04 (R/W 32) Mode Register */
DECL|HSMCI_MR|member|__IO uint32_t HSMCI_MR; /**< (HSMCI Offset: 0x04) Mode Register */
DECL|HSMCI_RDR_DATA_Msk|macro|HSMCI_RDR_DATA_Msk
DECL|HSMCI_RDR_DATA_Pos|macro|HSMCI_RDR_DATA_Pos
DECL|HSMCI_RDR_DATA|macro|HSMCI_RDR_DATA
DECL|HSMCI_RDR_MASK|macro|HSMCI_RDR_MASK
DECL|HSMCI_RDR_Msk|macro|HSMCI_RDR_Msk
DECL|HSMCI_RDR_OFFSET|macro|HSMCI_RDR_OFFSET
DECL|HSMCI_RDR_Type|typedef|} HSMCI_RDR_Type;
DECL|HSMCI_RDR|member|__I HSMCI_RDR_Type HSMCI_RDR; /**< Offset: 0x30 (R/ 32) Receive Data Register */
DECL|HSMCI_RDR|member|__I uint32_t HSMCI_RDR; /**< (HSMCI Offset: 0x30) Receive Data Register */
DECL|HSMCI_RSPR_MASK|macro|HSMCI_RSPR_MASK
DECL|HSMCI_RSPR_Msk|macro|HSMCI_RSPR_Msk
DECL|HSMCI_RSPR_OFFSET|macro|HSMCI_RSPR_OFFSET
DECL|HSMCI_RSPR_RSP_Msk|macro|HSMCI_RSPR_RSP_Msk
DECL|HSMCI_RSPR_RSP_Pos|macro|HSMCI_RSPR_RSP_Pos
DECL|HSMCI_RSPR_RSP|macro|HSMCI_RSPR_RSP
DECL|HSMCI_RSPR_Type|typedef|} HSMCI_RSPR_Type;
DECL|HSMCI_RSPR|member|__I HSMCI_RSPR_Type HSMCI_RSPR[4]; /**< Offset: 0x20 (R/ 32) Response Register 0 */
DECL|HSMCI_RSPR|member|__I uint32_t HSMCI_RSPR[4]; /**< (HSMCI Offset: 0x20) Response Register 0 */
DECL|HSMCI_SDCR_MASK|macro|HSMCI_SDCR_MASK
DECL|HSMCI_SDCR_Msk|macro|HSMCI_SDCR_Msk
DECL|HSMCI_SDCR_OFFSET|macro|HSMCI_SDCR_OFFSET
DECL|HSMCI_SDCR_SDCBUS_1_Val|macro|HSMCI_SDCR_SDCBUS_1_Val
DECL|HSMCI_SDCR_SDCBUS_1|macro|HSMCI_SDCR_SDCBUS_1
DECL|HSMCI_SDCR_SDCBUS_4_Val|macro|HSMCI_SDCR_SDCBUS_4_Val
DECL|HSMCI_SDCR_SDCBUS_4|macro|HSMCI_SDCR_SDCBUS_4
DECL|HSMCI_SDCR_SDCBUS_8_Val|macro|HSMCI_SDCR_SDCBUS_8_Val
DECL|HSMCI_SDCR_SDCBUS_8|macro|HSMCI_SDCR_SDCBUS_8
DECL|HSMCI_SDCR_SDCBUS_Msk|macro|HSMCI_SDCR_SDCBUS_Msk
DECL|HSMCI_SDCR_SDCBUS_Pos|macro|HSMCI_SDCR_SDCBUS_Pos
DECL|HSMCI_SDCR_SDCBUS|macro|HSMCI_SDCR_SDCBUS
DECL|HSMCI_SDCR_SDCSEL_Msk|macro|HSMCI_SDCR_SDCSEL_Msk
DECL|HSMCI_SDCR_SDCSEL_Pos|macro|HSMCI_SDCR_SDCSEL_Pos
DECL|HSMCI_SDCR_SDCSEL_SLOTA_Val|macro|HSMCI_SDCR_SDCSEL_SLOTA_Val
DECL|HSMCI_SDCR_SDCSEL_SLOTA|macro|HSMCI_SDCR_SDCSEL_SLOTA
DECL|HSMCI_SDCR_SDCSEL|macro|HSMCI_SDCR_SDCSEL
DECL|HSMCI_SDCR_Type|typedef|} HSMCI_SDCR_Type;
DECL|HSMCI_SDCR|member|__IO HSMCI_SDCR_Type HSMCI_SDCR; /**< Offset: 0x0C (R/W 32) SD/SDIO Card Register */
DECL|HSMCI_SDCR|member|__IO uint32_t HSMCI_SDCR; /**< (HSMCI Offset: 0x0C) SD/SDIO Card Register */
DECL|HSMCI_SR_ACKRCVE_Msk|macro|HSMCI_SR_ACKRCVE_Msk
DECL|HSMCI_SR_ACKRCVE_Pos|macro|HSMCI_SR_ACKRCVE_Pos
DECL|HSMCI_SR_ACKRCVE|macro|HSMCI_SR_ACKRCVE
DECL|HSMCI_SR_ACKRCV_Msk|macro|HSMCI_SR_ACKRCV_Msk
DECL|HSMCI_SR_ACKRCV_Pos|macro|HSMCI_SR_ACKRCV_Pos
DECL|HSMCI_SR_ACKRCV|macro|HSMCI_SR_ACKRCV
DECL|HSMCI_SR_BLKE_Msk|macro|HSMCI_SR_BLKE_Msk
DECL|HSMCI_SR_BLKE_Pos|macro|HSMCI_SR_BLKE_Pos
DECL|HSMCI_SR_BLKE|macro|HSMCI_SR_BLKE
DECL|HSMCI_SR_BLKOVRE_Msk|macro|HSMCI_SR_BLKOVRE_Msk
DECL|HSMCI_SR_BLKOVRE_Pos|macro|HSMCI_SR_BLKOVRE_Pos
DECL|HSMCI_SR_BLKOVRE|macro|HSMCI_SR_BLKOVRE
DECL|HSMCI_SR_CMDRDY_Msk|macro|HSMCI_SR_CMDRDY_Msk
DECL|HSMCI_SR_CMDRDY_Pos|macro|HSMCI_SR_CMDRDY_Pos
DECL|HSMCI_SR_CMDRDY|macro|HSMCI_SR_CMDRDY
DECL|HSMCI_SR_CSRCV_Msk|macro|HSMCI_SR_CSRCV_Msk
DECL|HSMCI_SR_CSRCV_Pos|macro|HSMCI_SR_CSRCV_Pos
DECL|HSMCI_SR_CSRCV|macro|HSMCI_SR_CSRCV
DECL|HSMCI_SR_CSTOE_Msk|macro|HSMCI_SR_CSTOE_Msk
DECL|HSMCI_SR_CSTOE_Pos|macro|HSMCI_SR_CSTOE_Pos
DECL|HSMCI_SR_CSTOE|macro|HSMCI_SR_CSTOE
DECL|HSMCI_SR_DCRCE_Msk|macro|HSMCI_SR_DCRCE_Msk
DECL|HSMCI_SR_DCRCE_Pos|macro|HSMCI_SR_DCRCE_Pos
DECL|HSMCI_SR_DCRCE|macro|HSMCI_SR_DCRCE
DECL|HSMCI_SR_DTIP_Msk|macro|HSMCI_SR_DTIP_Msk
DECL|HSMCI_SR_DTIP_Pos|macro|HSMCI_SR_DTIP_Pos
DECL|HSMCI_SR_DTIP|macro|HSMCI_SR_DTIP
DECL|HSMCI_SR_DTOE_Msk|macro|HSMCI_SR_DTOE_Msk
DECL|HSMCI_SR_DTOE_Pos|macro|HSMCI_SR_DTOE_Pos
DECL|HSMCI_SR_DTOE|macro|HSMCI_SR_DTOE
DECL|HSMCI_SR_FIFOEMPTY_Msk|macro|HSMCI_SR_FIFOEMPTY_Msk
DECL|HSMCI_SR_FIFOEMPTY_Pos|macro|HSMCI_SR_FIFOEMPTY_Pos
DECL|HSMCI_SR_FIFOEMPTY|macro|HSMCI_SR_FIFOEMPTY
DECL|HSMCI_SR_MASK|macro|HSMCI_SR_MASK
DECL|HSMCI_SR_Msk|macro|HSMCI_SR_Msk
DECL|HSMCI_SR_NOTBUSY_Msk|macro|HSMCI_SR_NOTBUSY_Msk
DECL|HSMCI_SR_NOTBUSY_Pos|macro|HSMCI_SR_NOTBUSY_Pos
DECL|HSMCI_SR_NOTBUSY|macro|HSMCI_SR_NOTBUSY
DECL|HSMCI_SR_OFFSET|macro|HSMCI_SR_OFFSET
DECL|HSMCI_SR_OVRE_Msk|macro|HSMCI_SR_OVRE_Msk
DECL|HSMCI_SR_OVRE_Pos|macro|HSMCI_SR_OVRE_Pos
DECL|HSMCI_SR_OVRE|macro|HSMCI_SR_OVRE
DECL|HSMCI_SR_RCRCE_Msk|macro|HSMCI_SR_RCRCE_Msk
DECL|HSMCI_SR_RCRCE_Pos|macro|HSMCI_SR_RCRCE_Pos
DECL|HSMCI_SR_RCRCE|macro|HSMCI_SR_RCRCE
DECL|HSMCI_SR_RDIRE_Msk|macro|HSMCI_SR_RDIRE_Msk
DECL|HSMCI_SR_RDIRE_Pos|macro|HSMCI_SR_RDIRE_Pos
DECL|HSMCI_SR_RDIRE|macro|HSMCI_SR_RDIRE
DECL|HSMCI_SR_RENDE_Msk|macro|HSMCI_SR_RENDE_Msk
DECL|HSMCI_SR_RENDE_Pos|macro|HSMCI_SR_RENDE_Pos
DECL|HSMCI_SR_RENDE|macro|HSMCI_SR_RENDE
DECL|HSMCI_SR_RINDE_Msk|macro|HSMCI_SR_RINDE_Msk
DECL|HSMCI_SR_RINDE_Pos|macro|HSMCI_SR_RINDE_Pos
DECL|HSMCI_SR_RINDE|macro|HSMCI_SR_RINDE
DECL|HSMCI_SR_RTOE_Msk|macro|HSMCI_SR_RTOE_Msk
DECL|HSMCI_SR_RTOE_Pos|macro|HSMCI_SR_RTOE_Pos
DECL|HSMCI_SR_RTOE|macro|HSMCI_SR_RTOE
DECL|HSMCI_SR_RXRDY_Msk|macro|HSMCI_SR_RXRDY_Msk
DECL|HSMCI_SR_RXRDY_Pos|macro|HSMCI_SR_RXRDY_Pos
DECL|HSMCI_SR_RXRDY|macro|HSMCI_SR_RXRDY
DECL|HSMCI_SR_SDIOIRQA_Msk|macro|HSMCI_SR_SDIOIRQA_Msk
DECL|HSMCI_SR_SDIOIRQA_Pos|macro|HSMCI_SR_SDIOIRQA_Pos
DECL|HSMCI_SR_SDIOIRQA|macro|HSMCI_SR_SDIOIRQA
DECL|HSMCI_SR_SDIOWAIT_Msk|macro|HSMCI_SR_SDIOWAIT_Msk
DECL|HSMCI_SR_SDIOWAIT_Pos|macro|HSMCI_SR_SDIOWAIT_Pos
DECL|HSMCI_SR_SDIOWAIT|macro|HSMCI_SR_SDIOWAIT
DECL|HSMCI_SR_TXRDY_Msk|macro|HSMCI_SR_TXRDY_Msk
DECL|HSMCI_SR_TXRDY_Pos|macro|HSMCI_SR_TXRDY_Pos
DECL|HSMCI_SR_TXRDY|macro|HSMCI_SR_TXRDY
DECL|HSMCI_SR_Type|typedef|} HSMCI_SR_Type;
DECL|HSMCI_SR_UNRE_Msk|macro|HSMCI_SR_UNRE_Msk
DECL|HSMCI_SR_UNRE_Pos|macro|HSMCI_SR_UNRE_Pos
DECL|HSMCI_SR_UNRE|macro|HSMCI_SR_UNRE
DECL|HSMCI_SR_XFRDONE_Msk|macro|HSMCI_SR_XFRDONE_Msk
DECL|HSMCI_SR_XFRDONE_Pos|macro|HSMCI_SR_XFRDONE_Pos
DECL|HSMCI_SR_XFRDONE|macro|HSMCI_SR_XFRDONE
DECL|HSMCI_SR|member|__I HSMCI_SR_Type HSMCI_SR; /**< Offset: 0x40 (R/ 32) Status Register */
DECL|HSMCI_SR|member|__I uint32_t HSMCI_SR; /**< (HSMCI Offset: 0x40) Status Register */
DECL|HSMCI_TDR_DATA_Msk|macro|HSMCI_TDR_DATA_Msk
DECL|HSMCI_TDR_DATA_Pos|macro|HSMCI_TDR_DATA_Pos
DECL|HSMCI_TDR_DATA|macro|HSMCI_TDR_DATA
DECL|HSMCI_TDR_MASK|macro|HSMCI_TDR_MASK
DECL|HSMCI_TDR_Msk|macro|HSMCI_TDR_Msk
DECL|HSMCI_TDR_OFFSET|macro|HSMCI_TDR_OFFSET
DECL|HSMCI_TDR_Type|typedef|} HSMCI_TDR_Type;
DECL|HSMCI_TDR|member|__O HSMCI_TDR_Type HSMCI_TDR; /**< Offset: 0x34 ( /W 32) Transmit Data Register */
DECL|HSMCI_TDR|member|__O uint32_t HSMCI_TDR; /**< (HSMCI Offset: 0x34) Transmit Data Register */
DECL|HSMCI_WPMR_MASK|macro|HSMCI_WPMR_MASK
DECL|HSMCI_WPMR_Msk|macro|HSMCI_WPMR_Msk
DECL|HSMCI_WPMR_OFFSET|macro|HSMCI_WPMR_OFFSET
DECL|HSMCI_WPMR_Type|typedef|} HSMCI_WPMR_Type;
DECL|HSMCI_WPMR_WPEN_Msk|macro|HSMCI_WPMR_WPEN_Msk
DECL|HSMCI_WPMR_WPEN_Pos|macro|HSMCI_WPMR_WPEN_Pos
DECL|HSMCI_WPMR_WPEN|macro|HSMCI_WPMR_WPEN
DECL|HSMCI_WPMR_WPKEY_Msk|macro|HSMCI_WPMR_WPKEY_Msk
DECL|HSMCI_WPMR_WPKEY_PASSWD_Val|macro|HSMCI_WPMR_WPKEY_PASSWD_Val
DECL|HSMCI_WPMR_WPKEY_PASSWD|macro|HSMCI_WPMR_WPKEY_PASSWD
DECL|HSMCI_WPMR_WPKEY_Pos|macro|HSMCI_WPMR_WPKEY_Pos
DECL|HSMCI_WPMR_WPKEY|macro|HSMCI_WPMR_WPKEY
DECL|HSMCI_WPMR|member|__IO HSMCI_WPMR_Type HSMCI_WPMR; /**< Offset: 0xE4 (R/W 32) Write Protection Mode Register */
DECL|HSMCI_WPMR|member|__IO uint32_t HSMCI_WPMR; /**< (HSMCI Offset: 0xE4) Write Protection Mode Register */
DECL|HSMCI_WPSR_MASK|macro|HSMCI_WPSR_MASK
DECL|HSMCI_WPSR_Msk|macro|HSMCI_WPSR_Msk
DECL|HSMCI_WPSR_OFFSET|macro|HSMCI_WPSR_OFFSET
DECL|HSMCI_WPSR_Type|typedef|} HSMCI_WPSR_Type;
DECL|HSMCI_WPSR_WPVSRC_Msk|macro|HSMCI_WPSR_WPVSRC_Msk
DECL|HSMCI_WPSR_WPVSRC_Pos|macro|HSMCI_WPSR_WPVSRC_Pos
DECL|HSMCI_WPSR_WPVSRC|macro|HSMCI_WPSR_WPVSRC
DECL|HSMCI_WPSR_WPVS_Msk|macro|HSMCI_WPSR_WPVS_Msk
DECL|HSMCI_WPSR_WPVS_Pos|macro|HSMCI_WPSR_WPVS_Pos
DECL|HSMCI_WPSR_WPVS|macro|HSMCI_WPSR_WPVS
DECL|HSMCI_WPSR|member|__I HSMCI_WPSR_Type HSMCI_WPSR; /**< Offset: 0xE8 (R/ 32) Write Protection Status Register */
DECL|HSMCI_WPSR|member|__I uint32_t HSMCI_WPSR; /**< (HSMCI Offset: 0xE8) Write Protection Status Register */
DECL|HSMODE|member|uint32_t HSMODE:1; /**< bit: 8 High Speed Mode */
DECL|Hsmci|typedef|} Hsmci;
DECL|Hsmci|typedef|} Hsmci;
DECL|IOSPCMD|member|uint32_t IOSPCMD:2; /**< bit: 24..25 SDIO Special Command */
DECL|LSYNC|member|uint32_t LSYNC:1; /**< bit: 12 Synchronize on the last block */
DECL|MAXLAT|member|uint32_t MAXLAT:1; /**< bit: 12 Max Latency for Command to Response */
DECL|MCIDIS|member|uint32_t MCIDIS:1; /**< bit: 1 Multi-Media Interface Disable */
DECL|MCIEN|member|uint32_t MCIEN:1; /**< bit: 0 Multi-Media Interface Enable */
DECL|NOTBUSY|member|uint32_t NOTBUSY:1; /**< bit: 5 Data Not Busy Interrupt Disable */
DECL|NOTBUSY|member|uint32_t NOTBUSY:1; /**< bit: 5 Data Not Busy Interrupt Enable */
DECL|NOTBUSY|member|uint32_t NOTBUSY:1; /**< bit: 5 Data Not Busy Interrupt Mask */
DECL|NOTBUSY|member|uint32_t NOTBUSY:1; /**< bit: 5 HSMCI Not Busy */
DECL|OPDCMD|member|uint32_t OPDCMD:1; /**< bit: 11 Open Drain Command */
DECL|OVRE|member|uint32_t OVRE:1; /**< bit: 30 Overrun (if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0) */
DECL|OVRE|member|uint32_t OVRE:1; /**< bit: 30 Overrun Interrupt Disable */
DECL|OVRE|member|uint32_t OVRE:1; /**< bit: 30 Overrun Interrupt Enable */
DECL|OVRE|member|uint32_t OVRE:1; /**< bit: 30 Overrun Interrupt Mask */
DECL|PADV|member|uint32_t PADV:1; /**< bit: 14 Padding Value */
DECL|PWSDIS|member|uint32_t PWSDIS:1; /**< bit: 3 Power Save Mode Disable */
DECL|PWSDIV|member|uint32_t PWSDIV:3; /**< bit: 8..10 Power Saving Divider */
DECL|PWSEN|member|uint32_t PWSEN:1; /**< bit: 2 Power Save Mode Enable */
DECL|RCRCE|member|uint32_t RCRCE:1; /**< bit: 18 Response CRC Error (cleared by writing in HSMCI_CMDR) */
DECL|RCRCE|member|uint32_t RCRCE:1; /**< bit: 18 Response CRC Error Interrupt Disable */
DECL|RCRCE|member|uint32_t RCRCE:1; /**< bit: 18 Response CRC Error Interrupt Enable */
DECL|RCRCE|member|uint32_t RCRCE:1; /**< bit: 18 Response CRC Error Interrupt Mask */
DECL|RDIRE|member|uint32_t RDIRE:1; /**< bit: 17 Response Direction Error (cleared by writing in HSMCI_CMDR) */
DECL|RDIRE|member|uint32_t RDIRE:1; /**< bit: 17 Response Direction Error Interrupt Disable */
DECL|RDIRE|member|uint32_t RDIRE:1; /**< bit: 17 Response Direction Error Interrupt Enable */
DECL|RDIRE|member|uint32_t RDIRE:1; /**< bit: 17 Response Direction Error Interrupt Mask */
DECL|RDPROOF|member|uint32_t RDPROOF:1; /**< bit: 11 Read Proof Enable */
DECL|RENDE|member|uint32_t RENDE:1; /**< bit: 19 Response End Bit Error (cleared by writing in HSMCI_CMDR) */
DECL|RENDE|member|uint32_t RENDE:1; /**< bit: 19 Response End Bit Error Interrupt Disable */
DECL|RENDE|member|uint32_t RENDE:1; /**< bit: 19 Response End Bit Error Interrupt Enable */
DECL|RENDE|member|uint32_t RENDE:1; /**< bit: 19 Response End Bit Error Interrupt Mask */
DECL|REV_HSMCI|macro|REV_HSMCI
DECL|RINDE|member|uint32_t RINDE:1; /**< bit: 16 Response Index Error (cleared by writing in HSMCI_CMDR) */
DECL|RINDE|member|uint32_t RINDE:1; /**< bit: 16 Response Index Error Interrupt Disable */
DECL|RINDE|member|uint32_t RINDE:1; /**< bit: 16 Response Index Error Interrupt Enable */
DECL|RINDE|member|uint32_t RINDE:1; /**< bit: 16 Response Index Error Interrupt Mask */
DECL|RSPTYP|member|uint32_t RSPTYP:2; /**< bit: 6..7 Response Type */
DECL|RSP|member|uint32_t RSP:32; /**< bit: 0..31 Response */
DECL|RTOE|member|uint32_t RTOE:1; /**< bit: 20 Response Time-out Error (cleared by writing in HSMCI_CMDR) */
DECL|RTOE|member|uint32_t RTOE:1; /**< bit: 20 Response Time-out Error Interrupt Disable */
DECL|RTOE|member|uint32_t RTOE:1; /**< bit: 20 Response Time-out Error Interrupt Enable */
DECL|RTOE|member|uint32_t RTOE:1; /**< bit: 20 Response Time-out Error Interrupt Mask */
DECL|RXRDY|member|uint32_t RXRDY:1; /**< bit: 1 Receiver Ready (cleared by reading HSMCI_RDR) */
DECL|RXRDY|member|uint32_t RXRDY:1; /**< bit: 1 Receiver Ready Interrupt Disable */
DECL|RXRDY|member|uint32_t RXRDY:1; /**< bit: 1 Receiver Ready Interrupt Enable */
DECL|RXRDY|member|uint32_t RXRDY:1; /**< bit: 1 Receiver Ready Interrupt Mask */
DECL|Reserved1|member|RoReg8 Reserved1[0x8];
DECL|Reserved1|member|__I uint32_t Reserved1[2];
DECL|Reserved2|member|RoReg8 Reserved2[0x8C];
DECL|Reserved2|member|__I uint32_t Reserved2[35];
DECL|Reserved3|member|RoReg8 Reserved3[0x114];
DECL|Reserved3|member|__I uint32_t Reserved3[69];
DECL|SDCBUS|member|uint32_t SDCBUS:2; /**< bit: 6..7 SDCard/SDIO Bus Width */
DECL|SDCSEL|member|uint32_t SDCSEL:2; /**< bit: 0..1 SDCard/SDIO Slot */
DECL|SDIOIRQA|member|uint32_t SDIOIRQA:1; /**< bit: 8 SDIO Interrupt for Slot A (cleared on read) */
DECL|SDIOIRQA|member|uint32_t SDIOIRQA:1; /**< bit: 8 SDIO Interrupt for Slot A Interrupt Disable */
DECL|SDIOIRQA|member|uint32_t SDIOIRQA:1; /**< bit: 8 SDIO Interrupt for Slot A Interrupt Enable */
DECL|SDIOIRQA|member|uint32_t SDIOIRQA:1; /**< bit: 8 SDIO Interrupt for Slot A Interrupt Mask */
DECL|SDIOWAIT|member|uint32_t SDIOWAIT:1; /**< bit: 12 SDIO Read Wait Operation Status */
DECL|SDIOWAIT|member|uint32_t SDIOWAIT:1; /**< bit: 12 SDIO Read Wait Operation Status Interrupt Disable */
DECL|SDIOWAIT|member|uint32_t SDIOWAIT:1; /**< bit: 12 SDIO Read Wait Operation Status Interrupt Enable */
DECL|SDIOWAIT|member|uint32_t SDIOWAIT:1; /**< bit: 12 SDIO Read Wait Operation Status Interrupt Mask */
DECL|SPCMD|member|uint32_t SPCMD:3; /**< bit: 8..10 Special Command */
DECL|SWRST|member|uint32_t SWRST:1; /**< bit: 7 Software Reset */
DECL|TRCMD|member|uint32_t TRCMD:2; /**< bit: 16..17 Transfer Command */
DECL|TRDIR|member|uint32_t TRDIR:1; /**< bit: 18 Transfer Direction */
DECL|TRTYP|member|uint32_t TRTYP:3; /**< bit: 19..21 Transfer Type */
DECL|TXRDY|member|uint32_t TXRDY:1; /**< bit: 2 Transmit Ready (cleared by writing in HSMCI_TDR) */
DECL|TXRDY|member|uint32_t TXRDY:1; /**< bit: 2 Transmit Ready Interrupt Disable */
DECL|TXRDY|member|uint32_t TXRDY:1; /**< bit: 2 Transmit Ready Interrupt Enable */
DECL|TXRDY|member|uint32_t TXRDY:1; /**< bit: 2 Transmit Ready Interrupt Mask */
DECL|UNRE|member|uint32_t UNRE:1; /**< bit: 31 Underrun (if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0) */
DECL|UNRE|member|uint32_t UNRE:1; /**< bit: 31 Underrun Interrupt Disable */
DECL|UNRE|member|uint32_t UNRE:1; /**< bit: 31 Underrun Interrupt Enable */
DECL|UNRE|member|uint32_t UNRE:1; /**< bit: 31 Underrun Interrupt Mask */
DECL|WPEN|member|uint32_t WPEN:1; /**< bit: 0 Write Protect Enable */
DECL|WPKEY|member|uint32_t WPKEY:24; /**< bit: 8..31 Write Protect Key */
DECL|WPVSRC|member|uint32_t WPVSRC:16; /**< bit: 8..23 Write Protection Violation Source */
DECL|WPVS|member|uint32_t WPVS:1; /**< bit: 0 Write Protection Violation Status */
DECL|WRPROOF|member|uint32_t WRPROOF:1; /**< bit: 12 Write Proof Enable */
DECL|XFRDONE|member|uint32_t XFRDONE:1; /**< bit: 27 Transfer Done Interrupt Disable */
DECL|XFRDONE|member|uint32_t XFRDONE:1; /**< bit: 27 Transfer Done Interrupt Mask */
DECL|XFRDONE|member|uint32_t XFRDONE:1; /**< bit: 27 Transfer Done Interrupt enable */
DECL|XFRDONE|member|uint32_t XFRDONE:1; /**< bit: 27 Transfer Done flag */
DECL|_SAME70_HSMCI_COMPONENT_H_|macro|_SAME70_HSMCI_COMPONENT_H_
DECL|_SAME70_HSMCI_COMPONENT_|macro|_SAME70_HSMCI_COMPONENT_
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|uint32_t|member|uint32_t :15; /**< bit: 17..31 Reserved */
DECL|uint32_t|member|uint32_t :19; /**< bit: 13..31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 15 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 25 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 25 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 25 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 25 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :25; /**< bit: 7..31 Reserved */
DECL|uint32_t|member|uint32_t :25; /**< bit: 7..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 22..23 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 6..7 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 6..7 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 6..7 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 6..7 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 1..3 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 13..15 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 4..6 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 5..7 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 9..11 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 9..11 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 9..11 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 9..11 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 9..11 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 0..3 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 2..5 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 28..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 1..7 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 1..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
