<stg><name>Linear_layer_ds2</name>


<trans_list>

<trans id="193" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln396" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="7" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="21" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="26" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="33" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="34" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %v205 = alloca [768 x float], align 16

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %v202_0 = phi i4 [ 0, %0 ], [ %v202, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="v202_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln391 = icmp eq i4 %v202_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln391"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %v202 = add i4 %v202_0, 1

]]></Node>
<StgValue><ssdm name="v202"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln391, label %.preheader3.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader4.preheader:0  %tmp_27 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v202_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="14">
<![CDATA[
.preheader4.preheader:1  %zext_ln393 = zext i14 %tmp_27 to i15

]]></Node>
<StgValue><ssdm name="zext_ln393"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.preheader4.preheader:2  %tmp_28 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v202_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="12">
<![CDATA[
.preheader4.preheader:3  %zext_ln393_1 = zext i12 %tmp_28 to i15

]]></Node>
<StgValue><ssdm name="zext_ln393_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:4  %sub_ln393 = sub i15 %zext_ln393, %zext_ln393_1

]]></Node>
<StgValue><ssdm name="sub_ln393"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader4:0  %v203_0 = phi i10 [ %v203, %1 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="v203_0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:1  %icmp_ln392 = icmp eq i10 %v203_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_353 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:3  %v203 = add i10 %v203_0, 1

]]></Node>
<StgValue><ssdm name="v203"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln392, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="10">
<![CDATA[
:0  %zext_ln393_2 = zext i10 %v203_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln393_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln393 = add i15 %sub_ln393, %zext_ln393_2

]]></Node>
<StgValue><ssdm name="add_ln393"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="15">
<![CDATA[
:2  %sext_ln393 = sext i15 %add_ln393 to i64

]]></Node>
<StgValue><ssdm name="sext_ln393"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v201_addr = getelementptr [9216 x float]* %v201, i64 0, i64 %sext_ln393

]]></Node>
<StgValue><ssdm name="v201_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store float 0.000000e+00, float* %v201_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln393"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3:0  %i11_0 = phi i4 [ %i11, %l_bias_i11_end ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i11_0"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1  %icmp_ln396 = icmp eq i4 %i11_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln396"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_354 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %i11 = add i4 %i11_0, 1

]]></Node>
<StgValue><ssdm name="i11"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln396, label %4, label %l_bias_i11_begin

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_bias_i11_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str47) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln396"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_bias_i11_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str47)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
l_bias_i11_begin:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln426"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j_init5_0 = phi i10 [ 0, %l_bias_i11_begin ], [ %j_init5, %l_j_init5 ]

]]></Node>
<StgValue><ssdm name="j_init5_0"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln398 = icmp eq i10 %j_init5_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln398"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_355 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j_init5 = add i10 %j_init5_0, 1

]]></Node>
<StgValue><ssdm name="j_init5"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln398, label %.preheader2.preheader, label %l_j_init5

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j_init5:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str48) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln398"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j_init5:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str48)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j_init5:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln399"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
l_j_init5:3  %zext_ln400 = zext i10 %j_init5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln400"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_init5:4  %v205_addr = getelementptr inbounds [768 x float]* %v205, i64 0, i64 %zext_ln400

]]></Node>
<StgValue><ssdm name="v205_addr"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
l_j_init5:5  store float 0.000000e+00, float* %v205_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j_init5:6  %empty_356 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str48, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
l_j_init5:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
.preheader2.preheader:0  %tmp_29 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i11_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="16">
<![CDATA[
.preheader2.preheader:1  %zext_ln405 = zext i16 %tmp_29 to i17

]]></Node>
<StgValue><ssdm name="zext_ln405"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader2.preheader:2  %tmp_30 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i11_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="14">
<![CDATA[
.preheader2.preheader:3  %zext_ln405_1 = zext i14 %tmp_30 to i15

]]></Node>
<StgValue><ssdm name="zext_ln405_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="14">
<![CDATA[
.preheader2.preheader:4  %zext_ln405_2 = zext i14 %tmp_30 to i17

]]></Node>
<StgValue><ssdm name="zext_ln405_2"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader2.preheader:5  %sub_ln405 = sub i17 %zext_ln405, %zext_ln405_2

]]></Node>
<StgValue><ssdm name="sub_ln405"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.preheader2.preheader:6  %tmp_31 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i11_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="12">
<![CDATA[
.preheader2.preheader:7  %zext_ln416 = zext i12 %tmp_31 to i15

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader2.preheader:8  %sub_ln416 = sub i15 %zext_ln405_1, %zext_ln416

]]></Node>
<StgValue><ssdm name="sub_ln416"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:9  br label %3

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i22 [ 0, %.preheader2.preheader ], [ %add_ln402, %l_j15 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1  %k5_0 = phi i12 [ 0, %.preheader2.preheader ], [ %select_ln405_1, %l_j15 ]

]]></Node>
<StgValue><ssdm name="k5_0"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:2  %j15_0 = phi i10 [ 0, %.preheader2.preheader ], [ %j15, %l_j15 ]

]]></Node>
<StgValue><ssdm name="j15_0"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:3  %icmp_ln402 = icmp eq i22 %indvar_flatten, -1835008

]]></Node>
<StgValue><ssdm name="icmp_ln402"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:4  %add_ln402 = add i22 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln402"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln402, label %.preheader1.preheader, label %l_j15

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j15:0  %k5 = add i12 %k5_0, 1

]]></Node>
<StgValue><ssdm name="k5"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j15:3  %icmp_ln403 = icmp eq i10 %j15_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln403"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j15:4  %select_ln405 = select i1 %icmp_ln403, i10 0, i10 %j15_0

]]></Node>
<StgValue><ssdm name="select_ln405"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
l_j15:5  %select_ln405_1 = select i1 %icmp_ln403, i12 %k5, i12 %k5_0

]]></Node>
<StgValue><ssdm name="select_ln405_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j15:31  %j15 = add i10 %select_ln405, 1

]]></Node>
<StgValue><ssdm name="j15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="12">
<![CDATA[
l_j15:7  %zext_ln405_4 = zext i12 %select_ln405_1 to i23

]]></Node>
<StgValue><ssdm name="zext_ln405_4"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
l_j15:16  %tmp_32 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %select_ln405, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="22">
<![CDATA[
l_j15:17  %zext_ln406_1 = zext i22 %tmp_32 to i23

]]></Node>
<StgValue><ssdm name="zext_ln406_1"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j15:18  %tmp_33 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %select_ln405, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="23" op_0_bw="20">
<![CDATA[
l_j15:19  %zext_ln406_2 = zext i20 %tmp_33 to i23

]]></Node>
<StgValue><ssdm name="zext_ln406_2"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j15:20  %sub_ln406 = sub i23 %zext_ln406_1, %zext_ln406_2

]]></Node>
<StgValue><ssdm name="sub_ln406"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j15:21  %add_ln406 = add i23 %sub_ln406, %zext_ln405_4

]]></Node>
<StgValue><ssdm name="add_ln406"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="23">
<![CDATA[
l_j15:22  %sext_ln406 = sext i23 %add_ln406 to i64

]]></Node>
<StgValue><ssdm name="sext_ln406"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j15:23  %v199_addr = getelementptr [2359296 x float]* %v199, i64 0, i64 %sext_ln406

]]></Node>
<StgValue><ssdm name="v199_addr"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="22">
<![CDATA[
l_j15:24  %v210 = load float* %v199_addr, align 4

]]></Node>
<StgValue><ssdm name="v210"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="114" st_id="9" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="22">
<![CDATA[
l_j15:24  %v210 = load float* %v199_addr, align 4

]]></Node>
<StgValue><ssdm name="v210"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="12">
<![CDATA[
l_j15:6  %zext_ln405_3 = zext i12 %select_ln405_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln405_3"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_j15:8  %add_ln405 = add i17 %sub_ln405, %zext_ln405_3

]]></Node>
<StgValue><ssdm name="add_ln405"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="17">
<![CDATA[
l_j15:9  %sext_ln405 = sext i17 %add_ln405 to i64

]]></Node>
<StgValue><ssdm name="sext_ln405"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j15:10  %v198_addr = getelementptr [36864 x float]* %v198, i64 0, i64 %sext_ln405

]]></Node>
<StgValue><ssdm name="v198_addr"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="16">
<![CDATA[
l_j15:11  %v198_load = load float* %v198_addr, align 4

]]></Node>
<StgValue><ssdm name="v198_load"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="22">
<![CDATA[
l_j15:24  %v210 = load float* %v199_addr, align 4

]]></Node>
<StgValue><ssdm name="v210"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="121" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="16">
<![CDATA[
l_j15:11  %v198_load = load float* %v198_addr, align 4

]]></Node>
<StgValue><ssdm name="v198_load"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="22">
<![CDATA[
l_j15:24  %v210 = load float* %v199_addr, align 4

]]></Node>
<StgValue><ssdm name="v210"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j15:25  %v211 = fmul float %v198_load, %v210

]]></Node>
<StgValue><ssdm name="v211"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="124" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j15:25  %v211 = fmul float %v198_load, %v210

]]></Node>
<StgValue><ssdm name="v211"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
l_j15:15  %zext_ln406 = zext i10 %select_ln405 to i64

]]></Node>
<StgValue><ssdm name="zext_ln406"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j15:25  %v211 = fmul float %v198_load, %v210

]]></Node>
<StgValue><ssdm name="v211"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j15:26  %v205_addr_2 = getelementptr inbounds [768 x float]* %v205, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="v205_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
l_j15:27  %v212 = load float* %v205_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v212"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j15:25  %v211 = fmul float %v198_load, %v210

]]></Node>
<StgValue><ssdm name="v211"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
l_j15:27  %v212 = load float* %v205_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v212"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="131" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j15:28  %v213 = fadd float %v212, %v211

]]></Node>
<StgValue><ssdm name="v213"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="132" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j15:28  %v213 = fadd float %v212, %v211

]]></Node>
<StgValue><ssdm name="v213"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="133" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j15:28  %v213 = fadd float %v212, %v211

]]></Node>
<StgValue><ssdm name="v213"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="134" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j15:28  %v213 = fadd float %v212, %v211

]]></Node>
<StgValue><ssdm name="v213"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="135" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j15:28  %v213 = fadd float %v212, %v211

]]></Node>
<StgValue><ssdm name="v213"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j15:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @l_S_k_0_k5_l_j15_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j15:2  %empty_357 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2359296, i64 2359296, i64 2359296)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j15:12  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str50) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln403"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j15:13  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str50)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j15:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln404"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
l_j15:29  store float %v213, float* %v205_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j15:30  %empty_358 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str50, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
l_j15:32  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_back5_0 = phi i10 [ %j_back5, %l_j_back5 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j_back5_0"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:1  %icmp_ln413 = icmp eq i10 %j_back5_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln413"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_359 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:3  %j_back5 = add i10 %j_back5_0, 1

]]></Node>
<StgValue><ssdm name="j_back5"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln413, label %.preheader.preheader, label %l_j_back5

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
l_j_back5:3  %zext_ln415 = zext i10 %j_back5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="10">
<![CDATA[
l_j_back5:4  %zext_ln416_1 = zext i10 %j_back5_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln416_1"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j_back5:5  %add_ln416 = add i15 %sub_ln416, %zext_ln416_1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_back5:8  %v205_addr_1 = getelementptr inbounds [768 x float]* %v205, i64 0, i64 %zext_ln415

]]></Node>
<StgValue><ssdm name="v205_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="10">
<![CDATA[
l_j_back5:9  %v215 = load float* %v205_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v215"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="155" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j_back5:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln413"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j_back5:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j_back5:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln414"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="15">
<![CDATA[
l_j_back5:6  %sext_ln416 = sext i15 %add_ln416 to i64

]]></Node>
<StgValue><ssdm name="sext_ln416"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_back5:7  %v201_addr_1 = getelementptr [9216 x float]* %v201, i64 0, i64 %sext_ln416

]]></Node>
<StgValue><ssdm name="v201_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="10">
<![CDATA[
l_j_back5:9  %v215 = load float* %v205_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v215"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
l_j_back5:10  store float %v215, float* %v201_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j_back5:11  %empty_360 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str51, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
l_j_back5:12  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="164" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="165" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader:0  %j16_0 = phi i10 [ %j16, %l_j16 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j16_0"/></StgValue>
</operation>

<operation id="166" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %icmp_ln418 = icmp eq i10 %j16_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln418"/></StgValue>
</operation>

<operation id="167" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_361 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="168" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %j16 = add i10 %j16_0, 1

]]></Node>
<StgValue><ssdm name="j16"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln418, label %l_bias_i11_end, label %l_j16

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>

<operation id="170" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="10">
<![CDATA[
l_j16:3  %zext_ln420 = zext i10 %j16_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln420"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="10">
<![CDATA[
l_j16:4  %zext_ln421 = zext i10 %j16_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln421"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j16:5  %add_ln421 = add i15 %sub_ln416, %zext_ln421

]]></Node>
<StgValue><ssdm name="add_ln421"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="15">
<![CDATA[
l_j16:6  %sext_ln421 = sext i15 %add_ln421 to i64

]]></Node>
<StgValue><ssdm name="sext_ln421"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j16:7  %v201_addr_2 = getelementptr [9216 x float]* %v201, i64 0, i64 %sext_ln421

]]></Node>
<StgValue><ssdm name="v201_addr_2"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j16:8  %v200_addr = getelementptr [768 x float]* %v200, i64 0, i64 %zext_ln420

]]></Node>
<StgValue><ssdm name="v200_addr"/></StgValue>
</operation>

<operation id="176" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
l_j16:9  %v217 = load float* %v200_addr, align 4

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="14">
<![CDATA[
l_j16:10  %v218 = load float* %v201_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v218"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="178" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
l_j16:9  %v217 = load float* %v200_addr, align 4

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>

<operation id="179" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="14">
<![CDATA[
l_j16:10  %v218 = load float* %v201_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v218"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="180" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j16:11  %v219 = fadd float %v218, %v217

]]></Node>
<StgValue><ssdm name="v219"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="181" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j16:11  %v219 = fadd float %v218, %v217

]]></Node>
<StgValue><ssdm name="v219"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="182" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j16:11  %v219 = fadd float %v218, %v217

]]></Node>
<StgValue><ssdm name="v219"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="183" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j16:11  %v219 = fadd float %v218, %v217

]]></Node>
<StgValue><ssdm name="v219"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="184" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j16:11  %v219 = fadd float %v218, %v217

]]></Node>
<StgValue><ssdm name="v219"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="185" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j16:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln418"/></StgValue>
</operation>

<operation id="186" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j16:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str52)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="187" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j16:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln419"/></StgValue>
</operation>

<operation id="188" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
l_j16:12  store float %v219, float* %v201_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln423"/></StgValue>
</operation>

<operation id="189" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j16:13  %empty_362 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str52, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="190" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
l_j16:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="191" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_bias_i11_end:0  %empty_363 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str47, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="192" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
l_bias_i11_end:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
