============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Jul 03 2017  02:34:21 pm
  Module:                 gcm_aes_core
  Technology library:     <suppressed>
  Operating conditions:   <suppressed>
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------
            Category            Number   %   Average Toggle Saving %   
-----------------------------------------------------------------------
 RC Clock Gating Instances        1758  100            54.03           
 Non-RC Clock Gating Instances       0    0            0.00            
-----------------------------------------------------------------------
 RC Gated Flip-flops             41419   98            32.95           
 Non-RC Gated Flip-flops             0    0            0.00            
-----------------------------------------------------------------------
 Total Ungated Flip-flops          711    2              -             
 Enable not found                  212   30              -             
 Register bank width too small     499   70              -             
-----------------------------------------------------------------------
 Total Flip-flops                42130  100              -             
-----------------------------------------------------------------------

