Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Tue Nov 03 17:07:56 2015
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SCOPE_TOP_timing_summary_routed.rpt -rpx SCOPE_TOP_timing_summary_routed.rpx
| Design       : SCOPE_TOP
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[1]/C (HIGH)

 There are 20483 register/latch pins with no clock driven by root clock pin: GEN_CLK_SUBSAMPLE/CLK_DIVIDED_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: diffFirstDigit_reg[3]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: diffSecondDigit_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: diffSecondDigit_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: diffSecondDigit_reg[3]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: diffThirdDigit_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: diffThirdDigit_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: diffThirdDigit_reg[3]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: secondDigit_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: secondDigit_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: secondDigit_reg[3]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: thirdDigit_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: thirdDigit_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: thirdDigit_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30762 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.386      -14.168                      4                  867        0.159        0.000                      0                  867        3.000        0.000                       0                   498  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 0.622        0.000                      0                  707        0.175        0.000                      0                  707        3.000        0.000                       0                   417  
  clk_out1_clk_wiz_0       -3.260       -9.876                      4                  160        0.159        0.000                      0                  160        4.130        0.000                       0                    78  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -5.386      -12.108                      3                    3        0.488        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target2yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 2.045ns (22.143%)  route 7.190ns (77.857%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 13.837 - 10.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.212     4.091    CLK_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.313     4.404 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=122, routed)         0.597     5.002    BTND_DEBOUNCER/currentxPos_reg[0]_rep__15
    SLICE_X28Y71         LUT3 (Prop_lut3_I0_O)        0.212     5.214 r  BTND_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.214    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.517 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2587, routed)        2.508     8.025    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X4Y142         LUT6 (Prop_lut6_I2_O)        0.225     8.250 r  BTNU_DEBOUNCER/currentyPos[6]_i_536/O
                         net (fo=1, routed)           0.000     8.250    BTNU_DEBOUNCER/currentyPos[6]_i_536_n_0
    SLICE_X4Y142         MUXF7 (Prop_muxf7_I1_O)      0.188     8.438 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_245/O
                         net (fo=1, routed)           0.000     8.438    BTNU_DEBOUNCER/currentyPos_reg[6]_i_245_n_0
    SLICE_X4Y142         MUXF8 (Prop_muxf8_I0_O)      0.076     8.514 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_100/O
                         net (fo=1, routed)           0.697     9.211    BTNU_DEBOUNCER/currentyPos_reg[6]_i_100_n_0
    SLICE_X3Y138         LUT6 (Prop_lut6_I1_O)        0.239     9.450 r  BTNU_DEBOUNCER/currentyPos[6]_i_31/O
                         net (fo=1, routed)           0.000     9.450    BTNU_DEBOUNCER/currentyPos[6]_i_31_n_0
    SLICE_X3Y138         MUXF7 (Prop_muxf7_I0_O)      0.163     9.613 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_13/O
                         net (fo=1, routed)           0.998    10.611    BTNU_DEBOUNCER/currentyPos_reg[6]_i_13_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.229    10.840 r  BTNU_DEBOUNCER/currentyPos[6]_i_4/O
                         net (fo=1, routed)           1.011    11.851    BTNU_DEBOUNCER/currentyPos[6]_i_4_n_0
    SLICE_X14Y99         LUT5 (Prop_lut5_I4_O)        0.097    11.948 r  BTNU_DEBOUNCER/currentyPos[6]_i_1/O
                         net (fo=5, routed)           1.379    13.327    DISPLAY_MEM[6]
    SLICE_X30Y70         FDRE                                         r  target2yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.110    13.837    CLK_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  target2yPos_reg[6]/C
                         clock pessimism              0.159    13.996    
                         clock uncertainty           -0.035    13.961    
    SLICE_X30Y70         FDRE (Setup_fdre_C_D)       -0.012    13.949    target2yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                         -13.327    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentyPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 2.045ns (22.272%)  route 7.137ns (77.728%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 13.838 - 10.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.212     4.091    CLK_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.313     4.404 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=122, routed)         0.597     5.002    BTND_DEBOUNCER/currentxPos_reg[0]_rep__15
    SLICE_X28Y71         LUT3 (Prop_lut3_I0_O)        0.212     5.214 r  BTND_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.214    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.517 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2587, routed)        2.508     8.025    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X4Y142         LUT6 (Prop_lut6_I2_O)        0.225     8.250 r  BTNU_DEBOUNCER/currentyPos[6]_i_536/O
                         net (fo=1, routed)           0.000     8.250    BTNU_DEBOUNCER/currentyPos[6]_i_536_n_0
    SLICE_X4Y142         MUXF7 (Prop_muxf7_I1_O)      0.188     8.438 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_245/O
                         net (fo=1, routed)           0.000     8.438    BTNU_DEBOUNCER/currentyPos_reg[6]_i_245_n_0
    SLICE_X4Y142         MUXF8 (Prop_muxf8_I0_O)      0.076     8.514 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_100/O
                         net (fo=1, routed)           0.697     9.211    BTNU_DEBOUNCER/currentyPos_reg[6]_i_100_n_0
    SLICE_X3Y138         LUT6 (Prop_lut6_I1_O)        0.239     9.450 r  BTNU_DEBOUNCER/currentyPos[6]_i_31/O
                         net (fo=1, routed)           0.000     9.450    BTNU_DEBOUNCER/currentyPos[6]_i_31_n_0
    SLICE_X3Y138         MUXF7 (Prop_muxf7_I0_O)      0.163     9.613 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_13/O
                         net (fo=1, routed)           0.998    10.611    BTNU_DEBOUNCER/currentyPos_reg[6]_i_13_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.229    10.840 r  BTNU_DEBOUNCER/currentyPos[6]_i_4/O
                         net (fo=1, routed)           1.011    11.851    BTNU_DEBOUNCER/currentyPos[6]_i_4_n_0
    SLICE_X14Y99         LUT5 (Prop_lut5_I4_O)        0.097    11.948 r  BTNU_DEBOUNCER/currentyPos[6]_i_1/O
                         net (fo=5, routed)           1.325    13.274    DISPLAY_MEM[6]
    SLICE_X31Y69         FDRE                                         r  currentyPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.111    13.838    CLK_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  currentyPos_reg[6]/C
                         clock pessimism              0.159    13.997    
                         clock uncertainty           -0.035    13.962    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)       -0.062    13.900    currentyPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                         -13.274    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target3yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 2.045ns (22.248%)  route 7.147ns (77.752%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 13.835 - 10.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.212     4.091    CLK_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.313     4.404 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=122, routed)         0.597     5.002    BTND_DEBOUNCER/currentxPos_reg[0]_rep__15
    SLICE_X28Y71         LUT3 (Prop_lut3_I0_O)        0.212     5.214 r  BTND_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.214    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.517 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2587, routed)        2.508     8.025    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X4Y142         LUT6 (Prop_lut6_I2_O)        0.225     8.250 r  BTNU_DEBOUNCER/currentyPos[6]_i_536/O
                         net (fo=1, routed)           0.000     8.250    BTNU_DEBOUNCER/currentyPos[6]_i_536_n_0
    SLICE_X4Y142         MUXF7 (Prop_muxf7_I1_O)      0.188     8.438 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_245/O
                         net (fo=1, routed)           0.000     8.438    BTNU_DEBOUNCER/currentyPos_reg[6]_i_245_n_0
    SLICE_X4Y142         MUXF8 (Prop_muxf8_I0_O)      0.076     8.514 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_100/O
                         net (fo=1, routed)           0.697     9.211    BTNU_DEBOUNCER/currentyPos_reg[6]_i_100_n_0
    SLICE_X3Y138         LUT6 (Prop_lut6_I1_O)        0.239     9.450 r  BTNU_DEBOUNCER/currentyPos[6]_i_31/O
                         net (fo=1, routed)           0.000     9.450    BTNU_DEBOUNCER/currentyPos[6]_i_31_n_0
    SLICE_X3Y138         MUXF7 (Prop_muxf7_I0_O)      0.163     9.613 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_13/O
                         net (fo=1, routed)           0.998    10.611    BTNU_DEBOUNCER/currentyPos_reg[6]_i_13_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.229    10.840 r  BTNU_DEBOUNCER/currentyPos[6]_i_4/O
                         net (fo=1, routed)           1.011    11.851    BTNU_DEBOUNCER/currentyPos[6]_i_4_n_0
    SLICE_X14Y99         LUT5 (Prop_lut5_I4_O)        0.097    11.948 r  BTNU_DEBOUNCER/currentyPos[6]_i_1/O
                         net (fo=5, routed)           1.335    13.283    DISPLAY_MEM[6]
    SLICE_X30Y72         FDRE                                         r  target3yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.108    13.835    CLK_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  target3yPos_reg[6]/C
                         clock pessimism              0.159    13.994    
                         clock uncertainty           -0.035    13.959    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)       -0.024    13.935    target3yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                         -13.283    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target1yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 2.045ns (22.782%)  route 6.931ns (77.218%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 13.832 - 10.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.212     4.091    CLK_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.313     4.404 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=122, routed)         0.597     5.002    BTND_DEBOUNCER/currentxPos_reg[0]_rep__15
    SLICE_X28Y71         LUT3 (Prop_lut3_I0_O)        0.212     5.214 r  BTND_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.214    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.517 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2587, routed)        2.508     8.025    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X4Y142         LUT6 (Prop_lut6_I2_O)        0.225     8.250 r  BTNU_DEBOUNCER/currentyPos[6]_i_536/O
                         net (fo=1, routed)           0.000     8.250    BTNU_DEBOUNCER/currentyPos[6]_i_536_n_0
    SLICE_X4Y142         MUXF7 (Prop_muxf7_I1_O)      0.188     8.438 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_245/O
                         net (fo=1, routed)           0.000     8.438    BTNU_DEBOUNCER/currentyPos_reg[6]_i_245_n_0
    SLICE_X4Y142         MUXF8 (Prop_muxf8_I0_O)      0.076     8.514 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_100/O
                         net (fo=1, routed)           0.697     9.211    BTNU_DEBOUNCER/currentyPos_reg[6]_i_100_n_0
    SLICE_X3Y138         LUT6 (Prop_lut6_I1_O)        0.239     9.450 r  BTNU_DEBOUNCER/currentyPos[6]_i_31/O
                         net (fo=1, routed)           0.000     9.450    BTNU_DEBOUNCER/currentyPos[6]_i_31_n_0
    SLICE_X3Y138         MUXF7 (Prop_muxf7_I0_O)      0.163     9.613 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_13/O
                         net (fo=1, routed)           0.998    10.611    BTNU_DEBOUNCER/currentyPos_reg[6]_i_13_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.229    10.840 r  BTNU_DEBOUNCER/currentyPos[6]_i_4/O
                         net (fo=1, routed)           1.011    11.851    BTNU_DEBOUNCER/currentyPos[6]_i_4_n_0
    SLICE_X14Y99         LUT5 (Prop_lut5_I4_O)        0.097    11.948 r  BTNU_DEBOUNCER/currentyPos[6]_i_1/O
                         net (fo=5, routed)           1.119    13.068    DISPLAY_MEM[6]
    SLICE_X32Y74         FDRE                                         r  target1yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.105    13.832    CLK_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  target1yPos_reg[6]/C
                         clock pessimism              0.159    13.991    
                         clock uncertainty           -0.035    13.956    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)       -0.049    13.907    target1yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target3yPos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 2.020ns (22.853%)  route 6.819ns (77.147%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 13.835 - 10.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.212     4.091    CLK_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.313     4.404 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=122, routed)         0.597     5.002    BTND_DEBOUNCER/currentxPos_reg[0]_rep__15
    SLICE_X28Y71         LUT3 (Prop_lut3_I0_O)        0.212     5.214 r  BTND_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.214    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.517 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2587, routed)        2.397     7.914    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X28Y5          LUT6 (Prop_lut6_I2_O)        0.225     8.139 r  BTNU_DEBOUNCER/currentyPos[0]_i_386/O
                         net (fo=1, routed)           0.000     8.139    BTNU_DEBOUNCER/currentyPos[0]_i_386_n_0
    SLICE_X28Y5          MUXF7 (Prop_muxf7_I1_O)      0.167     8.306 r  BTNU_DEBOUNCER/currentyPos_reg[0]_i_170/O
                         net (fo=1, routed)           0.000     8.306    BTNU_DEBOUNCER/currentyPos_reg[0]_i_170_n_0
    SLICE_X28Y5          MUXF8 (Prop_muxf8_I1_O)      0.072     8.378 r  BTNU_DEBOUNCER/currentyPos_reg[0]_i_62/O
                         net (fo=1, routed)           0.510     8.889    BTNU_DEBOUNCER/currentyPos_reg[0]_i_62_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.239     9.128 r  BTNU_DEBOUNCER/currentyPos[0]_i_21/O
                         net (fo=1, routed)           0.000     9.128    BTNU_DEBOUNCER/currentyPos[0]_i_21_n_0
    SLICE_X32Y8          MUXF7 (Prop_muxf7_I0_O)      0.163     9.291 r  BTNU_DEBOUNCER/currentyPos_reg[0]_i_8/O
                         net (fo=1, routed)           0.924    10.215    BTNU_DEBOUNCER/currentyPos_reg[0]_i_8_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I1_O)        0.229    10.444 r  BTNU_DEBOUNCER/currentyPos[0]_i_3/O
                         net (fo=1, routed)           1.275    11.719    BTNU_DEBOUNCER/currentyPos[0]_i_3_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I2_O)        0.097    11.816 r  BTNU_DEBOUNCER/currentyPos[0]_i_1/O
                         net (fo=5, routed)           1.115    12.931    DISPLAY_MEM[0]
    SLICE_X30Y72         FDRE                                         r  target3yPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.108    13.835    CLK_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  target3yPos_reg[0]/C
                         clock pessimism              0.159    13.994    
                         clock uncertainty           -0.035    13.959    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)       -0.029    13.930    target3yPos_reg[0]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target4yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.958ns (22.144%)  route 6.884ns (77.856%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 13.836 - 10.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.213     4.092    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.341     4.433 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.740     5.173    BTND_DEBOUNCER/BTN_DB
    SLICE_X28Y71         LUT3 (Prop_lut3_I1_O)        0.097     5.270 r  BTND_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.270    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.573 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2587, routed)        2.508     8.082    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X4Y142         LUT6 (Prop_lut6_I2_O)        0.225     8.307 r  BTNU_DEBOUNCER/currentyPos[6]_i_536/O
                         net (fo=1, routed)           0.000     8.307    BTNU_DEBOUNCER/currentyPos[6]_i_536_n_0
    SLICE_X4Y142         MUXF7 (Prop_muxf7_I1_O)      0.188     8.495 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_245/O
                         net (fo=1, routed)           0.000     8.495    BTNU_DEBOUNCER/currentyPos_reg[6]_i_245_n_0
    SLICE_X4Y142         MUXF8 (Prop_muxf8_I0_O)      0.076     8.571 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_100/O
                         net (fo=1, routed)           0.697     9.268    BTNU_DEBOUNCER/currentyPos_reg[6]_i_100_n_0
    SLICE_X3Y138         LUT6 (Prop_lut6_I1_O)        0.239     9.507 r  BTNU_DEBOUNCER/currentyPos[6]_i_31/O
                         net (fo=1, routed)           0.000     9.507    BTNU_DEBOUNCER/currentyPos[6]_i_31_n_0
    SLICE_X3Y138         MUXF7 (Prop_muxf7_I0_O)      0.163     9.670 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_13/O
                         net (fo=1, routed)           0.998    10.668    BTNU_DEBOUNCER/currentyPos_reg[6]_i_13_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.229    10.897 r  BTNU_DEBOUNCER/currentyPos[6]_i_4/O
                         net (fo=1, routed)           1.011    11.908    BTNU_DEBOUNCER/currentyPos[6]_i_4_n_0
    SLICE_X14Y99         LUT5 (Prop_lut5_I4_O)        0.097    12.005 r  BTNU_DEBOUNCER/currentyPos[6]_i_1/O
                         net (fo=5, routed)           0.930    12.935    DISPLAY_MEM[6]
    SLICE_X15Y75         FDRE                                         r  target4yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.109    13.836    CLK_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  target4yPos_reg[6]/C
                         clock pessimism              0.213    14.048    
                         clock uncertainty           -0.035    14.013    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)       -0.026    13.987    target4yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target2yPos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 2.020ns (23.010%)  route 6.759ns (76.990%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 13.837 - 10.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.212     4.091    CLK_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.313     4.404 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=122, routed)         0.597     5.002    BTND_DEBOUNCER/currentxPos_reg[0]_rep__15
    SLICE_X28Y71         LUT3 (Prop_lut3_I0_O)        0.212     5.214 r  BTND_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.214    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.517 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2587, routed)        2.397     7.914    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X28Y5          LUT6 (Prop_lut6_I2_O)        0.225     8.139 r  BTNU_DEBOUNCER/currentyPos[0]_i_386/O
                         net (fo=1, routed)           0.000     8.139    BTNU_DEBOUNCER/currentyPos[0]_i_386_n_0
    SLICE_X28Y5          MUXF7 (Prop_muxf7_I1_O)      0.167     8.306 r  BTNU_DEBOUNCER/currentyPos_reg[0]_i_170/O
                         net (fo=1, routed)           0.000     8.306    BTNU_DEBOUNCER/currentyPos_reg[0]_i_170_n_0
    SLICE_X28Y5          MUXF8 (Prop_muxf8_I1_O)      0.072     8.378 r  BTNU_DEBOUNCER/currentyPos_reg[0]_i_62/O
                         net (fo=1, routed)           0.510     8.889    BTNU_DEBOUNCER/currentyPos_reg[0]_i_62_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.239     9.128 r  BTNU_DEBOUNCER/currentyPos[0]_i_21/O
                         net (fo=1, routed)           0.000     9.128    BTNU_DEBOUNCER/currentyPos[0]_i_21_n_0
    SLICE_X32Y8          MUXF7 (Prop_muxf7_I0_O)      0.163     9.291 r  BTNU_DEBOUNCER/currentyPos_reg[0]_i_8/O
                         net (fo=1, routed)           0.924    10.215    BTNU_DEBOUNCER/currentyPos_reg[0]_i_8_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I1_O)        0.229    10.444 r  BTNU_DEBOUNCER/currentyPos[0]_i_3/O
                         net (fo=1, routed)           1.275    11.719    BTNU_DEBOUNCER/currentyPos[0]_i_3_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I2_O)        0.097    11.816 r  BTNU_DEBOUNCER/currentyPos[0]_i_1/O
                         net (fo=5, routed)           1.054    12.870    DISPLAY_MEM[0]
    SLICE_X30Y70         FDRE                                         r  target2yPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.110    13.837    CLK_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  target2yPos_reg[0]/C
                         clock pessimism              0.159    13.996    
                         clock uncertainty           -0.035    13.961    
    SLICE_X30Y70         FDRE (Setup_fdre_C_D)       -0.030    13.931    target2yPos_reg[0]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -12.870    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 currentxPos_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target1yPos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 2.099ns (24.079%)  route 6.618ns (75.921%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 13.832 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.211     4.090    CLK_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  currentxPos_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.313     4.403 r  currentxPos_reg[1]_rep__3/Q
                         net (fo=122, routed)         0.592     4.996    BTNU_DEBOUNCER/currentxPos_reg[1]_rep__3
    SLICE_X28Y71         LUT3 (Prop_lut3_I2_O)        0.215     5.211 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.211    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.643 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[2]
                         net (fo=1301, routed)        2.263     7.905    BTNU_DEBOUNCER/target4xPos_reg[11][2]
    SLICE_X58Y19         MUXF7 (Prop_muxf7_S_O)       0.356     8.261 r  BTNU_DEBOUNCER/currentyPos_reg[1]_i_215/O
                         net (fo=1, routed)           0.000     8.261    BTNU_DEBOUNCER/currentyPos_reg[1]_i_215_n_0
    SLICE_X58Y19         MUXF8 (Prop_muxf8_I0_O)      0.076     8.337 r  BTNU_DEBOUNCER/currentyPos_reg[1]_i_85/O
                         net (fo=1, routed)           0.686     9.023    BTNU_DEBOUNCER/currentyPos_reg[1]_i_85_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.239     9.262 r  BTNU_DEBOUNCER/currentyPos[1]_i_27/O
                         net (fo=1, routed)           0.000     9.262    BTNU_DEBOUNCER/currentyPos[1]_i_27_n_0
    SLICE_X56Y25         MUXF7 (Prop_muxf7_I0_O)      0.156     9.418 r  BTNU_DEBOUNCER/currentyPos_reg[1]_i_11/O
                         net (fo=1, routed)           0.918    10.336    BTNU_DEBOUNCER/currentyPos_reg[1]_i_11_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I0_O)        0.215    10.551 r  BTNU_DEBOUNCER/currentyPos[1]_i_4/O
                         net (fo=1, routed)           0.964    11.515    BTNU_DEBOUNCER/currentyPos[1]_i_4_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I4_O)        0.097    11.612 r  BTNU_DEBOUNCER/currentyPos[1]_i_1/O
                         net (fo=5, routed)           1.196    12.808    DISPLAY_MEM[1]
    SLICE_X31Y74         FDRE                                         r  target1yPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.105    13.832    CLK_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  target1yPos_reg[1]/C
                         clock pessimism              0.159    13.991    
                         clock uncertainty           -0.035    13.956    
    SLICE_X31Y74         FDRE (Setup_fdre_C_D)       -0.064    13.892    target1yPos_reg[1]
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target1yPos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 2.020ns (23.241%)  route 6.671ns (76.759%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 13.832 - 10.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.212     4.091    CLK_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.313     4.404 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=122, routed)         0.597     5.002    BTND_DEBOUNCER/currentxPos_reg[0]_rep__15
    SLICE_X28Y71         LUT3 (Prop_lut3_I0_O)        0.212     5.214 r  BTND_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.214    BTNU_DEBOUNCER/currentxPos_reg[2][0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.517 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2587, routed)        2.397     7.914    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X28Y5          LUT6 (Prop_lut6_I2_O)        0.225     8.139 r  BTNU_DEBOUNCER/currentyPos[0]_i_386/O
                         net (fo=1, routed)           0.000     8.139    BTNU_DEBOUNCER/currentyPos[0]_i_386_n_0
    SLICE_X28Y5          MUXF7 (Prop_muxf7_I1_O)      0.167     8.306 r  BTNU_DEBOUNCER/currentyPos_reg[0]_i_170/O
                         net (fo=1, routed)           0.000     8.306    BTNU_DEBOUNCER/currentyPos_reg[0]_i_170_n_0
    SLICE_X28Y5          MUXF8 (Prop_muxf8_I1_O)      0.072     8.378 r  BTNU_DEBOUNCER/currentyPos_reg[0]_i_62/O
                         net (fo=1, routed)           0.510     8.889    BTNU_DEBOUNCER/currentyPos_reg[0]_i_62_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.239     9.128 r  BTNU_DEBOUNCER/currentyPos[0]_i_21/O
                         net (fo=1, routed)           0.000     9.128    BTNU_DEBOUNCER/currentyPos[0]_i_21_n_0
    SLICE_X32Y8          MUXF7 (Prop_muxf7_I0_O)      0.163     9.291 r  BTNU_DEBOUNCER/currentyPos_reg[0]_i_8/O
                         net (fo=1, routed)           0.924    10.215    BTNU_DEBOUNCER/currentyPos_reg[0]_i_8_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I1_O)        0.229    10.444 r  BTNU_DEBOUNCER/currentyPos[0]_i_3/O
                         net (fo=1, routed)           1.275    11.719    BTNU_DEBOUNCER/currentyPos[0]_i_3_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I2_O)        0.097    11.816 r  BTNU_DEBOUNCER/currentyPos[0]_i_1/O
                         net (fo=5, routed)           0.967    12.783    DISPLAY_MEM[0]
    SLICE_X32Y74         FDRE                                         r  target1yPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.105    13.832    CLK_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  target1yPos_reg[0]/C
                         clock pessimism              0.159    13.991    
                         clock uncertainty           -0.035    13.956    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)       -0.039    13.917    target1yPos_reg[0]
  -------------------------------------------------------------------
                         required time                         13.917    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 currentxPos_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentyPos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 2.096ns (24.179%)  route 6.573ns (75.821%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 13.838 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.211     4.090    CLK_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  currentxPos_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.313     4.403 r  currentxPos_reg[1]_rep__3/Q
                         net (fo=122, routed)         0.592     4.996    BTNU_DEBOUNCER/currentxPos_reg[1]_rep__3
    SLICE_X28Y71         LUT3 (Prop_lut3_I2_O)        0.215     5.211 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.211    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.643 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[2]
                         net (fo=1301, routed)        2.249     7.891    BTNU_DEBOUNCER/target4xPos_reg[11][2]
    SLICE_X24Y144        MUXF7 (Prop_muxf7_S_O)       0.336     8.227 r  BTNU_DEBOUNCER/currentyPos_reg[7]_i_228/O
                         net (fo=1, routed)           0.000     8.227    BTNU_DEBOUNCER/currentyPos_reg[7]_i_228_n_0
    SLICE_X24Y144        MUXF8 (Prop_muxf8_I1_O)      0.072     8.299 r  BTNU_DEBOUNCER/currentyPos_reg[7]_i_91/O
                         net (fo=1, routed)           0.743     9.042    BTNU_DEBOUNCER/currentyPos_reg[7]_i_91_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I0_O)        0.239     9.281 r  BTNU_DEBOUNCER/currentyPos[7]_i_29/O
                         net (fo=1, routed)           0.000     9.281    BTNU_DEBOUNCER/currentyPos[7]_i_29_n_0
    SLICE_X22Y141        MUXF7 (Prop_muxf7_I0_O)      0.163     9.444 r  BTNU_DEBOUNCER/currentyPos_reg[7]_i_12/O
                         net (fo=1, routed)           0.757    10.202    BTNU_DEBOUNCER/currentyPos_reg[7]_i_12_n_0
    SLICE_X22Y133        LUT6 (Prop_lut6_I1_O)        0.229    10.431 r  BTNU_DEBOUNCER/currentyPos[7]_i_4/O
                         net (fo=1, routed)           1.091    11.522    BTNU_DEBOUNCER/currentyPos[7]_i_4_n_0
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.097    11.619 r  BTNU_DEBOUNCER/currentyPos[7]_i_1/O
                         net (fo=5, routed)           1.140    12.759    DISPLAY_MEM[7]
    SLICE_X32Y69         FDRE                                         r  currentyPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.111    13.838    CLK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  currentyPos_reg[7]/C
                         clock pessimism              0.159    13.997    
                         clock uncertainty           -0.035    13.962    
    SLICE_X32Y69         FDRE (Setup_fdre_C_D)       -0.062    13.900    currentyPos_reg[7]
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  1.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/currentState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.787%)  route 0.125ns (40.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.557     1.440    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X15Y68         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  BTNU_DEBOUNCER/COUNT_reg[21]/Q
                         net (fo=2, routed)           0.125     1.706    BTNU_DEBOUNCER/COUNT_reg_n_0_[21]
    SLICE_X14Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  BTNU_DEBOUNCER/currentState_i_1__1/O
                         net (fo=1, routed)           0.000     1.751    BTNU_DEBOUNCER/currentState_i_1__1_n_0
    SLICE_X14Y66         FDRE                                         r  BTNU_DEBOUNCER/currentState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.826     1.954    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X14Y66         FDRE                                         r  BTNU_DEBOUNCER/currentState_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X14Y66         FDRE (Hold_fdre_C_D)         0.120     1.576    BTNU_DEBOUNCER/currentState_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.252ns (69.269%)  route 0.112ns (30.731%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.582     1.465    CLK_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  LOAD_VALUE_SUBSAMPLE_reg[1]/Q
                         net (fo=1, routed)           0.112     1.718    GEN_CLK_SUBSAMPLE/Q[1]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.763 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_4/O
                         net (fo=1, routed)           0.000     1.763    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_4_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.829 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.829    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.853     1.980    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.615    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.256ns (70.435%)  route 0.107ns (29.565%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  LOAD_VALUE_SUBSAMPLE_reg[0]/Q
                         net (fo=1, routed)           0.107     1.715    GEN_CLK_SUBSAMPLE/Q[0]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.760 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.760    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_5_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.830 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.853     1.980    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.615    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 BTNL_DEBOUNCER/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNL_DEBOUNCER/currentState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.610%)  route 0.120ns (36.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.472    BTNL_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  BTNL_DEBOUNCER/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  BTNL_DEBOUNCER/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.120     1.756    BTNL_DEBOUNCER/p_0_in
    SLICE_X65Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  BTNL_DEBOUNCER/currentState_i_1__3/O
                         net (fo=1, routed)           0.000     1.801    BTNL_DEBOUNCER/currentState_i_1__3_n_0
    SLICE_X65Y16         FDRE                                         r  BTNL_DEBOUNCER/currentState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.859     1.986    BTNL_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  BTNL_DEBOUNCER/currentState_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.091     1.578    BTNL_DEBOUNCER/currentState_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.250ns (66.942%)  route 0.123ns (33.058%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.582     1.465    CLK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  LOAD_VALUE_SUBSAMPLE_reg[15]/Q
                         net (fo=1, routed)           0.123     1.730    GEN_CLK_SUBSAMPLE/Q[14]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.045     1.775 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_2/O
                         net (fo=1, routed)           0.000     1.775    GEN_CLK_SUBSAMPLE/counter_for_clk_div[12]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.839 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_4
    SLICE_X64Y25         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.850     1.977    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[15]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.612    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 BTND_DEBOUNCER/COUNT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTND_DEBOUNCER/currentState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.890%)  route 0.152ns (42.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.555     1.438    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  BTND_DEBOUNCER/COUNT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164     1.602 f  BTND_DEBOUNCER/COUNT_reg[21]/Q
                         net (fo=2, routed)           0.152     1.754    BTND_DEBOUNCER/COUNT_reg_n_0_[21]
    SLICE_X33Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.799 r  BTND_DEBOUNCER/currentState_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    BTND_DEBOUNCER/currentState_i_1__0_n_0
    SLICE_X33Y66         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.822     1.950    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
                         clock pessimism             -0.478     1.472    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.091     1.563    BTND_DEBOUNCER/currentState_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK_SUBSAMPLE_ID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SUBSAMPLE_ID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.943%)  route 0.176ns (49.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  CLK_SUBSAMPLE_ID_reg[1]/Q
                         net (fo=20, routed)          0.176     1.783    FSM1/led_OBUF[1]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.042     1.825 r  FSM1/CLK_SUBSAMPLE_ID[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    FSM1_n_0
    SLICE_X65Y23         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.851     1.978    CLK_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.107     1.573    CLK_SUBSAMPLE_ID_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 BTNR_DEBOUNCER/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNR_DEBOUNCER/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.592     1.475    BTNR_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  BTNR_DEBOUNCER/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  BTNR_DEBOUNCER/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.113     1.729    BTNR_DEBOUNCER/COUNT_reg_n_0_[11]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  BTNR_DEBOUNCER/COUNT_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.837    BTNR_DEBOUNCER/COUNT_reg[8]_i_1__2_n_4
    SLICE_X63Y12         FDRE                                         r  BTNR_DEBOUNCER/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.862     1.989    BTNR_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  BTNR_DEBOUNCER/COUNT_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    BTNR_DEBOUNCER/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 BTNC_DEBOUNCER/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_DEBOUNCER/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.588     1.471    BTNC_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  BTNC_DEBOUNCER/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  BTNC_DEBOUNCER/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.113     1.725    BTNC_DEBOUNCER/COUNT_reg_n_0_[19]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  BTNC_DEBOUNCER/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    BTNC_DEBOUNCER/COUNT_reg[16]_i_1_n_4
    SLICE_X1Y66          FDRE                                         r  BTNC_DEBOUNCER/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.856     1.984    BTNC_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  BTNC_DEBOUNCER/COUNT_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.576    BTNC_DEBOUNCER/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 BTNR_DEBOUNCER/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNR_DEBOUNCER/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.591     1.474    BTNR_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BTNR_DEBOUNCER/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  BTNR_DEBOUNCER/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.114     1.729    BTNR_DEBOUNCER/COUNT_reg_n_0_[19]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  BTNR_DEBOUNCER/COUNT_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.837    BTNR_DEBOUNCER/COUNT_reg[16]_i_1__2_n_4
    SLICE_X63Y14         FDRE                                         r  BTNR_DEBOUNCER/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     1.988    BTNR_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  BTNR_DEBOUNCER/COUNT_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    BTNR_DEBOUNCER/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         10.000      6.000      XADC_X0Y0        SAMPLER/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y62      BTNC_DEBOUNCER/COUNT_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y64      BTNC_DEBOUNCER/COUNT_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y64      BTNC_DEBOUNCER/COUNT_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y65      BTNC_DEBOUNCER/COUNT_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y65      BTNC_DEBOUNCER/COUNT_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y65      BTNC_DEBOUNCER/COUNT_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y65      BTNC_DEBOUNCER/COUNT_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y66      BTNC_DEBOUNCER/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y66      BTNC_DEBOUNCER/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y66      BTNC_DEBOUNCER/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y66      BTNC_DEBOUNCER/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y67      BTNC_DEBOUNCER/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y67      BTNC_DEBOUNCER/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y67      BTNC_DEBOUNCER/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y67      BTNC_DEBOUNCER/COUNT_reg[23]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y64      BTNC_DEBOUNCER/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y64      BTNC_DEBOUNCER/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y65      BTNC_DEBOUNCER/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y65      BTNC_DEBOUNCER/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y65      BTNC_DEBOUNCER/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y65      BTNC_DEBOUNCER/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y64      BTNC_DEBOUNCER/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y64      BTNC_DEBOUNCER/COUNT_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -3.260ns,  Total Violation       -9.876ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.260ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.432ns  (logic 2.525ns (20.310%)  route 9.907ns (79.690%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.093 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 r  VGA_CONTROLLER/h_cntr_reg_reg[0]/Q
                         net (fo=982, routed)         3.140     7.574    VGA_CONTROLLER/p_0_in[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.113     7.687 r  VGA_CONTROLLER/VGA_GREEN[3]_i_14698/O
                         net (fo=2, routed)           0.923     8.610    VGA_CONTROLLER/VGA_GREEN[3]_i_14698_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.247     8.857 r  VGA_CONTROLLER/VGA_GREEN[3]_i_7575/O
                         net (fo=1, routed)           0.000     8.857    VGA_CONTROLLER/VGA_GREEN[3]_i_7575_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.186     9.043 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_3736/O
                         net (fo=1, routed)           0.000     9.043    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_3736_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.075     9.118 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1555/O
                         net (fo=1, routed)           0.865     9.983    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1555_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I1_O)        0.230    10.213 r  VGA_CONTROLLER/VGA_GREEN[3]_i_658/O
                         net (fo=1, routed)           0.000    10.213    VGA_CONTROLLER/VGA_GREEN[3]_i_658_n_0
    SLICE_X6Y24          MUXF7 (Prop_muxf7_I0_O)      0.156    10.369 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_286/O
                         net (fo=1, routed)           0.000    10.369    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_286_n_0
    SLICE_X6Y24          MUXF8 (Prop_muxf8_I1_O)      0.067    10.436 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_145/O
                         net (fo=1, routed)           1.891    12.327    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_145_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I4_O)        0.230    12.557 r  VGA_CONTROLLER/VGA_GREEN[3]_i_63/O
                         net (fo=4, routed)           1.023    13.581    VGA_CONTROLLER/VGA_GREEN[3]_i_63_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.097    13.678 r  VGA_CONTROLLER/VGA_GREEN[3]_i_26/O
                         net (fo=1, routed)           0.000    13.678    VGA_CONTROLLER/VGA_GREEN[3]_i_26_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    14.073 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.873    14.945    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_10_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.097    15.042 r  VGA_CONTROLLER/VGA_GREEN[3]_i_4/O
                         net (fo=2, routed)           0.319    15.362    VGA_CONTROLLER/VGA_GREEN[3]_i_4_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I5_O)        0.097    15.459 f  VGA_CONTROLLER/VGA_GREEN[2]_i_18/O
                         net (fo=1, routed)           0.559    16.017    VGA_CONTROLLER/VGA_GREEN[2]_i_18_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.097    16.114 r  VGA_CONTROLLER/VGA_GREEN[2]_i_4/O
                         net (fo=1, routed)           0.314    16.429    VGA_CONTROLLER/VGA_GREEN[2]_i_4_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I3_O)        0.097    16.526 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    16.526    VGA_CONTROLLER_n_22
    SLICE_X35Y70         FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.107    13.093    CLK_VGA
    SLICE_X35Y70         FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism              0.213    13.306    
                         clock uncertainty           -0.072    13.234    
    SLICE_X35Y70         FDRE (Setup_fdre_C_D)        0.032    13.266    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                         -16.526    
  -------------------------------------------------------------------
                         slack                                 -3.260    

Slack (VIOLATED) :        -2.689ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.884ns  (logic 2.237ns (18.824%)  route 9.647ns (81.176%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 13.099 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 r  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=721, routed)         3.367     7.802    VGA_CONTROLLER/p_0_in[3]
    SLICE_X3Y135         MUXF8 (Prop_muxf8_S_O)       0.200     8.002 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2202/O
                         net (fo=1, routed)           0.825     8.827    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2202_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I0_O)        0.239     9.066 r  VGA_CONTROLLER/VGA_GREEN[3]_i_885/O
                         net (fo=1, routed)           0.000     9.066    VGA_CONTROLLER/VGA_GREEN[3]_i_885_n_0
    SLICE_X7Y133         MUXF7 (Prop_muxf7_I1_O)      0.167     9.233 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_385/O
                         net (fo=1, routed)           0.000     9.233    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_385_n_0
    SLICE_X7Y133         MUXF8 (Prop_muxf8_I1_O)      0.072     9.305 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_187/O
                         net (fo=1, routed)           1.820    11.124    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_187_n_0
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.239    11.363 r  VGA_CONTROLLER/VGA_GREEN[3]_i_101/O
                         net (fo=1, routed)           0.409    11.773    VGA_CONTROLLER/VGA_GREEN[3]_i_101_n_0
    SLICE_X28Y98         LUT5 (Prop_lut5_I4_O)        0.097    11.870 r  VGA_CONTROLLER/VGA_GREEN[3]_i_49/O
                         net (fo=27, routed)          2.272    14.142    VGA_CONTROLLER/VGA_GREEN[3]_i_49_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.097    14.239 r  VGA_CONTROLLER/VGA_RED[2]_i_46/O
                         net (fo=2, routed)           0.430    14.669    VGA_CONTROLLER/VGA_RED[2]_i_46_n_0
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.097    14.766 r  VGA_CONTROLLER/VGA_RED[2]_i_15/O
                         net (fo=1, routed)           0.000    14.766    VGA_CONTROLLER/VGA_RED[2]_i_15_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    15.108 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_4/CO[1]
                         net (fo=1, routed)           0.418    15.526    VGA_CONTROLLER/CONDITION_FOR_RED_RAINBOW3
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.249    15.775 r  VGA_CONTROLLER/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.105    15.880    VGA_CONTROLLER/VGA_RED[2]_i_2_n_0
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.097    15.977 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    15.977    VGA_CONTROLLER_n_23
    SLICE_X32Y67         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.113    13.099    CLK_VGA
    SLICE_X32Y67         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism              0.229    13.328    
                         clock uncertainty           -0.072    13.256    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.033    13.289    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                 -2.689    

Slack (VIOLATED) :        -2.059ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.270ns  (logic 2.331ns (20.683%)  route 8.939ns (79.317%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 13.092 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 r  VGA_CONTROLLER/h_cntr_reg_reg[0]/Q
                         net (fo=982, routed)         3.140     7.574    VGA_CONTROLLER/p_0_in[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.113     7.687 r  VGA_CONTROLLER/VGA_GREEN[3]_i_14698/O
                         net (fo=2, routed)           0.923     8.610    VGA_CONTROLLER/VGA_GREEN[3]_i_14698_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.247     8.857 r  VGA_CONTROLLER/VGA_GREEN[3]_i_7575/O
                         net (fo=1, routed)           0.000     8.857    VGA_CONTROLLER/VGA_GREEN[3]_i_7575_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.186     9.043 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_3736/O
                         net (fo=1, routed)           0.000     9.043    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_3736_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.075     9.118 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1555/O
                         net (fo=1, routed)           0.865     9.983    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1555_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I1_O)        0.230    10.213 r  VGA_CONTROLLER/VGA_GREEN[3]_i_658/O
                         net (fo=1, routed)           0.000    10.213    VGA_CONTROLLER/VGA_GREEN[3]_i_658_n_0
    SLICE_X6Y24          MUXF7 (Prop_muxf7_I0_O)      0.156    10.369 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_286/O
                         net (fo=1, routed)           0.000    10.369    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_286_n_0
    SLICE_X6Y24          MUXF8 (Prop_muxf8_I1_O)      0.067    10.436 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_145/O
                         net (fo=1, routed)           1.891    12.327    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_145_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I4_O)        0.230    12.557 r  VGA_CONTROLLER/VGA_GREEN[3]_i_63/O
                         net (fo=4, routed)           1.023    13.581    VGA_CONTROLLER/VGA_GREEN[3]_i_63_n_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I2_O)        0.097    13.678 r  VGA_CONTROLLER/VGA_GREEN[3]_i_26/O
                         net (fo=1, routed)           0.000    13.678    VGA_CONTROLLER/VGA_GREEN[3]_i_26_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    14.073 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.873    14.945    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_10_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.097    15.042 r  VGA_CONTROLLER/VGA_GREEN[3]_i_4/O
                         net (fo=2, routed)           0.224    15.267    VGA_CONTROLLER/VGA_GREEN[3]_i_4_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.097    15.364 r  VGA_CONTROLLER/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.000    15.364    VGA_CONTROLLER_n_19
    SLICE_X30Y76         FDRE                                         r  VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.106    13.092    CLK_VGA
    SLICE_X30Y76         FDRE                                         r  VGA_GREEN_reg[3]/C
                         clock pessimism              0.213    13.305    
                         clock uncertainty           -0.072    13.233    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.072    13.305    VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.305    
                         arrival time                         -15.364    
  -------------------------------------------------------------------
                         slack                                 -2.059    

Slack (VIOLATED) :        -1.868ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.040ns  (logic 2.141ns (19.393%)  route 8.899ns (80.607%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.093 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 r  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=721, routed)         3.367     7.802    VGA_CONTROLLER/p_0_in[3]
    SLICE_X3Y135         MUXF8 (Prop_muxf8_S_O)       0.200     8.002 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2202/O
                         net (fo=1, routed)           0.825     8.827    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2202_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I0_O)        0.239     9.066 r  VGA_CONTROLLER/VGA_GREEN[3]_i_885/O
                         net (fo=1, routed)           0.000     9.066    VGA_CONTROLLER/VGA_GREEN[3]_i_885_n_0
    SLICE_X7Y133         MUXF7 (Prop_muxf7_I1_O)      0.167     9.233 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_385/O
                         net (fo=1, routed)           0.000     9.233    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_385_n_0
    SLICE_X7Y133         MUXF8 (Prop_muxf8_I1_O)      0.072     9.305 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_187/O
                         net (fo=1, routed)           1.820    11.124    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_187_n_0
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.239    11.363 r  VGA_CONTROLLER/VGA_GREEN[3]_i_101/O
                         net (fo=1, routed)           0.409    11.773    VGA_CONTROLLER/VGA_GREEN[3]_i_101_n_0
    SLICE_X28Y98         LUT5 (Prop_lut5_I4_O)        0.097    11.870 r  VGA_CONTROLLER/VGA_GREEN[3]_i_49/O
                         net (fo=27, routed)          1.154    13.024    VGA_CONTROLLER/VGA_GREEN[3]_i_49_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I3_O)        0.097    13.121 r  VGA_CONTROLLER/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.414    13.534    VGA_CONTROLLER/VGA_BLUE[2]_i_9_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.343    13.877 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_3/CO[1]
                         net (fo=1, routed)           0.687    14.564    VGA_CONTROLLER/CONDITION_FOR_BLUE_RAINBOW3
    SLICE_X28Y75         LUT6 (Prop_lut6_I2_O)        0.249    14.813 r  VGA_CONTROLLER/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.223    15.037    VGA_CONTROLLER/VGA_BLUE[2]_i_2_n_0
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.097    15.134 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    15.134    VGA_CONTROLLER_n_21
    SLICE_X28Y74         FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.107    13.093    CLK_VGA
    SLICE_X28Y74         FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism              0.213    13.306    
                         clock uncertainty           -0.072    13.234    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)        0.032    13.266    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                 -1.868    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.535ns (6.325%)  route 7.924ns (93.675%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.173 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 f  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=721, routed)         2.493     6.927    VGA_CONTROLLER/p_0_in[3]
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.097     7.024 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.598     7.622    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I4_O)        0.097     7.719 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=69, routed)          4.833    12.552    VGA_CONTROLLER/eqOp2_in
    SLICE_X7Y23          FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.187    13.173    VGA_CONTROLLER/CLK_VGA
    SLICE_X7Y23          FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__0/C
                         clock pessimism              0.153    13.326    
                         clock uncertainty           -0.072    13.254    
    SLICE_X7Y23          FDRE (Setup_fdre_C_R)       -0.314    12.940    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 0.535ns (6.567%)  route 7.611ns (93.433%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 13.113 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 f  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=721, routed)         2.493     6.927    VGA_CONTROLLER/p_0_in[3]
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.097     7.024 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.598     7.622    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I4_O)        0.097     7.719 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=69, routed)          4.521    12.240    VGA_CONTROLLER/eqOp2_in
    SLICE_X13Y23         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.127    13.113    VGA_CONTROLLER/CLK_VGA
    SLICE_X13Y23         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep/C
                         clock pessimism              0.153    13.266    
                         clock uncertainty           -0.072    13.194    
    SLICE_X13Y23         FDRE (Setup_fdre_C_R)       -0.314    12.880    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 0.607ns (7.876%)  route 7.100ns (92.124%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 13.113 - 9.259 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.368     4.248    VGA_CONTROLLER/CLK_VGA
    SLICE_X35Y139        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y139        FDRE (Prop_fdre_C_Q)         0.341     4.589 r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__8/Q
                         net (fo=125, routed)         2.754     7.342    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__8_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.266     7.608 r  VGA_CONTROLLER/h_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=25, routed)          4.346    11.955    VGA_CONTROLLER/h_cntr_reg_reg[0]_i_2_n_6
    SLICE_X13Y23         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.127    13.113    VGA_CONTROLLER/CLK_VGA
    SLICE_X13Y23         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep/C
                         clock pessimism              0.153    13.266    
                         clock uncertainty           -0.072    13.194    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)       -0.158    13.036    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.624ns  (logic 0.535ns (7.017%)  route 7.089ns (92.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.120 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 f  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=721, routed)         2.493     6.927    VGA_CONTROLLER/p_0_in[3]
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.097     7.024 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.598     7.622    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I4_O)        0.097     7.719 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=69, routed)          3.998    11.718    VGA_CONTROLLER/eqOp2_in
    SLICE_X30Y11         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.134    13.120    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y11         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__1/C
                         clock pessimism              0.153    13.273    
                         clock uncertainty           -0.072    13.201    
    SLICE_X30Y11         FDRE (Setup_fdre_C_R)       -0.373    12.828    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__9/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.624ns  (logic 0.535ns (7.017%)  route 7.089ns (92.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.120 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 f  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=721, routed)         2.493     6.927    VGA_CONTROLLER/p_0_in[3]
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.097     7.024 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.598     7.622    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I4_O)        0.097     7.719 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=69, routed)          3.998    11.718    VGA_CONTROLLER/eqOp2_in
    SLICE_X30Y11         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.134    13.120    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y11         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__9/C
                         clock pessimism              0.153    13.273    
                         clock uncertainty           -0.072    13.201    
    SLICE_X30Y11         FDRE (Setup_fdre_C_R)       -0.373    12.828    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__9
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.535ns (6.949%)  route 7.164ns (93.051%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.187 - 9.259 ) 
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.214     4.093    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.341     4.434 f  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=721, routed)         2.493     6.927    VGA_CONTROLLER/p_0_in[3]
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.097     7.024 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.598     7.622    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I4_O)        0.097     7.719 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=69, routed)          4.074    11.793    VGA_CONTROLLER/eqOp2_in
    SLICE_X61Y47         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.201    13.187    VGA_CONTROLLER/CLK_VGA
    SLICE_X61Y47         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18/C
                         clock pessimism              0.153    13.340    
                         clock uncertainty           -0.072    13.268    
    SLICE_X61Y47         FDRE (Setup_fdre_C_R)       -0.314    12.954    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  1.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.554     1.437    VGA_CONTROLLER/CLK_VGA
    SLICE_X14Y78         FDRE                                         r  VGA_CONTROLLER/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  VGA_CONTROLLER/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.055     1.656    VGA_vertSync
    SLICE_X14Y78         FDRE                                         r  VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.822     1.949    CLK_VGA
    SLICE_X14Y78         FDRE                                         r  VGA_VS_reg/C
                         clock pessimism             -0.512     1.437    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.060     1.497    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.555     1.438    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  VGA_CONTROLLER/h_cntr_reg_reg[11]/Q
                         net (fo=41, routed)          0.114     1.693    VGA_CONTROLLER/h_cntr_reg_reg_n_0_[11]
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.821     1.949    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.105     1.543    VGA_CONTROLLER/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.164ns (26.239%)  route 0.461ns (73.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.555     1.438    VGA_CONTROLLER/CLK_VGA
    SLICE_X42Y67         FDRE                                         r  VGA_CONTROLLER/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  VGA_CONTROLLER/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.461     2.063    VGA_horzSync
    SLICE_X14Y64         FDRE                                         r  VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.828     1.956    CLK_VGA
    SLICE_X14Y64         FDRE                                         r  VGA_HS_reg/C
                         clock pessimism             -0.249     1.707    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.063     1.770    VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.274ns (63.487%)  route 0.158ns (36.513%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.554     1.437    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  VGA_CONTROLLER/v_cntr_reg_reg[10]/Q
                         net (fo=29, routed)          0.158     1.759    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[10]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X30Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.820     1.948    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.134     1.571    VGA_CONTROLLER/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.273ns (60.630%)  route 0.177ns (39.370%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.556     1.439    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  VGA_CONTROLLER/v_cntr_reg_reg[3]/Q
                         net (fo=56, routed)          0.177     1.781    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[3]
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.890 r  VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.890    VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X30Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.822     1.950    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.134     1.573    VGA_CONTROLLER/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.279ns (60.199%)  route 0.184ns (39.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.555     1.438    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  VGA_CONTROLLER/v_cntr_reg_reg[4]/Q
                         net (fo=34, routed)          0.184     1.787    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[4]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.902 r  VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    VGA_CONTROLLER/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X30Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.821     1.949    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.134     1.572    VGA_CONTROLLER/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.310ns (66.298%)  route 0.158ns (33.702%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.554     1.437    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  VGA_CONTROLLER/v_cntr_reg_reg[10]/Q
                         net (fo=29, routed)          0.158     1.759    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[10]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.905 r  VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X30Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.820     1.948    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y68         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.134     1.571    VGA_CONTROLLER/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.249ns (55.488%)  route 0.200ns (44.512%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.557     1.440    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  VGA_CONTROLLER/h_cntr_reg_reg[3]/Q
                         net (fo=721, routed)         0.200     1.781    VGA_CONTROLLER/p_0_in[3]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  VGA_CONTROLLER/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.889    VGA_CONTROLLER/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.823     1.951    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y65         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.105     1.545    VGA_CONTROLLER/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.256ns (57.043%)  route 0.193ns (42.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.555     1.438    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  VGA_CONTROLLER/h_cntr_reg_reg[8]/Q
                         net (fo=57, routed)          0.193     1.772    VGA_CONTROLLER/p_0_in[8]
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.821     1.949    VGA_CONTROLLER/CLK_VGA
    SLICE_X31Y67         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.105     1.543    VGA_CONTROLLER/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.279ns (57.147%)  route 0.209ns (42.853%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.556     1.439    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  VGA_CONTROLLER/v_cntr_reg_reg[0]/Q
                         net (fo=64, routed)          0.209     1.812    VGA_CONTROLLER/VGA_vertCoord[0]
    SLICE_X30Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.857 r  VGA_CONTROLLER/v_cntr_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     1.857    VGA_CONTROLLER/v_cntr_reg[0]_i_7_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.927 r  VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.927    VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X30Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.822     1.950    VGA_CONTROLLER/CLK_VGA
    SLICE_X30Y66         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.134     1.573    VGA_CONTROLLER/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         9.259       7.667      BUFGCTRL_X0Y2    PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y74     VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X31Y65     VGA_CONTROLLER/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y27     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y75     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y92     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X21Y122    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y70     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__3/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y27     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y74     VGA_BLUE_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y65     VGA_CONTROLLER/h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y75     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y67     VGA_CONTROLLER/h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y67     VGA_CONTROLLER/h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y65     VGA_CONTROLLER/h_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y11     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y63     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__17/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y11     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y11     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__20/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y23     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y138    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X62Y94     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__15/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y63     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__17/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y39     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__21/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y101    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y125    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y70     VGA_GREEN_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y74     VGA_BLUE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y65     VGA_CONTROLLER/h_cntr_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    PIXEL_CLOCK_GENERATOR/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -5.386ns,  Total Violation      -12.108ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.386ns  (required time - arrival time)
  Source:                 currentxPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        5.514ns  (logic 2.644ns (47.953%)  route 2.870ns (52.047%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 124.204 - 120.370 ) 
    Source Clock Delay      (SCD):    4.091ns = ( 124.091 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.212   124.091    CLK_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  currentxPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.341   124.432 f  currentxPos_reg[2]/Q
                         net (fo=1309, routed)        0.497   124.930    currentxPos_reg[2]
    SLICE_X35Y71         LUT1 (Prop_lut1_I0_O)        0.097   125.027 r  VGA_GREEN[2]_i_528/O
                         net (fo=1, routed)           0.000   125.027    VGA_GREEN[2]_i_528_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   125.439 r  VGA_GREEN_reg[2]_i_431/CO[3]
                         net (fo=1, routed)           0.000   125.439    VGA_GREEN_reg[2]_i_431_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   125.528 r  VGA_GREEN_reg[2]_i_430/CO[3]
                         net (fo=1, routed)           0.000   125.528    VGA_GREEN_reg[2]_i_430_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   125.758 r  VGA_GREEN_reg[2]_i_348/O[1]
                         net (fo=1, routed)           0.569   126.326    VGA_CONTROLLER/CONDITION_FOR_DIGIT28[8]
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.225   126.551 r  VGA_CONTROLLER/VGA_GREEN[2]_i_344/O
                         net (fo=1, routed)           0.000   126.551    VGA_CONTROLLER/VGA_GREEN[2]_i_344_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299   126.850 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_234/CO[3]
                         net (fo=1, routed)           0.000   126.850    VGA_CONTROLLER/VGA_GREEN_reg[2]_i_234_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187   127.037 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_178/CO[0]
                         net (fo=5, routed)           0.455   127.492    digit4/h_cntr_reg_reg[10][0]
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.279   127.771 r  digit4/VGA_GREEN[2]_i_191/O
                         net (fo=1, routed)           0.324   128.095    VGA_CONTROLLER/secondDigit_reg[0]
    SLICE_X30Y75         LUT6 (Prop_lut6_I1_O)        0.097   128.192 r  VGA_CONTROLLER/VGA_GREEN[2]_i_123/O
                         net (fo=1, routed)           0.413   128.605    VGA_CONTROLLER/VGA_GREEN[2]_i_123_n_0
    SLICE_X30Y73         LUT6 (Prop_lut6_I1_O)        0.097   128.702 r  VGA_CONTROLLER/VGA_GREEN[2]_i_55/O
                         net (fo=1, routed)           0.341   129.043    VGA_CONTROLLER/VGA_GREEN[2]_i_55_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.097   129.140 r  VGA_CONTROLLER/VGA_GREEN[2]_i_11/O
                         net (fo=1, routed)           0.097   129.237    VGA_CONTROLLER/VGA_GREEN[2]_i_11_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.097   129.334 f  VGA_CONTROLLER/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.174   129.508    VGA_CONTROLLER/VGA_GREEN[2]_i_2_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.097   129.605 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   129.605    VGA_CONTROLLER_n_22
    SLICE_X35Y70         FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.107   124.204    CLK_VGA
    SLICE_X35Y70         FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism              0.153   124.357    
                         clock uncertainty           -0.170   124.187    
    SLICE_X35Y70         FDRE (Setup_fdre_C_D)        0.032   124.219    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        124.219    
                         arrival time                        -129.605    
  -------------------------------------------------------------------
                         slack                                 -5.386    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 target2yPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.625ns  (logic 1.193ns (32.912%)  route 2.432ns (67.088%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 124.204 - 120.370 ) 
    Source Clock Delay      (SCD):    4.088ns = ( 124.088 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.209   124.088    CLK_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  target2yPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.393   124.481 r  target2yPos_reg[4]/Q
                         net (fo=1, routed)           0.802   125.284    VGA_CONTROLLER/target2yPos_reg[7][4]
    SLICE_X28Y70         LUT6 (Prop_lut6_I3_O)        0.097   125.381 r  VGA_CONTROLLER/VGA_GREEN[2]_i_78/O
                         net (fo=1, routed)           0.000   125.381    VGA_CONTROLLER/VGA_GREEN[2]_i_78_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   125.793 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_21/CO[3]
                         net (fo=2, routed)           0.788   126.581    VGA_CONTROLLER/CONDITION_FOR_TARGET_23
    SLICE_X28Y74         LUT3 (Prop_lut3_I1_O)        0.097   126.678 r  VGA_CONTROLLER/VGA_BLUE[2]_i_5/O
                         net (fo=1, routed)           0.618   127.296    VGA_CONTROLLER/VGA_BLUE[2]_i_5_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I4_O)        0.097   127.393 r  VGA_CONTROLLER/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.223   127.616    VGA_CONTROLLER/VGA_BLUE[2]_i_2_n_0
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.097   127.713 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   127.713    VGA_CONTROLLER_n_21
    SLICE_X28Y74         FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.107   124.204    CLK_VGA
    SLICE_X28Y74         FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism              0.153   124.357    
                         clock uncertainty           -0.170   124.187    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)        0.032   124.219    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        124.219    
                         arrival time                        -127.713    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.229ns  (required time - arrival time)
  Source:                 target3xPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.364ns  (logic 1.228ns (36.507%)  route 2.136ns (63.493%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 124.210 - 120.370 ) 
    Source Clock Delay      (SCD):    4.091ns = ( 124.091 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.212   124.091    CLK_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  target3xPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.313   124.404 r  target3xPos_reg[4]/Q
                         net (fo=1, routed)           0.599   125.004    VGA_CONTROLLER/target3xPos_reg[11][4]
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.212   125.216 r  VGA_CONTROLLER/VGA_RED[2]_i_61/O
                         net (fo=1, routed)           0.000   125.216    VGA_CONTROLLER/VGA_RED[2]_i_61_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   125.628 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_21/CO[3]
                         net (fo=2, routed)           0.728   126.356    VGA_CONTROLLER/VGA_RED_reg[2]_i_21_n_0
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.097   126.453 r  VGA_CONTROLLER/VGA_RED[2]_i_6/O
                         net (fo=1, routed)           0.703   127.156    VGA_CONTROLLER/VGA_RED[2]_i_6_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.097   127.253 r  VGA_CONTROLLER/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.105   127.358    VGA_CONTROLLER/VGA_RED[2]_i_2_n_0
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.097   127.455 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   127.455    VGA_CONTROLLER_n_23
    SLICE_X32Y67         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          1.113   124.210    CLK_VGA
    SLICE_X32Y67         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism              0.153   124.363    
                         clock uncertainty           -0.170   124.193    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.033   124.226    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        124.226    
                         arrival time                        -127.455    
  -------------------------------------------------------------------
                         slack                                 -3.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 target1xPos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.436ns (42.618%)  route 0.587ns (57.382%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.549     1.432    CLK_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  target1xPos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  target1xPos_reg[11]/Q
                         net (fo=1, routed)           0.199     1.772    VGA_CONTROLLER/target1xPos_reg[11][9]
    SLICE_X31Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.817 r  VGA_CONTROLLER/VGA_RED[2]_i_30/O
                         net (fo=1, routed)           0.000     1.817    VGA_CONTROLLER/VGA_RED[2]_i_30_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.932 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_9/CO[3]
                         net (fo=2, routed)           0.275     2.208    VGA_CONTROLLER/VGA_RED_reg[2]_i_9_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.045     2.253 r  VGA_CONTROLLER/VGA_RED[2]_i_3/O
                         net (fo=1, routed)           0.054     2.307    VGA_CONTROLLER/VGA_RED[2]_i_3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.045     2.352 r  VGA_CONTROLLER/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.058     2.410    VGA_CONTROLLER/VGA_RED[2]_i_2_n_0
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.045     2.455 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.455    VGA_CONTROLLER_n_23
    SLICE_X32Y67         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.821     1.949    CLK_VGA
    SLICE_X32Y67         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.170     1.875    
    SLICE_X32Y67         FDRE (Hold_fdre_C_D)         0.092     1.967    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 target2xPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.428ns (39.721%)  route 0.650ns (60.279%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  target2xPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  target2xPos_reg[3]/Q
                         net (fo=1, routed)           0.053     1.628    VGA_CONTROLLER/target2xPos_reg[11][3]
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.673 r  VGA_CONTROLLER/VGA_GREEN[2]_i_74/O
                         net (fo=1, routed)           0.000     1.673    VGA_CONTROLLER/VGA_GREEN[2]_i_74_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.825 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_20/CO[3]
                         net (fo=2, routed)           0.430     2.256    VGA_CONTROLLER/VGA_GREEN_reg[2]_i_20_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.301 r  VGA_CONTROLLER/VGA_GREEN[2]_i_4/O
                         net (fo=1, routed)           0.166     2.467    VGA_CONTROLLER/VGA_GREEN[2]_i_4_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.512 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.512    VGA_CONTROLLER_n_22
    SLICE_X35Y70         FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.817     1.945    CLK_VGA
    SLICE_X35Y70         FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.701    
                         clock uncertainty            0.170     1.871    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.092     1.963    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 target4yPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.466ns (39.100%)  route 0.726ns (60.900%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  target4yPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  target4yPos_reg[2]/Q
                         net (fo=1, routed)           0.055     1.630    VGA_CONTROLLER/target4yPos_reg[7][2]
    SLICE_X14Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.675 r  VGA_CONTROLLER/VGA_BLUE[2]_i_42/O
                         net (fo=1, routed)           0.000     1.675    VGA_CONTROLLER/VGA_BLUE[2]_i_42_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.820 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.396     2.217    VGA_CONTROLLER/CONDITION_FOR_TARGET_43
    SLICE_X28Y75         LUT5 (Prop_lut5_I2_O)        0.045     2.262 r  VGA_CONTROLLER/VGA_BLUE[2]_i_6/O
                         net (fo=1, routed)           0.143     2.405    VGA_CONTROLLER/VGA_BLUE[2]_i_6_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.045     2.450 r  VGA_CONTROLLER/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.131     2.581    VGA_CONTROLLER/VGA_BLUE[2]_i_2_n_0
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.626 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.626    VGA_CONTROLLER_n_21
    SLICE_X28Y74         FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=76, routed)          0.815     1.942    CLK_VGA
    SLICE_X28Y74         FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.698    
                         clock uncertainty            0.170     1.868    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.092     1.960    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.666    





