

================================================================
== Vivado HLS Report for 'operator_s'
================================================================
* Date:           Sun Feb 26 15:55:23 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.979 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      115|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        1|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        2|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|      0|        2|      115|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sin_lut_samples_V_U  |operator_s_sin_lut_samples_V  |        1|  0|   0|    0|  1024|    9|     1|         9216|
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                              |        1|  0|   0|    0|  1024|    9|     1|         9216|
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |ret_V_2_fu_109_p2            |     +    |      0|  0|  21|           1|          14|
    |ret_V_fu_63_p2               |     +    |      0|  0|  22|          12|          15|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln56_fu_153_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln851_fu_103_p2         |   icmp   |      0|  0|  13|          12|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln55_fu_173_p2            |    or    |      0|  0|   2|           1|           1|
    |select_ln55_1_fu_179_p3      |  select  |      0|  0|  10|           1|          10|
    |select_ln55_fu_165_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln850_fu_123_p3       |  select  |      0|  0|  14|           1|          14|
    |select_ln851_fu_115_p3       |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln55_fu_159_p2           |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 115|          38|          78|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_return  | out |    9| ap_ctrl_hs |  operator()  | return value |
|n_V        |  in |   14|   ap_none  |      n_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

