
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : raw_colorbar

# Written on Fri Apr 24 15:44:09 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                   Requested     Requested     Clock        Clock                   Clock
Level     Clock                                   Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------
0 -       pll_sensor_clk|CLKOP_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     44   
========================================================================================================================


Clock Load Summary
******************

                                        Clock     Source                                        Clock Pin                   Non-clock Pin     Non-clock Pin
Clock                                   Load      Pin                                           Seq Example                 Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
pll_sensor_clk|CLKOP_inferred_clock     44        u_pll_sensor_clk.PLLInst_0.CLKOP(EHXPLLL)     u_raw_colorbar_gen.fv.C     -                 -            
===========================================================================================================================================================
