// Seed: 2277316750
module module_0 (
    input tri id_0,
    output wire id_1,
    output tri id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    output tri1 id_6,
    input tri0 id_7,
    output wire id_8,
    output tri0 id_9,
    output supply0 id_10,
    input wire id_11,
    input wor id_12,
    input wor id_13,
    input supply0 id_14,
    input supply0 id_15,
    input supply1 id_16,
    output supply1 id_17
);
  assign id_10 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd90
) (
    input wand id_0,
    output uwire id_1,
    input tri0 id_2,
    input wor _id_3,
    input supply1 id_4
);
  logic [7:0] id_6, id_7;
  wire id_8[1 : id_3];
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_4,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1
  );
  assign id_6[1] = 1;
endmodule
