{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732334940295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732334940295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 11:09:00 2024 " "Processing started: Sat Nov 23 11:09:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732334940295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732334940295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Doan -c Doan " "Command: quartus_map --read_settings_files=on --write_settings_files=off Doan -c Doan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732334940295 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732334940545 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Xor " "Entity \"Xor\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/Xor.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/Xor.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1732334940577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/xor.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/xor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Or " "Entity \"Or\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/Or.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/Or.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1732334940577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/or.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/or.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/mux16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/mux16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "../Lab3/mux16_1.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/mux16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../Lab3/mux4_1.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "../Lab3/Mux2_1.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/Mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../Lab3/Multiplier.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../Lab3/LED.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/fullsubtracter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/fullsubtracter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtracter " "Found entity 1: FullSubtracter" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullSubtracter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/comp.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "../Lab3/comp.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "leda ledA bcd_to_led.v(10) " "Verilog HDL Declaration information at bcd_to_led.v(10): object \"leda\" differs only in case from object \"ledA\" in the same scope" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/bcd_to_led.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ledb ledB bcd_to_led.v(11) " "Verilog HDL Declaration information at bcd_to_led.v(11): object \"ledb\" differs only in case from object \"ledB\" in the same scope" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/bcd_to_led.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/bcd_to_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/bcd_to_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_led " "Found entity 1: bcd_to_led" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/bcd_to_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And2 " "Entity \"And2\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/And2.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/And2.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/and2.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/and2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And " "Entity \"And\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/And.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/And.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/and.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/and.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "comp Comp ALU.v(11) " "Verilog HDL Declaration information at ALU.v(11): object \"comp\" differs only in case from object \"Comp\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decre Decre ALU.v(15) " "Verilog HDL Declaration information at ALU.v(15): object \"decre\" differs only in case from object \"Decre\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add Add ALU.v(16) " "Verilog HDL Declaration information at ALU.v(16): object \"add\" differs only in case from object \"Add\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub Sub ALU.v(17) " "Verilog HDL Declaration information at ALU.v(17): object \"sub\" differs only in case from object \"Sub\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incre Incre ALU.v(18) " "Verilog HDL Declaration information at ALU.v(18): object \"incre\" differs only in case from object \"Incre\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mul Mul ALU.v(21) " "Verilog HDL Declaration information at ALU.v(21): object \"mul\" differs only in case from object \"Mul\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab3/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab3/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab4/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab4/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "../Lab4/Shift_Register.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Shift_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(18) " "Verilog HDL warning at RegisterFile.v(18): extended using \"x\" or \"z\"" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(19) " "Verilog HDL warning at RegisterFile.v(19): extended using \"x\" or \"z\"" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab4/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab4/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab4/register4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab4/register4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register4Bit " "Found entity 1: Register4Bit" {  } { { "../Lab4/Register4Bit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Register4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab4/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab4/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "../Lab4/Data_Path.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab4/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab4/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/btl_factorial/lls - copy/thl/lab4/giaithua.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/btl_factorial/lls - copy/thl/lab4/giaithua.v" { { "Info" "ISGN_ENTITY_NAME" "1 giaithua " "Found entity 1: giaithua" {  } { { "../Lab4/giaithua.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/giaithua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334940608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co8 FullSubtracter.v(37) " "Verilog HDL Implicit Net warning at FullSubtracter.v(37): created implicit net for \"co8\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullSubtracter.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co9 FullSubtracter.v(40) " "Verilog HDL Implicit Net warning at FullSubtracter.v(40): created implicit net for \"co9\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullSubtracter.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co10 FullSubtracter.v(43) " "Verilog HDL Implicit Net warning at FullSubtracter.v(43): created implicit net for \"co10\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullSubtracter.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co11 FullSubtracter.v(46) " "Verilog HDL Implicit Net warning at FullSubtracter.v(46): created implicit net for \"co11\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullSubtracter.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co12 FullSubtracter.v(49) " "Verilog HDL Implicit Net warning at FullSubtracter.v(49): created implicit net for \"co12\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullSubtracter.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co13 FullSubtracter.v(52) " "Verilog HDL Implicit Net warning at FullSubtracter.v(52): created implicit net for \"co13\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullSubtracter.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co14 FullSubtracter.v(55) " "Verilog HDL Implicit Net warning at FullSubtracter.v(55): created implicit net for \"co14\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullSubtracter.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co15 FullSubtracter.v(58) " "Verilog HDL Implicit Net warning at FullSubtracter.v(58): created implicit net for \"co15\"" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullSubtracter.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co8 FullAdder.v(34) " "Verilog HDL Implicit Net warning at FullAdder.v(34): created implicit net for \"co8\"" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullAdder.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co9 FullAdder.v(37) " "Verilog HDL Implicit Net warning at FullAdder.v(37): created implicit net for \"co9\"" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullAdder.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co10 FullAdder.v(40) " "Verilog HDL Implicit Net warning at FullAdder.v(40): created implicit net for \"co10\"" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullAdder.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co11 FullAdder.v(43) " "Verilog HDL Implicit Net warning at FullAdder.v(43): created implicit net for \"co11\"" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullAdder.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co12 FullAdder.v(46) " "Verilog HDL Implicit Net warning at FullAdder.v(46): created implicit net for \"co12\"" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullAdder.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co13 FullAdder.v(49) " "Verilog HDL Implicit Net warning at FullAdder.v(49): created implicit net for \"co13\"" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullAdder.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co14 FullAdder.v(52) " "Verilog HDL Implicit Net warning at FullAdder.v(52): created implicit net for \"co14\"" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullAdder.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co15 FullAdder.v(55) " "Verilog HDL Implicit Net warning at FullAdder.v(55): created implicit net for \"co15\"" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullAdder.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bcd_to_led.v(23) " "Verilog HDL Instantiation warning at bcd_to_led.v(23): instance has no name" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/bcd_to_led.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1732334940608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "giaithua " "Elaborating entity \"giaithua\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732334940670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:CU\"" {  } { { "../Lab4/giaithua.v" "CU" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/giaithua.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940686 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WA Control_Unit.v(25) " "Verilog HDL Always Construct warning at Control_Unit.v(25): inferring latch(es) for variable \"WA\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAA Control_Unit.v(25) " "Verilog HDL Always Construct warning at Control_Unit.v(25): inferring latch(es) for variable \"RAA\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAB Control_Unit.v(25) " "Verilog HDL Always Construct warning at Control_Unit.v(25): inferring latch(es) for variable \"RAB\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S_ALU1 Control_Unit.v(25) " "Verilog HDL Always Construct warning at Control_Unit.v(25): inferring latch(es) for variable \"S_ALU1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cin Control_Unit.v(25) " "Verilog HDL Always Construct warning at Control_Unit.v(25): inferring latch(es) for variable \"Cin\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin Control_Unit.v(25) " "Inferred latch for \"Cin\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALU1\[0\] Control_Unit.v(25) " "Inferred latch for \"S_ALU1\[0\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALU1\[1\] Control_Unit.v(25) " "Inferred latch for \"S_ALU1\[1\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALU1\[2\] Control_Unit.v(25) " "Inferred latch for \"S_ALU1\[2\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALU1\[3\] Control_Unit.v(25) " "Inferred latch for \"S_ALU1\[3\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[0\] Control_Unit.v(25) " "Inferred latch for \"RAB\[0\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[1\] Control_Unit.v(25) " "Inferred latch for \"RAB\[1\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[2\] Control_Unit.v(25) " "Inferred latch for \"RAB\[2\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[3\] Control_Unit.v(25) " "Inferred latch for \"RAB\[3\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[0\] Control_Unit.v(25) " "Inferred latch for \"RAA\[0\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[1\] Control_Unit.v(25) " "Inferred latch for \"RAA\[1\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[2\] Control_Unit.v(25) " "Inferred latch for \"RAA\[2\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[3\] Control_Unit.v(25) " "Inferred latch for \"RAA\[3\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA\[0\] Control_Unit.v(25) " "Inferred latch for \"WA\[0\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA\[1\] Control_Unit.v(25) " "Inferred latch for \"WA\[1\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA\[2\] Control_Unit.v(25) " "Inferred latch for \"WA\[2\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA\[3\] Control_Unit.v(25) " "Inferred latch for \"WA\[3\]\" at Control_Unit.v(25)" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732334940717 "|giaithua|Control_Unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Path Data_Path:DP " "Elaborating entity \"Data_Path\" for hierarchy \"Data_Path:DP\"" {  } { { "../Lab4/giaithua.v" "DP" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/giaithua.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Data_Path:DP\|Mux2_1:Mux2_1 " "Elaborating entity \"Mux2_1\" for hierarchy \"Data_Path:DP\|Mux2_1:Mux2_1\"" {  } { { "../Lab4/Data_Path.v" "Mux2_1" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Data_Path.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Data_Path:DP\|RegisterFile:Reg " "Elaborating entity \"RegisterFile\" for hierarchy \"Data_Path:DP\|RegisterFile:Reg\"" {  } { { "../Lab4/Data_Path.v" "Reg" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Data_Path.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Data_Path:DP\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"Data_Path:DP\|ALU:ALU1\"" {  } { { "../Lab4/Data_Path.v" "ALU1" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Data_Path.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 Data_Path:DP\|ALU:ALU1\|mux4_1:mux1 " "Elaborating entity \"mux4_1\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|mux4_1:mux1\"" {  } { { "../Lab3/ALU.v" "mux1" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 Data_Path:DP\|ALU:ALU1\|mux16_1:mux16_1 " "Elaborating entity \"mux16_1\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|mux16_1:mux16_1\"" {  } { { "../Lab3/ALU.v" "mux16_1" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp Data_Path:DP\|ALU:ALU1\|comp:Comp " "Elaborating entity \"comp\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|comp:Comp\"" {  } { { "../Lab3/ALU.v" "Comp" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubtracter Data_Path:DP\|ALU:ALU1\|FullSubtracter:Decre " "Elaborating entity \"FullSubtracter\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|FullSubtracter:Decre\"" {  } { { "../Lab3/ALU.v" "Decre" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940780 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co15 FullSubtracter.v(58) " "Verilog HDL or VHDL warning at FullSubtracter.v(58): object \"co15\" assigned a value but never read" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullSubtracter.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732334940780 "|giaithua|Data_Path:DP|ALU:ALU1|FullSubtracter:Decre"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Data_Path:DP\|ALU:ALU1\|FullAdder:Add " "Elaborating entity \"FullAdder\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|FullAdder:Add\"" {  } { { "../Lab3/ALU.v" "Add" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co15 FullAdder.v(55) " "Verilog HDL or VHDL warning at FullAdder.v(55): object \"co15\" assigned a value but never read" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/FullAdder.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732334940795 "|giaithua|Data_Path:DP|ALU:ALU1|FullAdder:Add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Data_Path:DP\|ALU:ALU1\|Multiplier:Mul " "Elaborating entity \"Multiplier\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|Multiplier:Mul\"" {  } { { "../Lab3/ALU.v" "Mul" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/ALU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4Bit Data_Path:DP\|Register4Bit:Reg1 " "Elaborating entity \"Register4Bit\" for hierarchy \"Data_Path:DP\|Register4Bit:Reg1\"" {  } { { "../Lab4/Data_Path.v" "Reg1" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Data_Path.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334940795 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[0\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[0\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[1\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[1\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[2\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[2\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[3\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[3\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[4\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[4\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[5\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[5\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[6\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[6\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[7\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[7\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[8\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[8\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[9\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[9\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[10\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[10\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[11\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[11\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[12\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[12\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[13\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[13\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[14\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[14\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[15\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[15\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[0\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[0\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[1\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[1\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[2\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[2\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[3\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[3\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[4\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[4\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[5\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[5\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[6\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[6\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[7\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[7\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[8\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[8\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[9\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[9\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[10\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[10\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[11\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[11\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[12\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[12\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[13\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[13\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[14\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[14\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[15\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[15\]\" feeding internal logic into a wire" {  } { { "../Lab4/RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1732334940890 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1732334940890 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Path:DP\|RegisterFile:Reg\|regfile " "RAM logic \"Data_Path:DP\|RegisterFile:Reg\|regfile\" is uninferred due to asynchronous read logic" {  } { { "../Lab4/RegisterFile.v" "regfile" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/RegisterFile.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1732334940905 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1732334940905 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Data_Path:DP\|ALU:ALU1\|Multiplier:Mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Data_Path:DP\|ALU:ALU1\|Multiplier:Mul\|Mult0\"" {  } { { "../Lab3/Multiplier.v" "Mult0" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/Multiplier.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334941015 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1732334941015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path:DP\|ALU:ALU1\|Multiplier:Mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Data_Path:DP\|ALU:ALU1\|Multiplier:Mul\|lpm_mult:Mult0\"" {  } { { "../Lab3/Multiplier.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/Multiplier.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334941030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path:DP\|ALU:ALU1\|Multiplier:Mul\|lpm_mult:Mult0 " "Instantiated megafunction \"Data_Path:DP\|ALU:ALU1\|Multiplier:Mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334941030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334941030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334941030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334941030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334941030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334941030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334941030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334941030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334941030 ""}  } { { "../Lab3/Multiplier.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab3/Multiplier.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732334941030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/DOAN/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732334941077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732334941077 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1732334941234 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control_Unit:CU\|RAB\[0\] Control_Unit:CU\|RAB\[1\] " "Duplicate LATCH primitive \"Control_Unit:CU\|RAB\[0\]\" merged with LATCH primitive \"Control_Unit:CU\|RAB\[1\]\"" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334941234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control_Unit:CU\|S_ALU1\[3\] Control_Unit:CU\|RAB\[1\] " "Duplicate LATCH primitive \"Control_Unit:CU\|S_ALU1\[3\]\" merged with LATCH primitive \"Control_Unit:CU\|RAB\[1\]\"" {  } { { "../Lab4/Control_Unit.v" "" { Text "C:/CE118/BTL_factorial/LLS - Copy/THL/Lab4/Control_Unit.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732334941234 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1732334941234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "195 " "195 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1732334941938 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CE118/BTL_factorial/LLS - Copy/THL/DOAN/output_files/Doan.map.smsg " "Generated suppressed messages file C:/CE118/BTL_factorial/LLS - Copy/THL/DOAN/output_files/Doan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1732334941969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732334942064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732334942064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "459 " "Implemented 459 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732334942109 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732334942109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "406 " "Implemented 406 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732334942109 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1732334942109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732334942109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732334942130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 11:09:02 2024 " "Processing ended: Sat Nov 23 11:09:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732334942130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732334942130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732334942130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732334942130 ""}
