Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 21:08:21 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                3.83e-02    0.226 1.48e+07    0.279 100.0
  pulse_gen (pulse_gen_test_1)            0.000 1.15e-04 2.59e+04 1.41e-04   0.1
  clock_divider_TX (ClkDiv_test_1)     7.17e-05 1.33e-03 5.80e+05 1.98e-03   0.7
    add_20 (ClkDiv_1_DW01_inc_1)       1.85e-05 5.75e-05 8.74e+04 1.63e-04   0.1
    add_49 (ClkDiv_1_DW01_inc_0)       7.66e-07 1.11e-06 9.76e+04 9.95e-05   0.0
  TX (UART_TX_test_1)                  5.03e-07 9.13e-04 4.95e+05 1.41e-03   0.5
    DUT4 (mux)                            0.000    0.000 2.34e+04 2.34e-05   0.0
    DUT3 (parity_calc_test_1)          1.98e-08 5.69e-05 1.14e+05 1.71e-04   0.1
    DUT2 (uart_fsm_test_1)             3.64e-08 1.71e-04 9.80e+04 2.69e-04   0.1
    DUT1 (Serializer_test_1)           4.47e-07 6.86e-04 2.59e+05 9.45e-04   0.3
  FIFO (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                       1.77e-03 6.03e-02 2.34e+06 6.44e-02  23.1
    sync_w2r (DF_SYNC_BUS_WIDTH4_test_1)
                                          0.000 4.48e-04 8.68e+04 5.35e-04   0.2
    sync_r2w (DF_SYNC_BUS_WIDTH4_test_0)
                                          0.000 5.80e-03 9.61e+04 5.90e-03   2.1
    RD (FIFO_RD_ADDR_SIZE3_test_1)     4.03e-08 5.19e-04 2.53e+05 7.72e-04   0.3
    WR (FIFO_WR_ADDR_SIZE3_test_1)        0.000 6.53e-03 2.49e+05 6.78e-03   2.4
    MEM (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                       1.49e-03 4.70e-02 1.65e+06 5.01e-02  18.0
  ALU (ALU_16B_test_1)                 1.22e-05 1.27e-02 4.24e+06 1.70e-02   6.1
    mult_49 (ALU_16B_DW02_mult_0)         0.000    0.000 1.65e+06 1.65e-03   0.6
    add_39 (ALU_16B_DW01_add_0)           0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_44 (ALU_16B_DW01_sub_0)           0.000    0.000 2.48e+05 2.48e-04   0.1
    div_56 (ALU_16B_DW_div_uns_0)         0.000    0.000 1.24e+06 1.24e-03   0.4
  CLK_GATE (CLK_GATE)                  1.84e-03 4.69e-03 3.71e+04 6.56e-03   2.4
  RSTSYNC2 (RST_SYNC_NUM_STAGES2_test_1)
                                       3.12e-06 3.31e-04 2.81e+04 3.63e-04   0.1
  RSTSYNC1 (RST_SYNC_NUM_STAGES2_test_0)
                                       1.67e-05 2.11e-03 3.00e+04 2.15e-03   0.8
  clock_divider_RX (ClkDiv_test_0)     1.63e-05 1.28e-03 5.92e+05 1.89e-03   0.7
    add_20 (ClkDiv_0_DW01_inc_1)          0.000    0.000 7.92e+04 7.92e-05   0.0
    add_49 (ClkDiv_0_DW01_inc_0)       1.97e-07 2.18e-06 9.76e+04 1.00e-04   0.0
  Prescalemux (P_MUX)                  5.99e-06 6.59e-06 4.50e+04 5.75e-05   0.0
  U_system_control (system_control_test_1)
                                       4.35e-04 2.28e-02 1.22e+06 2.44e-02   8.7
  REGISTER (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                       3.30e-03    0.105 3.43e+06    0.111  39.9
  Data_sync (DATA_SYNC_NUM_STAGES2_test_1)
                                          0.000 8.71e-03 1.92e+05 8.90e-03   3.2
  RX (UART_RX_TOP_test_1)              1.19e-04 3.56e-03 1.40e+06 5.08e-03   1.8
    DUT7 (stop_check_test_1)              0.000 1.05e-04 2.22e+04 1.28e-04   0.0
    DUT6 (strt_check_test_1)           4.88e-07 1.29e-04 2.07e+04 1.50e-04   0.1
    DUT5 (deserializer_test_1)         1.09e-05 1.22e-03 3.61e+05 1.59e-03   0.6
    DUT4 (parity_check_test_1)         3.70e-06 2.38e-04 2.64e+05 5.05e-04   0.2
    DUT3 (data_sampling_test_1)        2.07e-05 3.40e-04 1.34e+05 4.94e-04   0.2
    DUT2 (edge_bit_counter_test_1)     1.45e-05 1.07e-03 3.33e+05 1.42e-03   0.5
    DUT1 (FSM_test_1)                  2.08e-05 4.52e-04 2.60e+05 7.34e-04   0.3
  U7_mux2X1 (mux2X1_5)                 1.03e-06 4.71e-06 1.42e+04 1.99e-05   0.0
  U6_mux2X1 (mux2X1_6)                 8.94e-06 4.07e-05 1.40e+04 6.36e-05   0.0
  U2_mux2X1 (mux2X1_0)                 5.74e-05 4.71e-05 1.37e+04 1.18e-04   0.0
  U4_mux2X1 (mux2X1_2)                 8.01e-06 2.10e-06 1.37e+04 2.38e-05   0.0
  U3_mux2X1 (mux2X1_3)                 2.38e-04 7.26e-05 1.37e+04 3.24e-04   0.1
  U1_mux2X1 (mux2X1_4)                 2.02e-04 7.34e-05 1.37e+04 2.89e-04   0.1
  U0_mux2X1 (mux2X1_1)                 2.83e-02 2.05e-03 2.11e+04 3.04e-02  10.9
1
