<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="IR_repositioning.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basic_test1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="basic_test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="basic_test1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basic_test1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="core.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="core.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="core.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="core.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="core.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="core.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="core.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="core.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="core_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="core_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="core_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="core_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="core_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="core_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="core_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="core_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="core_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="core_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="core_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="core_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="core_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="core_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="core_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="core_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="core_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="core_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="core_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="core_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="core_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="core_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="core_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="core_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="core_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="core_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="core_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="core_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="core_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="core_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="core_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="core_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="core_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="core_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="core_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="core_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="core_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="core_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="core_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="core_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="core_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1509650348" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1509650348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509661769" xil_pn:in_ck="-8804966505503319755" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1509661769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_GLPYH_TOP.v"/>
      <outfile xil_pn:name="VGA_PIXEL_GENERATOR.v"/>
      <outfile xil_pn:name="VGA_SIGNAL_GENERATOR.v"/>
      <outfile xil_pn:name="basic_test1.v"/>
      <outfile xil_pn:name="core.v"/>
      <outfile xil_pn:name="core_top.v"/>
      <outfile xil_pn:name="memory_manager.v"/>
      <outfile xil_pn:name="reg_manager.v"/>
      <outfile xil_pn:name="reg_manger.v"/>
    </transform>
    <transform xil_pn:end_ts="1509650776" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7766546851776277335" xil_pn:start_ts="1509650776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509650776" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-842400580525973913" xil_pn:start_ts="1509650776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509650776" xil_pn:in_ck="420159549963121680" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5785008394158019009" xil_pn:start_ts="1509650776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/block_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/block_mem.v"/>
    </transform>
    <transform xil_pn:end_ts="1509661772" xil_pn:in_ck="7771838448848924497" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1509661772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_GLPYH_TOP.v"/>
      <outfile xil_pn:name="VGA_PIXEL_GENERATOR.v"/>
      <outfile xil_pn:name="VGA_SIGNAL_GENERATOR.v"/>
      <outfile xil_pn:name="basic_test1.v"/>
      <outfile xil_pn:name="core.v"/>
      <outfile xil_pn:name="core_top.v"/>
      <outfile xil_pn:name="ipcore_dir/block_mem.v"/>
      <outfile xil_pn:name="memory_manager.v"/>
      <outfile xil_pn:name="reg_manager.v"/>
      <outfile xil_pn:name="reg_manger.v"/>
    </transform>
    <transform xil_pn:end_ts="1509661777" xil_pn:in_ck="7771838448848924497" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-630012065292037167" xil_pn:start_ts="1509661772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="basic_test1_beh.prj"/>
      <outfile xil_pn:name="basic_test1_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1509661777" xil_pn:in_ck="558799803068600545" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4154015737589577396" xil_pn:start_ts="1509661777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="basic_test1_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1509466362" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1509466362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509482103" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3888590973766924464" xil_pn:start_ts="1509482103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509645685" xil_pn:in_ck="420159549963121680" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5785008394158019009" xil_pn:start_ts="1509645685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/block_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/block_mem.v"/>
    </transform>
    <transform xil_pn:end_ts="1509482103" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1509482103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509482103" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6003451116195277138" xil_pn:start_ts="1509482103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509482103" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1509482103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509482103" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3841790279081194679" xil_pn:start_ts="1509482103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509650011" xil_pn:in_ck="5652210431513104251" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1366265255199681838" xil_pn:start_ts="1509649989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="core.ngr"/>
      <outfile xil_pn:name="core_top.lso"/>
      <outfile xil_pn:name="core_top.ngc"/>
      <outfile xil_pn:name="core_top.ngr"/>
      <outfile xil_pn:name="core_top.prj"/>
      <outfile xil_pn:name="core_top.stx"/>
      <outfile xil_pn:name="core_top.syr"/>
      <outfile xil_pn:name="core_top.xst"/>
      <outfile xil_pn:name="core_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1509646002" xil_pn:in_ck="1758176652062114769" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893507933854461" xil_pn:start_ts="1509646002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509650044" xil_pn:in_ck="3178163869009796127" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4793926170896458080" xil_pn:start_ts="1509650034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="core_top.bld"/>
      <outfile xil_pn:name="core_top.ngd"/>
      <outfile xil_pn:name="core_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1509650092" xil_pn:in_ck="-7972901480384403629" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1509650044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="core_top.pcf"/>
      <outfile xil_pn:name="core_top_map.map"/>
      <outfile xil_pn:name="core_top_map.mrp"/>
      <outfile xil_pn:name="core_top_map.ncd"/>
      <outfile xil_pn:name="core_top_map.ngm"/>
      <outfile xil_pn:name="core_top_map.xrpt"/>
      <outfile xil_pn:name="core_top_summary.xml"/>
      <outfile xil_pn:name="core_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1509650121" xil_pn:in_ck="-2133399634380412948" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1509650092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="core_top.ncd"/>
      <outfile xil_pn:name="core_top.pad"/>
      <outfile xil_pn:name="core_top.par"/>
      <outfile xil_pn:name="core_top.ptwx"/>
      <outfile xil_pn:name="core_top.unroutes"/>
      <outfile xil_pn:name="core_top.xpi"/>
      <outfile xil_pn:name="core_top_pad.csv"/>
      <outfile xil_pn:name="core_top_pad.txt"/>
      <outfile xil_pn:name="core_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1509650139" xil_pn:in_ck="5179110971756568958" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1509650121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="core_top.bgn"/>
      <outfile xil_pn:name="core_top.bit"/>
      <outfile xil_pn:name="core_top.drc"/>
      <outfile xil_pn:name="core_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1509650121" xil_pn:in_ck="-7972901480384403761" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1509650113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="core_top.twr"/>
      <outfile xil_pn:name="core_top.twx"/>
    </transform>
  </transforms>

</generated_project>
