#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Dec 01 20:05:22 2016
# Process ID: 8492
# Current directory: C:/Users/Maria/Desktop/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent932 C:\Users\Maria\Desktop\lab4\lab4.xpr
# Log file: C:/Users/Maria/Desktop/lab4/vivado.log
# Journal file: C:/Users/Maria/Desktop/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Maria/Desktop/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Maria/Desktop/lab4/lab4.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:01:28 . Memory (MB): peak = 783.863 ; gain = 134.625
set_property top float_reg [current_fileset]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_float_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_float_add_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ff_de.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ff_de
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/somador5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity somador5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/dec_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ctr_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ctr_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ctr_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ctr_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/instr_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/controlo_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_reg_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity float_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity float_add
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sim_1/imports/testebench/tb_float_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_float_add
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 800.281 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 52847066ba1b43da9d52da12dd7f8550 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_float_add_behav xil_defaultlib.tb_float_add -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ff_de [ff_de_default]
Compiling architecture behavioral of entity xil_defaultlib.ctr_control [ctr_control_default]
Compiling architecture behavioral of entity xil_defaultlib.ctr_16 [ctr_16_default]
Compiling architecture behavioral of entity xil_defaultlib.instr_counter [instr_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.float_reg [float_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.somador5 [somador5_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_4 [dec_4_default]
Compiling architecture behavioral of entity xil_defaultlib.controlo [controlo_default]
Compiling architecture behavioral of entity xil_defaultlib.float_add [float_add_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_float_add
Built simulation snapshot tb_float_add_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav/xsim.dir/tb_float_add_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 48.992 ; gain = 0.023
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 20:15:10 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 800.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_float_add_behav -key {Behavioral:sim_1:Functional:tb_float_add} -tclbatch {tb_float_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source tb_float_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 800.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_float_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:01:39 . Memory (MB): peak = 800.281 ; gain = 16.418
set_property top tb_float_reg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav/tb_float_add_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_float_reg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_float_reg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ff_de.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ff_de
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_reg_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity float_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sim_1/imports/testebench/tb_float_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_float_reg
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 825.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 52847066ba1b43da9d52da12dd7f8550 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_float_reg_behav xil_defaultlib.tb_float_reg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ff_de [ff_de_default]
Compiling architecture behavioral of entity xil_defaultlib.float_reg [float_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_float_reg
Built simulation snapshot tb_float_reg_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav/xsim.dir/tb_float_reg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav/xsim.dir/tb_float_reg_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 01 20:18:31 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.680 ; gain = 0.063
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 20:18:31 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 825.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Maria/Desktop/lab4/lab4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_float_reg_behav -key {Behavioral:sim_1:Functional:tb_float_reg} -tclbatch {tb_float_reg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source tb_float_reg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 825.074 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_float_reg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:56 . Memory (MB): peak = 825.074 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
add_wave {{/tb_float_reg/test_unit/mux_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Maria/Desktop/lab4/lab4.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 825.074 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/alu.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/alu.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/clkdiv.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/clkdiv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/controlo_v2.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/controlo_v2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ctr_16.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ctr_16.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ctr_control.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ctr_control.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/dec_4.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/dec_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/disp7.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/disp7.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ff_de.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ff_de.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_add.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_add.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_reg_v2.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_reg_v2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/full_adder.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/full_adder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/instr_counter.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/instr_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/sd.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/sd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/somador5.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/somador5.vhd:1]
INFO: [filemgmt 20-737] The module currently selected as top, "float_reg", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
[Thu Dec 01 20:25:02 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maria/Desktop/lab4/lab4.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 825.074 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 01 20:52:15 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maria/Desktop/lab4/lab4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 833.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:02:05 . Memory (MB): peak = 833.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 833.512 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 01 21:05:37 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maria/Desktop/lab4/lab4.runs/impl_1/runme.log
set_property top sd [current_fileset]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/alu.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/alu.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/clkdiv.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/clkdiv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/controlo_v2.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/controlo_v2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ctr_16.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ctr_16.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ctr_control.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ctr_control.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/dec_4.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/dec_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/disp7.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/disp7.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ff_de.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ff_de.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_add.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_add.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_reg_v2.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_reg_v2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/full_adder.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/full_adder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/instr_counter.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/instr_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/sd.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/placa/sd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/somador5.vhd" into library xil_defaultlib [C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/somador5.vhd:1]
INFO: [filemgmt 20-737] The module currently selected as top, "float_reg", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
[Thu Dec 01 21:13:17 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maria/Desktop/lab4/lab4.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 01 21:20:56 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maria/Desktop/lab4/lab4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 833.512 ; gain = 0.000
archive_project C:/Users/Maria/Desktop/lab4.xpr.zip -temp_dir C:/Users/Maria/Desktop/lab4/.Xil/Vivado-8492-PC -force
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Maria/Desktop/lab4/.Xil/Vivado-8492-PC' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Maria/Desktop/lab4/lab4.cache/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
