[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ConditionalOp/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ConditionalOp/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<383> s<382> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<174> c<2> s<26> l<1:1> el<1:14>
n<> u<7> t<IntegerAtomType_Int> p<9> s<8> l<2:20> el<2:23>
n<> u<8> t<Signing_Unsigned> p<9> l<2:24> el<2:32>
n<> u<9> t<Data_type> p<10> c<7> l<2:20> el<2:32>
n<> u<10> t<Data_type_or_implicit> p<20> c<9> s<19> l<2:20> el<2:32>
n<NrHarts> u<11> t<StringConst> p<18> s<17> l<2:33> el<2:40>
n<1> u<12> t<IntConst> p<13> l<2:43> el<2:44>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:43> el<2:44>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:43> el<2:44>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:43> el<2:44>
n<> u<16> t<Constant_mintypmax_expression> p<17> c<15> l<2:43> el<2:44>
n<> u<17> t<Constant_param_expression> p<18> c<16> l<2:43> el<2:44>
n<> u<18> t<Param_assignment> p<19> c<11> l<2:33> el<2:44>
n<> u<19> t<List_of_param_assignments> p<20> c<18> l<2:33> el<2:44>
n<> u<20> t<Local_parameter_declaration> p<21> c<10> l<2:9> el<2:44>
n<> u<21> t<Package_or_generate_item_declaration> p<22> c<20> l<2:9> el<2:45>
n<> u<22> t<Module_or_generate_item_declaration> p<23> c<21> l<2:9> el<2:45>
n<> u<23> t<Module_common_item> p<24> c<22> l<2:9> el<2:45>
n<> u<24> t<Module_or_generate_item> p<25> c<23> l<2:9> el<2:45>
n<> u<25> t<Non_port_module_item> p<26> c<24> l<2:9> el<2:45>
n<> u<26> t<Module_item> p<174> c<25> s<46> l<2:9> el<2:45>
n<> u<27> t<IntegerAtomType_Int> p<29> s<28> l<4:13> el<4:16>
n<> u<28> t<Signing_Unsigned> p<29> l<4:17> el<4:25>
n<> u<29> t<Data_type> p<30> c<27> l<4:13> el<4:25>
n<> u<30> t<Data_type_or_implicit> p<40> c<29> s<39> l<4:13> el<4:25>
n<NrHarts2> u<31> t<StringConst> p<38> s<37> l<4:26> el<4:34>
n<8> u<32> t<IntConst> p<33> l<4:37> el<4:38>
n<> u<33> t<Primary_literal> p<34> c<32> l<4:37> el<4:38>
n<> u<34> t<Constant_primary> p<35> c<33> l<4:37> el<4:38>
n<> u<35> t<Constant_expression> p<36> c<34> l<4:37> el<4:38>
n<> u<36> t<Constant_mintypmax_expression> p<37> c<35> l<4:37> el<4:38>
n<> u<37> t<Constant_param_expression> p<38> c<36> l<4:37> el<4:38>
n<> u<38> t<Param_assignment> p<39> c<31> l<4:26> el<4:38>
n<> u<39> t<List_of_param_assignments> p<40> c<38> l<4:26> el<4:38>
n<> u<40> t<Local_parameter_declaration> p<41> c<30> l<4:2> el<4:38>
n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<4:2> el<4:39>
n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<4:2> el<4:39>
n<> u<43> t<Module_common_item> p<44> c<42> l<4:2> el<4:39>
n<> u<44> t<Module_or_generate_item> p<45> c<43> l<4:2> el<4:39>
n<> u<45> t<Non_port_module_item> p<46> c<44> l<4:2> el<4:39>
n<> u<46> t<Module_item> p<174> c<45> s<90> l<4:2> el<4:39>
n<> u<47> t<IntegerAtomType_Int> p<49> s<48> l<6:13> el<6:16>
n<> u<48> t<Signing_Unsigned> p<49> l<6:17> el<6:25>
n<> u<49> t<Data_type> p<50> c<47> l<6:13> el<6:25>
n<> u<50> t<Data_type_or_implicit> p<84> c<49> s<83> l<6:13> el<6:25>
n<HartSelLen1> u<51> t<StringConst> p<82> s<81> l<6:26> el<6:37>
n<NrHarts> u<52> t<StringConst> p<53> l<6:41> el<6:48>
n<> u<53> t<Primary_literal> p<54> c<52> l<6:41> el<6:48>
n<> u<54> t<Constant_primary> p<55> c<53> l<6:41> el<6:48>
n<> u<55> t<Constant_expression> p<61> c<54> s<60> l<6:41> el<6:48>
n<1> u<56> t<IntConst> p<57> l<6:52> el<6:53>
n<> u<57> t<Primary_literal> p<58> c<56> l<6:52> el<6:53>
n<> u<58> t<Constant_primary> p<59> c<57> l<6:52> el<6:53>
n<> u<59> t<Constant_expression> p<61> c<58> l<6:52> el<6:53>
n<> u<60> t<BinOp_Equiv> p<61> s<59> l<6:49> el<6:51>
n<> u<61> t<Constant_expression> p<62> c<55> l<6:41> el<6:53>
n<> u<62> t<Constant_primary> p<63> c<61> l<6:40> el<6:54>
n<> u<63> t<Constant_expression> p<79> c<62> s<64> l<6:40> el<6:54>
n<> u<64> t<Conditional_operator> p<79> s<68> l<6:55> el<6:56>
n<1> u<65> t<IntConst> p<66> l<6:57> el<6:58>
n<> u<66> t<Primary_literal> p<67> c<65> l<6:57> el<6:58>
n<> u<67> t<Primary> p<68> c<66> l<6:57> el<6:58>
n<> u<68> t<Expression> p<79> c<67> s<78> l<6:57> el<6:58>
n<> u<69> t<Dollar_keyword> p<76> s<70> l<6:61> el<6:62>
n<clog2> u<70> t<StringConst> p<76> s<75> l<6:62> el<6:67>
n<NrHarts> u<71> t<StringConst> p<72> l<6:68> el<6:75>
n<> u<72> t<Primary_literal> p<73> c<71> l<6:68> el<6:75>
n<> u<73> t<Primary> p<74> c<72> l<6:68> el<6:75>
n<> u<74> t<Expression> p<75> c<73> l<6:68> el<6:75>
n<> u<75> t<List_of_arguments> p<76> c<74> l<6:68> el<6:75>
n<> u<76> t<Subroutine_call> p<77> c<69> l<6:61> el<6:76>
n<> u<77> t<Constant_primary> p<78> c<76> l<6:61> el<6:76>
n<> u<78> t<Constant_expression> p<79> c<77> l<6:61> el<6:76>
n<> u<79> t<Constant_expression> p<80> c<63> l<6:40> el<6:76>
n<> u<80> t<Constant_mintypmax_expression> p<81> c<79> l<6:40> el<6:76>
n<> u<81> t<Constant_param_expression> p<82> c<80> l<6:40> el<6:76>
n<> u<82> t<Param_assignment> p<83> c<51> l<6:26> el<6:76>
n<> u<83> t<List_of_param_assignments> p<84> c<82> l<6:26> el<6:76>
n<> u<84> t<Local_parameter_declaration> p<85> c<50> l<6:2> el<6:76>
n<> u<85> t<Package_or_generate_item_declaration> p<86> c<84> l<6:2> el<6:77>
n<> u<86> t<Module_or_generate_item_declaration> p<87> c<85> l<6:2> el<6:77>
n<> u<87> t<Module_common_item> p<88> c<86> l<6:2> el<6:77>
n<> u<88> t<Module_or_generate_item> p<89> c<87> l<6:2> el<6:77>
n<> u<89> t<Non_port_module_item> p<90> c<88> l<6:2> el<6:77>
n<> u<90> t<Module_item> p<174> c<89> s<128> l<6:2> el<6:77>
n<> u<91> t<IntegerAtomType_Int> p<93> s<92> l<8:13> el<8:16>
n<> u<92> t<Signing_Unsigned> p<93> l<8:17> el<8:25>
n<> u<93> t<Data_type> p<94> c<91> l<8:13> el<8:25>
n<> u<94> t<Data_type_or_implicit> p<122> c<93> s<121> l<8:13> el<8:25>
n<HartSelLen2> u<95> t<StringConst> p<120> s<119> l<8:26> el<8:37>
n<NrHarts> u<96> t<StringConst> p<97> l<8:41> el<8:48>
n<> u<97> t<Primary_literal> p<98> c<96> l<8:41> el<8:48>
n<> u<98> t<Constant_primary> p<99> c<97> l<8:41> el<8:48>
n<> u<99> t<Constant_expression> p<105> c<98> s<104> l<8:41> el<8:48>
n<1> u<100> t<IntConst> p<101> l<8:52> el<8:53>
n<> u<101> t<Primary_literal> p<102> c<100> l<8:52> el<8:53>
n<> u<102> t<Constant_primary> p<103> c<101> l<8:52> el<8:53>
n<> u<103> t<Constant_expression> p<105> c<102> l<8:52> el<8:53>
n<> u<104> t<BinOp_Equiv> p<105> s<103> l<8:49> el<8:51>
n<> u<105> t<Constant_expression> p<106> c<99> l<8:41> el<8:53>
n<> u<106> t<Constant_primary> p<107> c<105> l<8:40> el<8:54>
n<> u<107> t<Constant_expression> p<117> c<106> s<108> l<8:40> el<8:54>
n<> u<108> t<Conditional_operator> p<117> s<112> l<8:55> el<8:56>
n<1> u<109> t<IntConst> p<110> l<8:57> el<8:58>
n<> u<110> t<Primary_literal> p<111> c<109> l<8:57> el<8:58>
n<> u<111> t<Primary> p<112> c<110> l<8:57> el<8:58>
n<> u<112> t<Expression> p<117> c<111> s<116> l<8:57> el<8:58>
n<0> u<113> t<IntConst> p<114> l<8:61> el<8:62>
n<> u<114> t<Primary_literal> p<115> c<113> l<8:61> el<8:62>
n<> u<115> t<Constant_primary> p<116> c<114> l<8:61> el<8:62>
n<> u<116> t<Constant_expression> p<117> c<115> l<8:61> el<8:62>
n<> u<117> t<Constant_expression> p<118> c<107> l<8:40> el<8:62>
n<> u<118> t<Constant_mintypmax_expression> p<119> c<117> l<8:40> el<8:62>
n<> u<119> t<Constant_param_expression> p<120> c<118> l<8:40> el<8:62>
n<> u<120> t<Param_assignment> p<121> c<95> l<8:26> el<8:62>
n<> u<121> t<List_of_param_assignments> p<122> c<120> l<8:26> el<8:62>
n<> u<122> t<Local_parameter_declaration> p<123> c<94> l<8:2> el<8:62>
n<> u<123> t<Package_or_generate_item_declaration> p<124> c<122> l<8:2> el<8:63>
n<> u<124> t<Module_or_generate_item_declaration> p<125> c<123> l<8:2> el<8:63>
n<> u<125> t<Module_common_item> p<126> c<124> l<8:2> el<8:63>
n<> u<126> t<Module_or_generate_item> p<127> c<125> l<8:2> el<8:63>
n<> u<127> t<Non_port_module_item> p<128> c<126> l<8:2> el<8:63>
n<> u<128> t<Module_item> p<174> c<127> s<172> l<8:2> el<8:63>
n<> u<129> t<IntegerAtomType_Int> p<131> s<130> l<10:13> el<10:16>
n<> u<130> t<Signing_Unsigned> p<131> l<10:17> el<10:25>
n<> u<131> t<Data_type> p<132> c<129> l<10:13> el<10:25>
n<> u<132> t<Data_type_or_implicit> p<166> c<131> s<165> l<10:13> el<10:25>
n<HartSelLen3> u<133> t<StringConst> p<164> s<163> l<10:26> el<10:37>
n<NrHarts> u<134> t<StringConst> p<135> l<10:41> el<10:48>
n<> u<135> t<Primary_literal> p<136> c<134> l<10:41> el<10:48>
n<> u<136> t<Constant_primary> p<137> c<135> l<10:41> el<10:48>
n<> u<137> t<Constant_expression> p<143> c<136> s<142> l<10:41> el<10:48>
n<1> u<138> t<IntConst> p<139> l<10:52> el<10:53>
n<> u<139> t<Primary_literal> p<140> c<138> l<10:52> el<10:53>
n<> u<140> t<Constant_primary> p<141> c<139> l<10:52> el<10:53>
n<> u<141> t<Constant_expression> p<143> c<140> l<10:52> el<10:53>
n<> u<142> t<BinOp_Equiv> p<143> s<141> l<10:49> el<10:51>
n<> u<143> t<Constant_expression> p<144> c<137> l<10:41> el<10:53>
n<> u<144> t<Constant_primary> p<145> c<143> l<10:40> el<10:54>
n<> u<145> t<Constant_expression> p<161> c<144> s<146> l<10:40> el<10:54>
n<> u<146> t<Conditional_operator> p<161> s<150> l<10:55> el<10:56>
n<1> u<147> t<IntConst> p<148> l<10:57> el<10:58>
n<> u<148> t<Primary_literal> p<149> c<147> l<10:57> el<10:58>
n<> u<149> t<Primary> p<150> c<148> l<10:57> el<10:58>
n<> u<150> t<Expression> p<161> c<149> s<160> l<10:57> el<10:58>
n<> u<151> t<Dollar_keyword> p<158> s<152> l<10:61> el<10:62>
n<clog2> u<152> t<StringConst> p<158> s<157> l<10:62> el<10:67>
n<NrHarts2> u<153> t<StringConst> p<154> l<10:68> el<10:76>
n<> u<154> t<Primary_literal> p<155> c<153> l<10:68> el<10:76>
n<> u<155> t<Primary> p<156> c<154> l<10:68> el<10:76>
n<> u<156> t<Expression> p<157> c<155> l<10:68> el<10:76>
n<> u<157> t<List_of_arguments> p<158> c<156> l<10:68> el<10:76>
n<> u<158> t<Subroutine_call> p<159> c<151> l<10:61> el<10:77>
n<> u<159> t<Constant_primary> p<160> c<158> l<10:61> el<10:77>
n<> u<160> t<Constant_expression> p<161> c<159> l<10:61> el<10:77>
n<> u<161> t<Constant_expression> p<162> c<145> l<10:40> el<10:77>
n<> u<162> t<Constant_mintypmax_expression> p<163> c<161> l<10:40> el<10:77>
n<> u<163> t<Constant_param_expression> p<164> c<162> l<10:40> el<10:77>
n<> u<164> t<Param_assignment> p<165> c<133> l<10:26> el<10:77>
n<> u<165> t<List_of_param_assignments> p<166> c<164> l<10:26> el<10:77>
n<> u<166> t<Local_parameter_declaration> p<167> c<132> l<10:2> el<10:77>
n<> u<167> t<Package_or_generate_item_declaration> p<168> c<166> l<10:2> el<10:78>
n<> u<168> t<Module_or_generate_item_declaration> p<169> c<167> l<10:2> el<10:78>
n<> u<169> t<Module_common_item> p<170> c<168> l<10:2> el<10:78>
n<> u<170> t<Module_or_generate_item> p<171> c<169> l<10:2> el<10:78>
n<> u<171> t<Non_port_module_item> p<172> c<170> l<10:2> el<10:78>
n<> u<172> t<Module_item> p<174> c<171> s<173> l<10:2> el<10:78>
n<> u<173> t<Endmodule> p<174> l<12:1> el<12:10>
n<> u<174> t<Module_declaration> p<175> c<6> l<1:1> el<12:10>
n<> u<175> t<Description> p<382> c<174> s<381> l<1:1> el<12:10>
n<module> u<176> t<Module_keyword> p<208> s<177> l<14:1> el<14:7>
n<ibex_register_file> u<177> t<StringConst> p<208> s<207> l<14:8> el<14:26>
n<> u<178> t<IntVec_TypeBit> p<179> l<15:15> el<15:18>
n<> u<179> t<Data_type> p<180> c<178> l<15:15> el<15:18>
n<> u<180> t<Data_type_or_implicit> p<190> c<179> s<189> l<15:15> el<15:18>
n<RV32E> u<181> t<StringConst> p<188> s<187> l<15:28> el<15:33>
n<0> u<182> t<IntConst> p<183> l<15:48> el<15:49>
n<> u<183> t<Primary_literal> p<184> c<182> l<15:48> el<15:49>
n<> u<184> t<Constant_primary> p<185> c<183> l<15:48> el<15:49>
n<> u<185> t<Constant_expression> p<186> c<184> l<15:48> el<15:49>
n<> u<186> t<Constant_mintypmax_expression> p<187> c<185> l<15:48> el<15:49>
n<> u<187> t<Constant_param_expression> p<188> c<186> l<15:48> el<15:49>
n<> u<188> t<Param_assignment> p<189> c<181> l<15:28> el<15:49>
n<> u<189> t<List_of_param_assignments> p<190> c<188> l<15:28> el<15:49>
n<> u<190> t<Parameter_declaration> p<191> c<180> l<15:5> el<15:49>
n<> u<191> t<Parameter_port_declaration> p<207> c<190> s<206> l<15:5> el<15:49>
n<> u<192> t<IntegerAtomType_Int> p<194> s<193> l<16:15> el<16:18>
n<> u<193> t<Signing_Unsigned> p<194> l<16:19> el<16:27>
n<> u<194> t<Data_type> p<195> c<192> l<16:15> el<16:27>
n<> u<195> t<Data_type_or_implicit> p<205> c<194> s<204> l<16:15> el<16:27>
n<DataWidth> u<196> t<StringConst> p<203> s<202> l<16:28> el<16:37>
n<32> u<197> t<IntConst> p<198> l<16:48> el<16:50>
n<> u<198> t<Primary_literal> p<199> c<197> l<16:48> el<16:50>
n<> u<199> t<Constant_primary> p<200> c<198> l<16:48> el<16:50>
n<> u<200> t<Constant_expression> p<201> c<199> l<16:48> el<16:50>
n<> u<201> t<Constant_mintypmax_expression> p<202> c<200> l<16:48> el<16:50>
n<> u<202> t<Constant_param_expression> p<203> c<201> l<16:48> el<16:50>
n<> u<203> t<Param_assignment> p<204> c<196> l<16:28> el<16:50>
n<> u<204> t<List_of_param_assignments> p<205> c<203> l<16:28> el<16:50>
n<> u<205> t<Parameter_declaration> p<206> c<195> l<16:5> el<16:50>
n<> u<206> t<Parameter_port_declaration> p<207> c<205> l<16:5> el<16:50>
n<> u<207> t<Parameter_port_list> p<208> c<191> l<14:27> el<17:2>
n<> u<208> t<Module_ansi_header> p<380> c<176> s<237> l<14:1> el<17:3>
n<> u<209> t<IntegerAtomType_Int> p<211> s<210> l<18:14> el<18:17>
n<> u<210> t<Signing_Unsigned> p<211> l<18:18> el<18:26>
n<> u<211> t<Data_type> p<212> c<209> l<18:14> el<18:26>
n<> u<212> t<Data_type_or_implicit> p<232> c<211> s<231> l<18:14> el<18:26>
n<ADDR_WIDTH> u<213> t<StringConst> p<230> s<229> l<18:27> el<18:37>
n<RV32E> u<214> t<StringConst> p<215> l<18:40> el<18:45>
n<> u<215> t<Primary_literal> p<216> c<214> l<18:40> el<18:45>
n<> u<216> t<Constant_primary> p<217> c<215> l<18:40> el<18:45>
n<> u<217> t<Constant_expression> p<227> c<216> s<218> l<18:40> el<18:45>
n<> u<218> t<Conditional_operator> p<227> s<222> l<18:46> el<18:47>
n<4> u<219> t<IntConst> p<220> l<18:48> el<18:49>
n<> u<220> t<Primary_literal> p<221> c<219> l<18:48> el<18:49>
n<> u<221> t<Primary> p<222> c<220> l<18:48> el<18:49>
n<> u<222> t<Expression> p<227> c<221> s<226> l<18:48> el<18:49>
n<5> u<223> t<IntConst> p<224> l<18:52> el<18:53>
n<> u<224> t<Primary_literal> p<225> c<223> l<18:52> el<18:53>
n<> u<225> t<Constant_primary> p<226> c<224> l<18:52> el<18:53>
n<> u<226> t<Constant_expression> p<227> c<225> l<18:52> el<18:53>
n<> u<227> t<Constant_expression> p<228> c<217> l<18:40> el<18:53>
n<> u<228> t<Constant_mintypmax_expression> p<229> c<227> l<18:40> el<18:53>
n<> u<229> t<Constant_param_expression> p<230> c<228> l<18:40> el<18:53>
n<> u<230> t<Param_assignment> p<231> c<213> l<18:27> el<18:53>
n<> u<231> t<List_of_param_assignments> p<232> c<230> l<18:27> el<18:53>
n<> u<232> t<Local_parameter_declaration> p<233> c<212> l<18:3> el<18:53>
n<> u<233> t<Package_or_generate_item_declaration> p<234> c<232> l<18:3> el<18:54>
n<> u<234> t<Module_or_generate_item_declaration> p<235> c<233> l<18:3> el<18:54>
n<> u<235> t<Module_common_item> p<236> c<234> l<18:3> el<18:54>
n<> u<236> t<Module_or_generate_item> p<237> c<235> l<18:3> el<18:54>
n<> u<237> t<Non_port_module_item> p<380> c<236> s<262> l<18:3> el<18:54>
n<> u<238> t<IntegerAtomType_Int> p<240> s<239> l<19:14> el<19:17>
n<> u<239> t<Signing_Unsigned> p<240> l<19:18> el<19:26>
n<> u<240> t<Data_type> p<241> c<238> l<19:14> el<19:26>
n<> u<241> t<Data_type_or_implicit> p<257> c<240> s<256> l<19:14> el<19:26>
n<NUM_WORDS> u<242> t<StringConst> p<255> s<254> l<19:27> el<19:36>
n<2> u<243> t<IntConst> p<244> l<19:40> el<19:41>
n<> u<244> t<Primary_literal> p<245> c<243> l<19:40> el<19:41>
n<> u<245> t<Constant_primary> p<246> c<244> l<19:40> el<19:41>
n<> u<246> t<Constant_expression> p<252> c<245> s<251> l<19:40> el<19:41>
n<ADDR_WIDTH> u<247> t<StringConst> p<248> l<19:43> el<19:53>
n<> u<248> t<Primary_literal> p<249> c<247> l<19:43> el<19:53>
n<> u<249> t<Constant_primary> p<250> c<248> l<19:43> el<19:53>
n<> u<250> t<Constant_expression> p<252> c<249> l<19:43> el<19:53>
n<> u<251> t<BinOp_MultMult> p<252> s<250> l<19:41> el<19:43>
n<> u<252> t<Constant_expression> p<253> c<246> l<19:40> el<19:53>
n<> u<253> t<Constant_mintypmax_expression> p<254> c<252> l<19:40> el<19:53>
n<> u<254> t<Constant_param_expression> p<255> c<253> l<19:40> el<19:53>
n<> u<255> t<Param_assignment> p<256> c<242> l<19:27> el<19:53>
n<> u<256> t<List_of_param_assignments> p<257> c<255> l<19:27> el<19:53>
n<> u<257> t<Local_parameter_declaration> p<258> c<241> l<19:3> el<19:53>
n<> u<258> t<Package_or_generate_item_declaration> p<259> c<257> l<19:3> el<19:54>
n<> u<259> t<Module_or_generate_item_declaration> p<260> c<258> l<19:3> el<19:54>
n<> u<260> t<Module_common_item> p<261> c<259> l<19:3> el<19:54>
n<> u<261> t<Module_or_generate_item> p<262> c<260> l<19:3> el<19:54>
n<> u<262> t<Non_port_module_item> p<380> c<261> s<306> l<19:3> el<19:54>
n<> u<263> t<IntVec_TypeLogic> p<296> s<279> l<21:3> el<21:8>
n<NUM_WORDS> u<264> t<StringConst> p<265> l<21:10> el<21:19>
n<> u<265> t<Primary_literal> p<266> c<264> l<21:10> el<21:19>
n<> u<266> t<Constant_primary> p<267> c<265> l<21:10> el<21:19>
n<> u<267> t<Constant_expression> p<273> c<266> s<272> l<21:10> el<21:19>
n<1> u<268> t<IntConst> p<269> l<21:20> el<21:21>
n<> u<269> t<Primary_literal> p<270> c<268> l<21:20> el<21:21>
n<> u<270> t<Constant_primary> p<271> c<269> l<21:20> el<21:21>
n<> u<271> t<Constant_expression> p<273> c<270> l<21:20> el<21:21>
n<> u<272> t<BinOp_Minus> p<273> s<271> l<21:19> el<21:20>
n<> u<273> t<Constant_expression> p<278> c<267> s<277> l<21:10> el<21:21>
n<0> u<274> t<IntConst> p<275> l<21:22> el<21:23>
n<> u<275> t<Primary_literal> p<276> c<274> l<21:22> el<21:23>
n<> u<276> t<Constant_primary> p<277> c<275> l<21:22> el<21:23>
n<> u<277> t<Constant_expression> p<278> c<276> l<21:22> el<21:23>
n<> u<278> t<Constant_range> p<279> c<273> l<21:10> el<21:23>
n<> u<279> t<Packed_dimension> p<296> c<278> s<295> l<21:9> el<21:24>
n<DataWidth> u<280> t<StringConst> p<281> l<21:25> el<21:34>
n<> u<281> t<Primary_literal> p<282> c<280> l<21:25> el<21:34>
n<> u<282> t<Constant_primary> p<283> c<281> l<21:25> el<21:34>
n<> u<283> t<Constant_expression> p<289> c<282> s<288> l<21:25> el<21:34>
n<1> u<284> t<IntConst> p<285> l<21:35> el<21:36>
n<> u<285> t<Primary_literal> p<286> c<284> l<21:35> el<21:36>
n<> u<286> t<Constant_primary> p<287> c<285> l<21:35> el<21:36>
n<> u<287> t<Constant_expression> p<289> c<286> l<21:35> el<21:36>
n<> u<288> t<BinOp_Minus> p<289> s<287> l<21:34> el<21:35>
n<> u<289> t<Constant_expression> p<294> c<283> s<293> l<21:25> el<21:36>
n<0> u<290> t<IntConst> p<291> l<21:37> el<21:38>
n<> u<291> t<Primary_literal> p<292> c<290> l<21:37> el<21:38>
n<> u<292> t<Constant_primary> p<293> c<291> l<21:37> el<21:38>
n<> u<293> t<Constant_expression> p<294> c<292> l<21:37> el<21:38>
n<> u<294> t<Constant_range> p<295> c<289> l<21:25> el<21:38>
n<> u<295> t<Packed_dimension> p<296> c<294> l<21:24> el<21:39>
n<> u<296> t<Data_type> p<300> c<263> s<299> l<21:3> el<21:39>
n<rf_reg> u<297> t<StringConst> p<298> l<21:40> el<21:46>
n<> u<298> t<Variable_decl_assignment> p<299> c<297> l<21:40> el<21:46>
n<> u<299> t<List_of_variable_decl_assignments> p<300> c<298> l<21:40> el<21:46>
n<> u<300> t<Variable_declaration> p<301> c<296> l<21:3> el<21:47>
n<> u<301> t<Data_declaration> p<302> c<300> l<21:3> el<21:47>
n<> u<302> t<Package_or_generate_item_declaration> p<303> c<301> l<21:3> el<21:47>
n<> u<303> t<Module_or_generate_item_declaration> p<304> c<302> l<21:3> el<21:47>
n<> u<304> t<Module_common_item> p<305> c<303> l<21:3> el<21:47>
n<> u<305> t<Module_or_generate_item> p<306> c<304> l<21:3> el<21:47>
n<> u<306> t<Non_port_module_item> p<380> c<305> s<350> l<21:3> el<21:47>
n<> u<307> t<IntVec_TypeLogic> p<340> s<323> l<22:3> el<22:8>
n<NUM_WORDS> u<308> t<StringConst> p<309> l<22:10> el<22:19>
n<> u<309> t<Primary_literal> p<310> c<308> l<22:10> el<22:19>
n<> u<310> t<Constant_primary> p<311> c<309> l<22:10> el<22:19>
n<> u<311> t<Constant_expression> p<317> c<310> s<316> l<22:10> el<22:19>
n<1> u<312> t<IntConst> p<313> l<22:20> el<22:21>
n<> u<313> t<Primary_literal> p<314> c<312> l<22:20> el<22:21>
n<> u<314> t<Constant_primary> p<315> c<313> l<22:20> el<22:21>
n<> u<315> t<Constant_expression> p<317> c<314> l<22:20> el<22:21>
n<> u<316> t<BinOp_Minus> p<317> s<315> l<22:19> el<22:20>
n<> u<317> t<Constant_expression> p<322> c<311> s<321> l<22:10> el<22:21>
n<1> u<318> t<IntConst> p<319> l<22:22> el<22:23>
n<> u<319> t<Primary_literal> p<320> c<318> l<22:22> el<22:23>
n<> u<320> t<Constant_primary> p<321> c<319> l<22:22> el<22:23>
n<> u<321> t<Constant_expression> p<322> c<320> l<22:22> el<22:23>
n<> u<322> t<Constant_range> p<323> c<317> l<22:10> el<22:23>
n<> u<323> t<Packed_dimension> p<340> c<322> s<339> l<22:9> el<22:24>
n<DataWidth> u<324> t<StringConst> p<325> l<22:25> el<22:34>
n<> u<325> t<Primary_literal> p<326> c<324> l<22:25> el<22:34>
n<> u<326> t<Constant_primary> p<327> c<325> l<22:25> el<22:34>
n<> u<327> t<Constant_expression> p<333> c<326> s<332> l<22:25> el<22:34>
n<1> u<328> t<IntConst> p<329> l<22:35> el<22:36>
n<> u<329> t<Primary_literal> p<330> c<328> l<22:35> el<22:36>
n<> u<330> t<Constant_primary> p<331> c<329> l<22:35> el<22:36>
n<> u<331> t<Constant_expression> p<333> c<330> l<22:35> el<22:36>
n<> u<332> t<BinOp_Minus> p<333> s<331> l<22:34> el<22:35>
n<> u<333> t<Constant_expression> p<338> c<327> s<337> l<22:25> el<22:36>
n<0> u<334> t<IntConst> p<335> l<22:37> el<22:38>
n<> u<335> t<Primary_literal> p<336> c<334> l<22:37> el<22:38>
n<> u<336> t<Constant_primary> p<337> c<335> l<22:37> el<22:38>
n<> u<337> t<Constant_expression> p<338> c<336> l<22:37> el<22:38>
n<> u<338> t<Constant_range> p<339> c<333> l<22:25> el<22:38>
n<> u<339> t<Packed_dimension> p<340> c<338> l<22:24> el<22:39>
n<> u<340> t<Data_type> p<344> c<307> s<343> l<22:3> el<22:39>
n<rf_reg_q> u<341> t<StringConst> p<342> l<22:40> el<22:48>
n<> u<342> t<Variable_decl_assignment> p<343> c<341> l<22:40> el<22:48>
n<> u<343> t<List_of_variable_decl_assignments> p<344> c<342> l<22:40> el<22:48>
n<> u<344> t<Variable_declaration> p<345> c<340> l<22:3> el<22:49>
n<> u<345> t<Data_declaration> p<346> c<344> l<22:3> el<22:49>
n<> u<346> t<Package_or_generate_item_declaration> p<347> c<345> l<22:3> el<22:49>
n<> u<347> t<Module_or_generate_item_declaration> p<348> c<346> l<22:3> el<22:49>
n<> u<348> t<Module_common_item> p<349> c<347> l<22:3> el<22:49>
n<> u<349> t<Module_or_generate_item> p<350> c<348> l<22:3> el<22:49>
n<> u<350> t<Non_port_module_item> p<380> c<349> s<378> l<22:3> el<22:49>
n<> u<351> t<IntVec_TypeLogic> p<368> s<367> l<23:3> el<23:8>
n<NUM_WORDS> u<352> t<StringConst> p<353> l<23:10> el<23:19>
n<> u<353> t<Primary_literal> p<354> c<352> l<23:10> el<23:19>
n<> u<354> t<Constant_primary> p<355> c<353> l<23:10> el<23:19>
n<> u<355> t<Constant_expression> p<361> c<354> s<360> l<23:10> el<23:19>
n<1> u<356> t<IntConst> p<357> l<23:20> el<23:21>
n<> u<357> t<Primary_literal> p<358> c<356> l<23:20> el<23:21>
n<> u<358> t<Constant_primary> p<359> c<357> l<23:20> el<23:21>
n<> u<359> t<Constant_expression> p<361> c<358> l<23:20> el<23:21>
n<> u<360> t<BinOp_Minus> p<361> s<359> l<23:19> el<23:20>
n<> u<361> t<Constant_expression> p<366> c<355> s<365> l<23:10> el<23:21>
n<1> u<362> t<IntConst> p<363> l<23:22> el<23:23>
n<> u<363> t<Primary_literal> p<364> c<362> l<23:22> el<23:23>
n<> u<364> t<Constant_primary> p<365> c<363> l<23:22> el<23:23>
n<> u<365> t<Constant_expression> p<366> c<364> l<23:22> el<23:23>
n<> u<366> t<Constant_range> p<367> c<361> l<23:10> el<23:23>
n<> u<367> t<Packed_dimension> p<368> c<366> l<23:9> el<23:24>
n<> u<368> t<Data_type> p<372> c<351> s<371> l<23:3> el<23:24>
n<we_a_dec> u<369> t<StringConst> p<370> l<23:40> el<23:48>
n<> u<370> t<Variable_decl_assignment> p<371> c<369> l<23:40> el<23:48>
n<> u<371> t<List_of_variable_decl_assignments> p<372> c<370> l<23:40> el<23:48>
n<> u<372> t<Variable_declaration> p<373> c<368> l<23:3> el<23:49>
n<> u<373> t<Data_declaration> p<374> c<372> l<23:3> el<23:49>
n<> u<374> t<Package_or_generate_item_declaration> p<375> c<373> l<23:3> el<23:49>
n<> u<375> t<Module_or_generate_item_declaration> p<376> c<374> l<23:3> el<23:49>
n<> u<376> t<Module_common_item> p<377> c<375> l<23:3> el<23:49>
n<> u<377> t<Module_or_generate_item> p<378> c<376> l<23:3> el<23:49>
n<> u<378> t<Non_port_module_item> p<380> c<377> s<379> l<23:3> el<23:49>
n<> u<379> t<Endmodule> p<380> l<24:1> el<24:10>
n<> u<380> t<Module_declaration> p<381> c<208> l<14:1> el<24:10>
n<> u<381> t<Description> p<382> c<380> l<14:1> el<24:10>
n<> u<382> t<Source_text> p<383> c<175> l<1:1> el<24:10>
n<> u<383> t<Top_level_rule> c<1> l<1:1> el<25:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConditionalOp/dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/ConditionalOp/dut.sv:14:1: No timescale set for "ibex_register_file".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ConditionalOp/dut.sv:14:1: Compile module "work@ibex_register_file".

[INF:CP0303] ${SURELOG_DIR}/tests/ConditionalOp/dut.sv:1:1: Compile module "work@top".

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ConditionalOp/builtin.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<249> s<248> f<0> l<1:3> el<1:3>
n<mailbox> u<2> t<StringConst> p<102> s<16> f<0> l<1:9> el<1:16>
n<> u<3> t<IntegerAtomType_Int> p<4> f<0> l<3:19> el<3:22>
n<> u<4> t<Data_type> p<5> c<3> f<0> l<3:19> el<3:22>
n<> u<5> t<Data_type_or_implicit> p<11> c<4> s<6> f<0> l<3:19> el<3:22>
n<bound> u<6> t<StringConst> p<11> s<10> f<0> l<3:23> el<3:28>
n<0> u<7> t<IntConst> p<8> f<0> l<3:31> el<3:32>
n<> u<8> t<Primary_literal> p<9> c<7> f<0> l<3:31> el<3:32>
n<> u<9> t<Primary> p<10> c<8> f<0> l<3:31> el<3:32>
n<> u<10> t<Expression> p<11> c<9> f<0> l<3:31> el<3:32>
n<> u<11> t<Tf_port_item> p<12> c<5> f<0> l<3:19> el<3:32>
n<> u<12> t<Tf_port_list> p<14> c<11> s<13> f<0> l<3:19> el<3:32>
n<> u<13> t<Endfunction> p<14> f<0> l<4:5> el<4:16>
n<> u<14> t<Class_constructor_declaration> p<15> c<12> f<0> l<3:5> el<4:16>
n<> u<15> t<Class_method> p<16> c<14> f<0> l<3:5> el<4:16>
n<> u<16> t<Class_item> p<102> c<15> s<26> f<0> l<3:5> el<4:16>
n<> u<17> t<IntegerAtomType_Int> p<18> f<0> l<6:14> el<6:17>
n<> u<18> t<Data_type> p<19> c<17> f<0> l<6:14> el<6:17>
n<> u<19> t<Function_data_type> p<20> c<18> f<0> l<6:14> el<6:17>
n<> u<20> t<Function_data_type_or_implicit> p<23> c<19> s<21> f<0> l<6:14> el<6:17>
n<num> u<21> t<StringConst> p<23> s<22> f<0> l<6:18> el<6:21>
n<> u<22> t<Endfunction> p<23> f<0> l<7:5> el<7:16>
n<> u<23> t<Function_body_declaration> p<24> c<20> f<0> l<6:14> el<7:16>
n<> u<24> t<Function_declaration> p<25> c<23> f<0> l<6:5> el<7:16>
n<> u<25> t<Class_method> p<26> c<24> f<0> l<6:5> el<7:16>
n<> u<26> t<Class_item> p<102> c<25> s<36> f<0> l<6:5> el<7:16>
n<put> u<27> t<StringConst> p<33> s<31> f<0> l<9:10> el<9:13>
n<> u<28> t<Data_type_or_implicit> p<30> s<29> f<0> l<9:15> el<9:15>
n<message> u<29> t<StringConst> p<30> f<0> l<9:15> el<9:22>
n<> u<30> t<Tf_port_item> p<31> c<28> f<0> l<9:15> el<9:22>
n<> u<31> t<Tf_port_list> p<33> c<30> s<32> f<0> l<9:15> el<9:22>
n<> u<32> t<Endtask> p<33> f<0> l<10:5> el<10:12>
n<> u<33> t<Task_body_declaration> p<34> c<27> f<0> l<9:10> el<10:12>
n<> u<34> t<Task_declaration> p<35> c<33> f<0> l<9:5> el<10:12>
n<> u<35> t<Class_method> p<36> c<34> f<0> l<9:5> el<10:12>
n<> u<36> t<Class_item> p<102> c<35> s<47> f<0> l<9:5> el<10:12>
n<> u<37> t<Function_data_type_or_implicit> p<44> s<38> f<0> l<12:14> el<12:14>
n<try_put> u<38> t<StringConst> p<44> s<42> f<0> l<12:14> el<12:21>
n<> u<39> t<Data_type_or_implicit> p<41> s<40> f<0> l<12:23> el<12:23>
n<message> u<40> t<StringConst> p<41> f<0> l<12:23> el<12:30>
n<> u<41> t<Tf_port_item> p<42> c<39> f<0> l<12:23> el<12:30>
n<> u<42> t<Tf_port_list> p<44> c<41> s<43> f<0> l<12:23> el<12:30>
n<> u<43> t<Endfunction> p<44> f<0> l<13:5> el<13:16>
n<> u<44> t<Function_body_declaration> p<45> c<37> f<0> l<12:14> el<13:16>
n<> u<45> t<Function_declaration> p<46> c<44> f<0> l<12:5> el<13:16>
n<> u<46> t<Class_method> p<47> c<45> f<0> l<12:5> el<13:16>
n<> u<47> t<Class_item> p<102> c<46> s<58> f<0> l<12:5> el<13:16>
n<get> u<48> t<StringConst> p<55> s<53> f<0> l<15:10> el<15:13>
n<> u<49> t<TfPortDir_Ref> p<52> s<50> f<0> l<15:15> el<15:18>
n<> u<50> t<Data_type_or_implicit> p<52> s<51> f<0> l<15:19> el<15:19>
n<message> u<51> t<StringConst> p<52> f<0> l<15:19> el<15:26>
n<> u<52> t<Tf_port_item> p<53> c<49> f<0> l<15:15> el<15:26>
n<> u<53> t<Tf_port_list> p<55> c<52> s<54> f<0> l<15:15> el<15:26>
n<> u<54> t<Endtask> p<55> f<0> l<16:5> el<16:12>
n<> u<55> t<Task_body_declaration> p<56> c<48> f<0> l<15:10> el<16:12>
n<> u<56> t<Task_declaration> p<57> c<55> f<0> l<15:5> el<16:12>
n<> u<57> t<Class_method> p<58> c<56> f<0> l<15:5> el<16:12>
n<> u<58> t<Class_item> p<102> c<57> s<73> f<0> l<15:5> el<16:12>
n<> u<59> t<IntegerAtomType_Int> p<60> f<0> l<18:14> el<18:17>
n<> u<60> t<Data_type> p<61> c<59> f<0> l<18:14> el<18:17>
n<> u<61> t<Function_data_type> p<62> c<60> f<0> l<18:14> el<18:17>
n<> u<62> t<Function_data_type_or_implicit> p<70> c<61> s<63> f<0> l<18:14> el<18:17>
n<try_get> u<63> t<StringConst> p<70> s<68> f<0> l<18:18> el<18:25>
n<> u<64> t<TfPortDir_Ref> p<67> s<65> f<0> l<18:27> el<18:30>
n<> u<65> t<Data_type_or_implicit> p<67> s<66> f<0> l<18:31> el<18:31>
n<message> u<66> t<StringConst> p<67> f<0> l<18:31> el<18:38>
n<> u<67> t<Tf_port_item> p<68> c<64> f<0> l<18:27> el<18:38>
n<> u<68> t<Tf_port_list> p<70> c<67> s<69> f<0> l<18:27> el<18:38>
n<> u<69> t<Endfunction> p<70> f<0> l<19:5> el<19:16>
n<> u<70> t<Function_body_declaration> p<71> c<62> f<0> l<18:14> el<19:16>
n<> u<71> t<Function_declaration> p<72> c<70> f<0> l<18:5> el<19:16>
n<> u<72> t<Class_method> p<73> c<71> f<0> l<18:5> el<19:16>
n<> u<73> t<Class_item> p<102> c<72> s<84> f<0> l<18:5> el<19:16>
n<peek> u<74> t<StringConst> p<81> s<79> f<0> l<21:10> el<21:14>
n<> u<75> t<TfPortDir_Ref> p<78> s<76> f<0> l<21:16> el<21:19>
n<> u<76> t<Data_type_or_implicit> p<78> s<77> f<0> l<21:20> el<21:20>
n<message> u<77> t<StringConst> p<78> f<0> l<21:20> el<21:27>
n<> u<78> t<Tf_port_item> p<79> c<75> f<0> l<21:16> el<21:27>
n<> u<79> t<Tf_port_list> p<81> c<78> s<80> f<0> l<21:16> el<21:27>
n<> u<80> t<Endtask> p<81> f<0> l<22:5> el<22:12>
n<> u<81> t<Task_body_declaration> p<82> c<74> f<0> l<21:10> el<22:12>
n<> u<82> t<Task_declaration> p<83> c<81> f<0> l<21:5> el<22:12>
n<> u<83> t<Class_method> p<84> c<82> f<0> l<21:5> el<22:12>
n<> u<84> t<Class_item> p<102> c<83> s<99> f<0> l<21:5> el<22:12>
n<> u<85> t<IntegerAtomType_Int> p<86> f<0> l<24:14> el<24:17>
n<> u<86> t<Data_type> p<87> c<85> f<0> l<24:14> el<24:17>
n<> u<87> t<Function_data_type> p<88> c<86> f<0> l<24:14> el<24:17>
n<> u<88> t<Function_data_type_or_implicit> p<96> c<87> s<89> f<0> l<24:14> el<24:17>
n<try_peek> u<89> t<StringConst> p<96> s<94> f<0> l<24:18> el<24:26>
n<> u<90> t<TfPortDir_Ref> p<93> s<91> f<0> l<24:27> el<24:30>
n<> u<91> t<Data_type_or_implicit> p<93> s<92> f<0> l<24:31> el<24:31>
n<message> u<92> t<StringConst> p<93> f<0> l<24:31> el<24:38>
n<> u<93> t<Tf_port_item> p<94> c<90> f<0> l<24:27> el<24:38>
n<> u<94> t<Tf_port_list> p<96> c<93> s<95> f<0> l<24:27> el<24:38>
n<> u<95> t<Endfunction> p<96> f<0> l<25:5> el<25:16>
n<> u<96> t<Function_body_declaration> p<97> c<88> f<0> l<24:14> el<25:16>
n<> u<97> t<Function_declaration> p<98> c<96> f<0> l<24:5> el<25:16>
n<> u<98> t<Class_method> p<99> c<97> f<0> l<24:5> el<25:16>
n<> u<99> t<Class_item> p<102> c<98> s<101> f<0> l<24:5> el<25:16>
n<> u<100> t<Class> p<102> s<2> f<0> l<1:3> el<1:8>
n<> u<101> t<Endclass> p<102> f<0> l<27:3> el<27:11>
n<> u<102> t<Class_declaration> p<103> c<100> f<0> l<1:3> el<27:11>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> f<0> l<1:3> el<27:11>
n<> u<104> t<Package_item> p<105> c<103> f<0> l<1:3> el<27:11>
n<> u<105> t<Description> p<248> c<104> s<174> f<0> l<1:3> el<27:11>
n<process> u<106> t<StringConst> p<171> s<122> f<0> l<30:9> el<30:16>
n<FINISHED> u<107> t<StringConst> p<108> f<0> l<32:20> el<32:28>
n<> u<108> t<Enum_name_declaration> p<117> c<107> s<110> f<0> l<32:20> el<32:28>
n<RUNNING> u<109> t<StringConst> p<110> f<0> l<32:30> el<32:37>
n<> u<110> t<Enum_name_declaration> p<117> c<109> s<112> f<0> l<32:30> el<32:37>
n<WAITING> u<111> t<StringConst> p<112> f<0> l<32:39> el<32:46>
n<> u<112> t<Enum_name_declaration> p<117> c<111> s<114> f<0> l<32:39> el<32:46>
n<SUSPENDED> u<113> t<StringConst> p<114> f<0> l<32:48> el<32:57>
n<> u<114> t<Enum_name_declaration> p<117> c<113> s<116> f<0> l<32:48> el<32:57>
n<KILLED> u<115> t<StringConst> p<116> f<0> l<32:59> el<32:65>
n<> u<116> t<Enum_name_declaration> p<117> c<115> f<0> l<32:59> el<32:65>
n<> u<117> t<Data_type> p<119> c<108> s<118> f<0> l<32:13> el<32:67>
n<state> u<118> t<StringConst> p<119> f<0> l<32:68> el<32:73>
n<> u<119> t<Type_declaration> p<120> c<117> f<0> l<32:5> el<32:74>
n<> u<120> t<Data_declaration> p<121> c<119> f<0> l<32:5> el<32:74>
n<> u<121> t<Class_property> p<122> c<120> f<0> l<32:5> el<32:74>
n<> u<122> t<Class_item> p<171> c<121> s<134> f<0> l<32:5> el<32:74>
n<> u<123> t<ClassItemQualifier_Static> p<124> f<0> l<34:5> el<34:11>
n<> u<124> t<MethodQualifier_ClassItem> p<133> c<123> s<132> f<0> l<34:5> el<34:11>
n<process> u<125> t<StringConst> p<126> f<0> l<34:21> el<34:28>
n<> u<126> t<Data_type> p<127> c<125> f<0> l<34:21> el<34:28>
n<> u<127> t<Function_data_type> p<128> c<126> f<0> l<34:21> el<34:28>
n<> u<128> t<Function_data_type_or_implicit> p<131> c<127> s<129> f<0> l<34:21> el<34:28>
n<self> u<129> t<StringConst> p<131> s<130> f<0> l<34:29> el<34:33>
n<> u<130> t<Endfunction> p<131> f<0> l<35:5> el<35:16>
n<> u<131> t<Function_body_declaration> p<132> c<128> f<0> l<34:21> el<35:16>
n<> u<132> t<Function_declaration> p<133> c<131> f<0> l<34:12> el<35:16>
n<> u<133> t<Class_method> p<134> c<124> f<0> l<34:5> el<35:16>
n<> u<134> t<Class_item> p<171> c<133> s<144> f<0> l<34:5> el<35:16>
n<state> u<135> t<StringConst> p<136> f<0> l<37:14> el<37:19>
n<> u<136> t<Data_type> p<137> c<135> f<0> l<37:14> el<37:19>
n<> u<137> t<Function_data_type> p<138> c<136> f<0> l<37:14> el<37:19>
n<> u<138> t<Function_data_type_or_implicit> p<141> c<137> s<139> f<0> l<37:14> el<37:19>
n<status> u<139> t<StringConst> p<141> s<140> f<0> l<37:20> el<37:26>
n<> u<140> t<Endfunction> p<141> f<0> l<38:5> el<38:16>
n<> u<141> t<Function_body_declaration> p<142> c<138> f<0> l<37:14> el<38:16>
n<> u<142> t<Function_declaration> p<143> c<141> f<0> l<37:5> el<38:16>
n<> u<143> t<Class_method> p<144> c<142> f<0> l<37:5> el<38:16>
n<> u<144> t<Class_item> p<171> c<143> s<150> f<0> l<37:5> el<38:16>
n<kill> u<145> t<StringConst> p<147> s<146> f<0> l<40:10> el<40:14>
n<> u<146> t<Endtask> p<147> f<0> l<41:5> el<41:12>
n<> u<147> t<Task_body_declaration> p<148> c<145> f<0> l<40:10> el<41:12>
n<> u<148> t<Task_declaration> p<149> c<147> f<0> l<40:5> el<41:12>
n<> u<149> t<Class_method> p<150> c<148> f<0> l<40:5> el<41:12>
n<> u<150> t<Class_item> p<171> c<149> s<156> f<0> l<40:5> el<41:12>
n<await> u<151> t<StringConst> p<153> s<152> f<0> l<43:10> el<43:15>
n<> u<152> t<Endtask> p<153> f<0> l<44:5> el<44:12>
n<> u<153> t<Task_body_declaration> p<154> c<151> f<0> l<43:10> el<44:12>
n<> u<154> t<Task_declaration> p<155> c<153> f<0> l<43:5> el<44:12>
n<> u<155> t<Class_method> p<156> c<154> f<0> l<43:5> el<44:12>
n<> u<156> t<Class_item> p<171> c<155> s<162> f<0> l<43:5> el<44:12>
n<suspend> u<157> t<StringConst> p<159> s<158> f<0> l<46:10> el<46:17>
n<> u<158> t<Endtask> p<159> f<0> l<47:5> el<47:12>
n<> u<159> t<Task_body_declaration> p<160> c<157> f<0> l<46:10> el<47:12>
n<> u<160> t<Task_declaration> p<161> c<159> f<0> l<46:5> el<47:12>
n<> u<161> t<Class_method> p<162> c<160> f<0> l<46:5> el<47:12>
n<> u<162> t<Class_item> p<171> c<161> s<168> f<0> l<46:5> el<47:12>
n<resume> u<163> t<StringConst> p<165> s<164> f<0> l<49:10> el<49:16>
n<> u<164> t<Endtask> p<165> f<0> l<50:5> el<50:12>
n<> u<165> t<Task_body_declaration> p<166> c<163> f<0> l<49:10> el<50:12>
n<> u<166> t<Task_declaration> p<167> c<165> f<0> l<49:5> el<50:12>
n<> u<167> t<Class_method> p<168> c<166> f<0> l<49:5> el<50:12>
n<> u<168> t<Class_item> p<171> c<167> s<170> f<0> l<49:5> el<50:12>
n<> u<169> t<Class> p<171> s<106> f<0> l<30:3> el<30:8>
n<> u<170> t<Endclass> p<171> f<0> l<52:3> el<52:11>
n<> u<171> t<Class_declaration> p<172> c<169> f<0> l<30:3> el<52:11>
n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> f<0> l<30:3> el<52:11>
n<> u<173> t<Package_item> p<174> c<172> f<0> l<30:3> el<52:11>
n<> u<174> t<Description> p<248> c<173> s<247> f<0> l<30:3> el<52:11>
n<semaphore> u<175> t<StringConst> p<244> s<189> f<0> l<55:9> el<55:18>
n<> u<176> t<IntegerAtomType_Int> p<177> f<0> l<57:18> el<57:21>
n<> u<177> t<Data_type> p<178> c<176> f<0> l<57:18> el<57:21>
n<> u<178> t<Data_type_or_implicit> p<184> c<177> s<179> f<0> l<57:18> el<57:21>
n<keyCount> u<179> t<StringConst> p<184> s<183> f<0> l<57:22> el<57:30>
n<0> u<180> t<IntConst> p<181> f<0> l<57:33> el<57:34>
n<> u<181> t<Primary_literal> p<182> c<180> f<0> l<57:33> el<57:34>
n<> u<182> t<Primary> p<183> c<181> f<0> l<57:33> el<57:34>
n<> u<183> t<Expression> p<184> c<182> f<0> l<57:33> el<57:34>
n<> u<184> t<Tf_port_item> p<185> c<178> f<0> l<57:18> el<57:34>
n<> u<185> t<Tf_port_list> p<187> c<184> s<186> f<0> l<57:18> el<57:34>
n<> u<186> t<Endfunction> p<187> f<0> l<58:5> el<58:16>
n<> u<187> t<Class_constructor_declaration> p<188> c<185> f<0> l<57:5> el<58:16>
n<> u<188> t<Class_method> p<189> c<187> f<0> l<57:5> el<58:16>
n<> u<189> t<Class_item> p<244> c<188> s<205> f<0> l<57:5> el<58:16>
n<put> u<190> t<StringConst> p<202> s<200> f<0> l<60:10> el<60:13>
n<> u<191> t<IntegerAtomType_Int> p<192> f<0> l<60:14> el<60:17>
n<> u<192> t<Data_type> p<193> c<191> f<0> l<60:14> el<60:17>
n<> u<193> t<Data_type_or_implicit> p<199> c<192> s<194> f<0> l<60:14> el<60:17>
n<keyCount> u<194> t<StringConst> p<199> s<198> f<0> l<60:18> el<60:26>
n<1> u<195> t<IntConst> p<196> f<0> l<60:29> el<60:30>
n<> u<196> t<Primary_literal> p<197> c<195> f<0> l<60:29> el<60:30>
n<> u<197> t<Primary> p<198> c<196> f<0> l<60:29> el<60:30>
n<> u<198> t<Expression> p<199> c<197> f<0> l<60:29> el<60:30>
n<> u<199> t<Tf_port_item> p<200> c<193> f<0> l<60:14> el<60:30>
n<> u<200> t<Tf_port_list> p<202> c<199> s<201> f<0> l<60:14> el<60:30>
n<> u<201> t<Endtask> p<202> f<0> l<61:5> el<61:12>
n<> u<202> t<Task_body_declaration> p<203> c<190> f<0> l<60:10> el<61:12>
n<> u<203> t<Task_declaration> p<204> c<202> f<0> l<60:5> el<61:12>
n<> u<204> t<Class_method> p<205> c<203> f<0> l<60:5> el<61:12>
n<> u<205> t<Class_item> p<244> c<204> s<221> f<0> l<60:5> el<61:12>
n<get> u<206> t<StringConst> p<218> s<216> f<0> l<63:10> el<63:13>
n<> u<207> t<IntegerAtomType_Int> p<208> f<0> l<63:14> el<63:17>
n<> u<208> t<Data_type> p<209> c<207> f<0> l<63:14> el<63:17>
n<> u<209> t<Data_type_or_implicit> p<215> c<208> s<210> f<0> l<63:14> el<63:17>
n<keyCount> u<210> t<StringConst> p<215> s<214> f<0> l<63:18> el<63:26>
n<1> u<211> t<IntConst> p<212> f<0> l<63:29> el<63:30>
n<> u<212> t<Primary_literal> p<213> c<211> f<0> l<63:29> el<63:30>
n<> u<213> t<Primary> p<214> c<212> f<0> l<63:29> el<63:30>
n<> u<214> t<Expression> p<215> c<213> f<0> l<63:29> el<63:30>
n<> u<215> t<Tf_port_item> p<216> c<209> f<0> l<63:14> el<63:30>
n<> u<216> t<Tf_port_list> p<218> c<215> s<217> f<0> l<63:14> el<63:30>
n<> u<217> t<Endtask> p<218> f<0> l<64:5> el<64:12>
n<> u<218> t<Task_body_declaration> p<219> c<206> f<0> l<63:10> el<64:12>
n<> u<219> t<Task_declaration> p<220> c<218> f<0> l<63:5> el<64:12>
n<> u<220> t<Class_method> p<221> c<219> f<0> l<63:5> el<64:12>
n<> u<221> t<Class_item> p<244> c<220> s<241> f<0> l<63:5> el<64:12>
n<> u<222> t<IntegerAtomType_Int> p<223> f<0> l<66:14> el<66:17>
n<> u<223> t<Data_type> p<224> c<222> f<0> l<66:14> el<66:17>
n<> u<224> t<Function_data_type> p<225> c<223> f<0> l<66:14> el<66:17>
n<> u<225> t<Function_data_type_or_implicit> p<238> c<224> s<226> f<0> l<66:14> el<66:17>
n<try_get> u<226> t<StringConst> p<238> s<236> f<0> l<66:18> el<66:25>
n<> u<227> t<IntegerAtomType_Int> p<228> f<0> l<66:26> el<66:29>
n<> u<228> t<Data_type> p<229> c<227> f<0> l<66:26> el<66:29>
n<> u<229> t<Data_type_or_implicit> p<235> c<228> s<230> f<0> l<66:26> el<66:29>
n<keyCount> u<230> t<StringConst> p<235> s<234> f<0> l<66:30> el<66:38>
n<1> u<231> t<IntConst> p<232> f<0> l<66:41> el<66:42>
n<> u<232> t<Primary_literal> p<233> c<231> f<0> l<66:41> el<66:42>
n<> u<233> t<Primary> p<234> c<232> f<0> l<66:41> el<66:42>
n<> u<234> t<Expression> p<235> c<233> f<0> l<66:41> el<66:42>
n<> u<235> t<Tf_port_item> p<236> c<229> f<0> l<66:26> el<66:42>
n<> u<236> t<Tf_port_list> p<238> c<235> s<237> f<0> l<66:26> el<66:42>
n<> u<237> t<Endfunction> p<238> f<0> l<67:5> el<67:16>
n<> u<238> t<Function_body_declaration> p<239> c<225> f<0> l<66:14> el<67:16>
n<> u<239> t<Function_declaration> p<240> c<238> f<0> l<66:5> el<67:16>
n<> u<240> t<Class_method> p<241> c<239> f<0> l<66:5> el<67:16>
n<> u<241> t<Class_item> p<244> c<240> s<243> f<0> l<66:5> el<67:16>
n<> u<242> t<Class> p<244> s<175> f<0> l<55:3> el<55:8>
n<> u<243> t<Endclass> p<244> f<0> l<69:3> el<69:11>
n<> u<244> t<Class_declaration> p<245> c<242> f<0> l<55:3> el<69:11>
n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> f<0> l<55:3> el<69:11>
n<> u<246> t<Package_item> p<247> c<245> f<0> l<55:3> el<69:11>
n<> u<247> t<Description> p<248> c<246> f<0> l<55:3> el<69:11>
n<> u<248> t<Source_text> p<249> c<105> f<0> l<1:3> el<69:11>
n<> u<249> t<Top_level_rule> c<1> f<0> l<1:3> el<71:9>
AST_DEBUG_END
[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ConditionalOp/dut.sv:1:1: Top level module "work@top".

[NTE:EL0503] ${SURELOG_DIR}/tests/ConditionalOp/dut.sv:14:1: Top level module "work@ibex_register_file".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_typespec                                           1
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              99
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
function                                               9
int_typespec                                          17
int_var                                                4
io_decl                                               11
logic_net                                              3
logic_typespec                                         6
logic_var                                              4
module_inst                                            9
operation                                             27
package                                                2
param_assign                                          18
parameter                                             18
range                                                 15
ref_obj                                               12
ref_typespec                                          70
sys_func_call                                          2
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
bit_typespec                                           1
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              99
design                                                 1
enum_const                                            10
enum_typespec                                          2
enum_var                                               1
function                                              18
int_typespec                                          17
int_var                                                4
io_decl                                               22
logic_net                                              3
logic_typespec                                         6
logic_var                                              4
module_inst                                            9
operation                                             27
package                                                2
param_assign                                          18
parameter                                             18
range                                                 15
ref_obj                                               12
ref_typespec                                          75
sys_func_call                                          2
task                                                  18
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConditionalOp/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ConditionalOp/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ConditionalOp/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@ibex_register_file
  |vpiParameter:
  \_parameter: (work@ibex_register_file.RV32E), line:15:28, endln:15:33
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.RV32E)
      |vpiParent:
      \_parameter: (work@ibex_register_file.RV32E), line:15:28, endln:15:33
      |vpiFullName:work@ibex_register_file.RV32E
      |vpiActual:
      \_bit_typespec: , line:15:15, endln:15:18
    |vpiName:RV32E
    |vpiFullName:work@ibex_register_file.RV32E
  |vpiParameter:
  \_parameter: (work@ibex_register_file.DataWidth), line:16:28, endln:16:37
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.DataWidth)
      |vpiParent:
      \_parameter: (work@ibex_register_file.DataWidth), line:16:28, endln:16:37
      |vpiFullName:work@ibex_register_file.DataWidth
      |vpiActual:
      \_int_typespec: , line:16:15, endln:16:27
    |vpiName:DataWidth
    |vpiFullName:work@ibex_register_file.DataWidth
  |vpiParameter:
  \_parameter: (work@ibex_register_file.ADDR_WIDTH), line:18:27, endln:18:37
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.ADDR_WIDTH)
      |vpiParent:
      \_parameter: (work@ibex_register_file.ADDR_WIDTH), line:18:27, endln:18:37
      |vpiFullName:work@ibex_register_file.ADDR_WIDTH
      |vpiActual:
      \_int_typespec: , line:18:14, endln:18:26
    |vpiLocalParam:1
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@ibex_register_file.ADDR_WIDTH
  |vpiParameter:
  \_parameter: (work@ibex_register_file.NUM_WORDS), line:19:27, endln:19:36
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.NUM_WORDS)
      |vpiParent:
      \_parameter: (work@ibex_register_file.NUM_WORDS), line:19:27, endln:19:36
      |vpiFullName:work@ibex_register_file.NUM_WORDS
      |vpiActual:
      \_int_typespec: , line:19:14, endln:19:26
    |vpiLocalParam:1
    |vpiName:NUM_WORDS
    |vpiFullName:work@ibex_register_file.NUM_WORDS
  |vpiParamAssign:
  \_param_assign: , line:15:28, endln:15:49
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiRhs:
    \_constant: , line:15:48, endln:15:49
      |vpiParent:
      \_param_assign: , line:15:28, endln:15:49
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@ibex_register_file)
        |vpiParent:
        \_constant: , line:15:48, endln:15:49
        |vpiFullName:work@ibex_register_file
        |vpiActual:
        \_bit_typespec: , line:15:15, endln:15:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ibex_register_file.RV32E), line:15:28, endln:15:33
  |vpiParamAssign:
  \_param_assign: , line:16:28, endln:16:50
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiRhs:
    \_constant: , line:16:48, endln:16:50
      |vpiParent:
      \_param_assign: , line:16:28, endln:16:50
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@ibex_register_file)
        |vpiParent:
        \_constant: , line:16:48, endln:16:50
        |vpiFullName:work@ibex_register_file
        |vpiActual:
        \_int_typespec: , line:16:15, endln:16:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ibex_register_file.DataWidth), line:16:28, endln:16:37
  |vpiParamAssign:
  \_param_assign: , line:18:27, endln:18:53
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiRhs:
    \_operation: , line:18:40, endln:18:53
      |vpiParent:
      \_param_assign: , line:18:27, endln:18:53
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@ibex_register_file.RV32E), line:18:40, endln:18:45
        |vpiParent:
        \_operation: , line:18:40, endln:18:53
        |vpiName:RV32E
        |vpiFullName:work@ibex_register_file.RV32E
      |vpiOperand:
      \_constant: , line:18:48, endln:18:49
        |vpiParent:
        \_operation: , line:18:40, endln:18:53
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:18:52, endln:18:53
        |vpiParent:
        \_operation: , line:18:40, endln:18:53
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ibex_register_file.ADDR_WIDTH), line:18:27, endln:18:37
  |vpiParamAssign:
  \_param_assign: , line:19:27, endln:19:53
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiRhs:
    \_operation: , line:19:40, endln:19:53
      |vpiParent:
      \_param_assign: , line:19:27, endln:19:53
      |vpiOpType:43
      |vpiOperand:
      \_constant: , line:19:40, endln:19:41
        |vpiParent:
        \_operation: , line:19:40, endln:19:53
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@ibex_register_file.ADDR_WIDTH), line:19:43, endln:19:53
        |vpiParent:
        \_operation: , line:19:40, endln:19:53
        |vpiName:ADDR_WIDTH
        |vpiFullName:work@ibex_register_file.ADDR_WIDTH
    |vpiLhs:
    \_parameter: (work@ibex_register_file.NUM_WORDS), line:19:27, endln:19:36
  |vpiDefName:work@ibex_register_file
  |vpiNet:
  \_logic_net: (work@ibex_register_file.rf_reg), line:21:40, endln:21:46
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.rf_reg)
      |vpiParent:
      \_logic_net: (work@ibex_register_file.rf_reg), line:21:40, endln:21:46
      |vpiFullName:work@ibex_register_file.rf_reg
      |vpiActual:
      \_logic_typespec: , line:21:3, endln:21:24
    |vpiName:rf_reg
    |vpiFullName:work@ibex_register_file.rf_reg
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ibex_register_file.rf_reg_q), line:22:40, endln:22:48
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.rf_reg_q)
      |vpiParent:
      \_logic_net: (work@ibex_register_file.rf_reg_q), line:22:40, endln:22:48
      |vpiFullName:work@ibex_register_file.rf_reg_q
      |vpiActual:
      \_logic_typespec: , line:22:3, endln:22:24
    |vpiName:rf_reg_q
    |vpiFullName:work@ibex_register_file.rf_reg_q
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ibex_register_file.we_a_dec), line:23:40, endln:23:48
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.we_a_dec)
      |vpiParent:
      \_logic_net: (work@ibex_register_file.we_a_dec), line:23:40, endln:23:48
      |vpiFullName:work@ibex_register_file.we_a_dec
      |vpiActual:
      \_logic_typespec: , line:23:3, endln:23:24
    |vpiName:we_a_dec
    |vpiFullName:work@ibex_register_file.we_a_dec
    |vpiNetType:36
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.NrHarts), line:2:33, endln:2:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@top.NrHarts)
      |vpiParent:
      \_parameter: (work@top.NrHarts), line:2:33, endln:2:40
      |vpiFullName:work@top.NrHarts
      |vpiActual:
      \_int_typespec: , line:2:20, endln:2:32
    |vpiLocalParam:1
    |vpiName:NrHarts
    |vpiFullName:work@top.NrHarts
  |vpiParameter:
  \_parameter: (work@top.NrHarts2), line:4:26, endln:4:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@top.NrHarts2)
      |vpiParent:
      \_parameter: (work@top.NrHarts2), line:4:26, endln:4:34
      |vpiFullName:work@top.NrHarts2
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:25
    |vpiLocalParam:1
    |vpiName:NrHarts2
    |vpiFullName:work@top.NrHarts2
  |vpiParameter:
  \_parameter: (work@top.HartSelLen1), line:6:26, endln:6:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top.HartSelLen1)
      |vpiParent:
      \_parameter: (work@top.HartSelLen1), line:6:26, endln:6:37
      |vpiFullName:work@top.HartSelLen1
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:25
    |vpiLocalParam:1
    |vpiName:HartSelLen1
    |vpiFullName:work@top.HartSelLen1
  |vpiParameter:
  \_parameter: (work@top.HartSelLen2), line:8:26, endln:8:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top.HartSelLen2)
      |vpiParent:
      \_parameter: (work@top.HartSelLen2), line:8:26, endln:8:37
      |vpiFullName:work@top.HartSelLen2
      |vpiActual:
      \_int_typespec: , line:8:13, endln:8:25
    |vpiLocalParam:1
    |vpiName:HartSelLen2
    |vpiFullName:work@top.HartSelLen2
  |vpiParameter:
  \_parameter: (work@top.HartSelLen3), line:10:26, endln:10:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top.HartSelLen3)
      |vpiParent:
      \_parameter: (work@top.HartSelLen3), line:10:26, endln:10:37
      |vpiFullName:work@top.HartSelLen3
      |vpiActual:
      \_int_typespec: , line:10:13, endln:10:25
    |vpiLocalParam:1
    |vpiName:HartSelLen3
    |vpiFullName:work@top.HartSelLen3
  |vpiParamAssign:
  \_param_assign: , line:2:33, endln:2:44
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_constant: , line:2:43, endln:2:44
      |vpiParent:
      \_param_assign: , line:2:33, endln:2:44
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:2:43, endln:2:44
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:2:20, endln:2:32
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NrHarts), line:2:33, endln:2:40
  |vpiParamAssign:
  \_param_assign: , line:4:26, endln:4:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_constant: , line:4:37, endln:4:38
      |vpiParent:
      \_param_assign: , line:4:26, endln:4:38
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:4:37, endln:4:38
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:4:13, endln:4:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NrHarts2), line:4:26, endln:4:34
  |vpiParamAssign:
  \_param_assign: , line:6:26, endln:6:76
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_operation: , line:6:40, endln:6:76
      |vpiParent:
      \_param_assign: , line:6:26, endln:6:76
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:6:41, endln:6:53
        |vpiParent:
        \_operation: , line:6:40, endln:6:76
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.NrHarts), line:6:41, endln:6:48
          |vpiParent:
          \_operation: , line:6:41, endln:6:53
          |vpiName:NrHarts
          |vpiFullName:work@top.NrHarts
        |vpiOperand:
        \_constant: , line:6:52, endln:6:53
          |vpiParent:
          \_operation: , line:6:41, endln:6:53
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:6:57, endln:6:58
        |vpiParent:
        \_operation: , line:6:40, endln:6:76
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_sys_func_call: ($clog2), line:6:61, endln:6:76
        |vpiParent:
        \_operation: , line:6:40, endln:6:76
        |vpiArgument:
        \_ref_obj: (work@top.NrHarts), line:6:68, endln:6:75
          |vpiParent:
          \_sys_func_call: ($clog2), line:6:61, endln:6:76
          |vpiName:NrHarts
          |vpiFullName:work@top.NrHarts
        |vpiName:$clog2
    |vpiLhs:
    \_parameter: (work@top.HartSelLen1), line:6:26, endln:6:37
  |vpiParamAssign:
  \_param_assign: , line:8:26, endln:8:62
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_operation: , line:8:40, endln:8:62
      |vpiParent:
      \_param_assign: , line:8:26, endln:8:62
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:8:41, endln:8:53
        |vpiParent:
        \_operation: , line:8:40, endln:8:62
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.NrHarts), line:8:41, endln:8:48
          |vpiParent:
          \_operation: , line:8:41, endln:8:53
          |vpiName:NrHarts
          |vpiFullName:work@top.NrHarts
        |vpiOperand:
        \_constant: , line:8:52, endln:8:53
          |vpiParent:
          \_operation: , line:8:41, endln:8:53
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:8:57, endln:8:58
        |vpiParent:
        \_operation: , line:8:40, endln:8:62
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:8:61, endln:8:62
        |vpiParent:
        \_operation: , line:8:40, endln:8:62
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.HartSelLen2), line:8:26, endln:8:37
  |vpiParamAssign:
  \_param_assign: , line:10:26, endln:10:77
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_operation: , line:10:40, endln:10:77
      |vpiParent:
      \_param_assign: , line:10:26, endln:10:77
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:10:41, endln:10:53
        |vpiParent:
        \_operation: , line:10:40, endln:10:77
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.NrHarts), line:10:41, endln:10:48
          |vpiParent:
          \_operation: , line:10:41, endln:10:53
          |vpiName:NrHarts
          |vpiFullName:work@top.NrHarts
        |vpiOperand:
        \_constant: , line:10:52, endln:10:53
          |vpiParent:
          \_operation: , line:10:41, endln:10:53
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:10:57, endln:10:58
        |vpiParent:
        \_operation: , line:10:40, endln:10:77
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_sys_func_call: ($clog2), line:10:61, endln:10:77
        |vpiParent:
        \_operation: , line:10:40, endln:10:77
        |vpiArgument:
        \_ref_obj: (work@top.NrHarts2), line:10:68, endln:10:76
          |vpiParent:
          \_sys_func_call: ($clog2), line:10:61, endln:10:77
          |vpiName:NrHarts2
          |vpiFullName:work@top.NrHarts2
        |vpiName:$clog2
    |vpiLhs:
    \_parameter: (work@top.HartSelLen3), line:10:26, endln:10:37
  |vpiDefName:work@top
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.NrHarts), line:2:33, endln:2:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@top.NrHarts)
      |vpiParent:
      \_parameter: (work@top.NrHarts), line:2:33, endln:2:40
      |vpiFullName:work@top.NrHarts
      |vpiActual:
      \_int_typespec: , line:2:20, endln:2:32
    |vpiLocalParam:1
    |vpiName:NrHarts
    |vpiFullName:work@top.NrHarts
  |vpiParameter:
  \_parameter: (work@top.NrHarts2), line:4:26, endln:4:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@top.NrHarts2)
      |vpiParent:
      \_parameter: (work@top.NrHarts2), line:4:26, endln:4:34
      |vpiFullName:work@top.NrHarts2
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:25
    |vpiLocalParam:1
    |vpiName:NrHarts2
    |vpiFullName:work@top.NrHarts2
  |vpiParameter:
  \_parameter: (work@top.HartSelLen1), line:6:26, endln:6:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top.HartSelLen1)
      |vpiParent:
      \_parameter: (work@top.HartSelLen1), line:6:26, endln:6:37
      |vpiFullName:work@top.HartSelLen1
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:25
    |vpiLocalParam:1
    |vpiName:HartSelLen1
    |vpiFullName:work@top.HartSelLen1
  |vpiParameter:
  \_parameter: (work@top.HartSelLen2), line:8:26, endln:8:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top.HartSelLen2)
      |vpiParent:
      \_parameter: (work@top.HartSelLen2), line:8:26, endln:8:37
      |vpiFullName:work@top.HartSelLen2
      |vpiActual:
      \_int_typespec: , line:8:13, endln:8:25
    |vpiLocalParam:1
    |vpiName:HartSelLen2
    |vpiFullName:work@top.HartSelLen2
  |vpiParameter:
  \_parameter: (work@top.HartSelLen3), line:10:26, endln:10:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@top.HartSelLen3)
      |vpiParent:
      \_parameter: (work@top.HartSelLen3), line:10:26, endln:10:37
      |vpiFullName:work@top.HartSelLen3
      |vpiActual:
      \_int_typespec: , line:10:13, endln:10:25
    |vpiLocalParam:1
    |vpiName:HartSelLen3
    |vpiFullName:work@top.HartSelLen3
  |vpiParamAssign:
  \_param_assign: , line:2:33, endln:2:44
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_constant: , line:2:43, endln:2:44
      |vpiParent:
      \_param_assign: , line:2:33, endln:2:44
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:2:43, endln:2:44
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:2:20, endln:2:32
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NrHarts), line:2:33, endln:2:40
  |vpiParamAssign:
  \_param_assign: , line:4:26, endln:4:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_constant: , line:4:37, endln:4:38
      |vpiParent:
      \_param_assign: , line:4:26, endln:4:38
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:4:37, endln:4:38
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:4:13, endln:4:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NrHarts2), line:4:26, endln:4:34
  |vpiParamAssign:
  \_param_assign: , line:6:26, endln:6:76
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_constant: , line:6:40, endln:6:76
      |vpiParent:
      \_param_assign: , line:6:26, endln:6:76
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:6:40, endln:6:76
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:6:13, endln:6:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.HartSelLen1), line:6:26, endln:6:37
  |vpiParamAssign:
  \_param_assign: , line:8:26, endln:8:62
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_constant: , line:8:40, endln:8:62
      |vpiParent:
      \_param_assign: , line:8:26, endln:8:62
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:8:40, endln:8:62
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:8:13, endln:8:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.HartSelLen2), line:8:26, endln:8:37
  |vpiParamAssign:
  \_param_assign: , line:10:26, endln:10:77
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_constant: , line:10:40, endln:10:77
      |vpiParent:
      \_param_assign: , line:10:26, endln:10:77
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:10:40, endln:10:77
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:10:13, endln:10:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.HartSelLen3), line:10:26, endln:10:37
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
|uhdmtopModules:
\_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
  |vpiName:work@ibex_register_file
  |vpiVariables:
  \_logic_var: (work@ibex_register_file.rf_reg), line:21:40, endln:21:46
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.rf_reg)
      |vpiParent:
      \_logic_var: (work@ibex_register_file.rf_reg), line:21:40, endln:21:46
      |vpiFullName:work@ibex_register_file.rf_reg
      |vpiActual:
      \_logic_typespec: , line:21:3, endln:21:39
    |vpiName:rf_reg
    |vpiFullName:work@ibex_register_file.rf_reg
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:21:9, endln:21:24
      |vpiParent:
      \_logic_var: (work@ibex_register_file.rf_reg), line:21:40, endln:21:46
      |vpiLeftRange:
      \_constant: , line:21:10, endln:21:19
        |vpiParent:
        \_range: , line:21:9, endln:21:24
        |vpiDecompile:31
        |vpiSize:64
        |INT:31
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:21:22, endln:21:23
        |vpiParent:
        \_range: , line:21:9, endln:21:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:21:24, endln:21:39
      |vpiParent:
      \_logic_var: (work@ibex_register_file.rf_reg), line:21:40, endln:21:46
      |vpiLeftRange:
      \_constant: , line:21:25, endln:21:34
        |vpiParent:
        \_range: , line:21:24, endln:21:39
        |vpiDecompile:31
        |vpiSize:64
        |INT:31
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:21:37, endln:21:38
        |vpiParent:
        \_range: , line:21:24, endln:21:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@ibex_register_file.rf_reg_q), line:22:40, endln:22:48
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.rf_reg_q)
      |vpiParent:
      \_logic_var: (work@ibex_register_file.rf_reg_q), line:22:40, endln:22:48
      |vpiFullName:work@ibex_register_file.rf_reg_q
      |vpiActual:
      \_logic_typespec: , line:22:3, endln:22:39
    |vpiName:rf_reg_q
    |vpiFullName:work@ibex_register_file.rf_reg_q
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:22:9, endln:22:24
      |vpiParent:
      \_logic_var: (work@ibex_register_file.rf_reg_q), line:22:40, endln:22:48
      |vpiLeftRange:
      \_constant: , line:22:10, endln:22:19
        |vpiParent:
        \_range: , line:22:9, endln:22:24
        |vpiDecompile:31
        |vpiSize:64
        |INT:31
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:22:22, endln:22:23
        |vpiParent:
        \_range: , line:22:9, endln:22:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRange:
    \_range: , line:22:24, endln:22:39
      |vpiParent:
      \_logic_var: (work@ibex_register_file.rf_reg_q), line:22:40, endln:22:48
      |vpiLeftRange:
      \_constant: , line:22:25, endln:22:34
        |vpiParent:
        \_range: , line:22:24, endln:22:39
        |vpiDecompile:31
        |vpiSize:64
        |INT:31
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:22:37, endln:22:38
        |vpiParent:
        \_range: , line:22:24, endln:22:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@ibex_register_file.we_a_dec), line:23:40, endln:23:48
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.we_a_dec)
      |vpiParent:
      \_logic_var: (work@ibex_register_file.we_a_dec), line:23:40, endln:23:48
      |vpiFullName:work@ibex_register_file.we_a_dec
      |vpiActual:
      \_logic_typespec: , line:23:3, endln:23:24
    |vpiName:we_a_dec
    |vpiFullName:work@ibex_register_file.we_a_dec
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:23:9, endln:23:24
      |vpiParent:
      \_logic_var: (work@ibex_register_file.we_a_dec), line:23:40, endln:23:48
      |vpiLeftRange:
      \_constant: , line:23:10, endln:23:19
        |vpiParent:
        \_range: , line:23:9, endln:23:24
        |vpiDecompile:31
        |vpiSize:64
        |INT:31
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:23:22, endln:23:23
        |vpiParent:
        \_range: , line:23:9, endln:23:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiParameter:
  \_parameter: (work@ibex_register_file.RV32E), line:15:28, endln:15:33
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.RV32E)
      |vpiParent:
      \_parameter: (work@ibex_register_file.RV32E), line:15:28, endln:15:33
      |vpiFullName:work@ibex_register_file.RV32E
      |vpiActual:
      \_bit_typespec: , line:15:15, endln:15:18
    |vpiName:RV32E
    |vpiFullName:work@ibex_register_file.RV32E
  |vpiParameter:
  \_parameter: (work@ibex_register_file.DataWidth), line:16:28, endln:16:37
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.DataWidth)
      |vpiParent:
      \_parameter: (work@ibex_register_file.DataWidth), line:16:28, endln:16:37
      |vpiFullName:work@ibex_register_file.DataWidth
      |vpiActual:
      \_int_typespec: , line:16:15, endln:16:27
    |vpiName:DataWidth
    |vpiFullName:work@ibex_register_file.DataWidth
  |vpiParameter:
  \_parameter: (work@ibex_register_file.ADDR_WIDTH), line:18:27, endln:18:37
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.ADDR_WIDTH)
      |vpiParent:
      \_parameter: (work@ibex_register_file.ADDR_WIDTH), line:18:27, endln:18:37
      |vpiFullName:work@ibex_register_file.ADDR_WIDTH
      |vpiActual:
      \_int_typespec: , line:18:14, endln:18:26
    |vpiLocalParam:1
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@ibex_register_file.ADDR_WIDTH
  |vpiParameter:
  \_parameter: (work@ibex_register_file.NUM_WORDS), line:19:27, endln:19:36
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiTypespec:
    \_ref_typespec: (work@ibex_register_file.NUM_WORDS)
      |vpiParent:
      \_parameter: (work@ibex_register_file.NUM_WORDS), line:19:27, endln:19:36
      |vpiFullName:work@ibex_register_file.NUM_WORDS
      |vpiActual:
      \_int_typespec: , line:19:14, endln:19:26
    |vpiLocalParam:1
    |vpiName:NUM_WORDS
    |vpiFullName:work@ibex_register_file.NUM_WORDS
  |vpiParamAssign:
  \_param_assign: , line:15:28, endln:15:49
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiRhs:
    \_constant: , line:15:48, endln:15:49
      |vpiParent:
      \_param_assign: , line:15:28, endln:15:49
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@ibex_register_file)
        |vpiParent:
        \_constant: , line:15:48, endln:15:49
        |vpiFullName:work@ibex_register_file
        |vpiActual:
        \_bit_typespec: , line:15:15, endln:15:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ibex_register_file.RV32E), line:15:28, endln:15:33
  |vpiParamAssign:
  \_param_assign: , line:16:28, endln:16:50
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiRhs:
    \_constant: , line:16:48, endln:16:50
      |vpiParent:
      \_param_assign: , line:16:28, endln:16:50
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@ibex_register_file)
        |vpiParent:
        \_constant: , line:16:48, endln:16:50
        |vpiFullName:work@ibex_register_file
        |vpiActual:
        \_int_typespec: , line:16:15, endln:16:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ibex_register_file.DataWidth), line:16:28, endln:16:37
  |vpiParamAssign:
  \_param_assign: , line:18:27, endln:18:53
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiRhs:
    \_constant: , line:18:40, endln:18:53
      |vpiParent:
      \_param_assign: , line:18:27, endln:18:53
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_ref_typespec: (work@ibex_register_file)
        |vpiParent:
        \_constant: , line:18:40, endln:18:53
        |vpiFullName:work@ibex_register_file
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ibex_register_file.ADDR_WIDTH), line:18:27, endln:18:37
  |vpiParamAssign:
  \_param_assign: , line:19:27, endln:19:53
    |vpiParent:
    \_module_inst: work@ibex_register_file (work@ibex_register_file), file:${SURELOG_DIR}/tests/ConditionalOp/dut.sv, line:14:1, endln:24:10
    |vpiRhs:
    \_constant: , line:19:40, endln:19:53
      |vpiParent:
      \_param_assign: , line:19:27, endln:19:53
      |vpiDecompile:32
      |vpiSize:32
      |INT:32
      |vpiTypespec:
      \_ref_typespec: (work@ibex_register_file)
        |vpiParent:
        \_constant: , line:19:40, endln:19:53
        |vpiFullName:work@ibex_register_file
        |vpiActual:
        \_int_typespec: , line:19:14, endln:19:26
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@ibex_register_file.NUM_WORDS), line:19:27, endln:19:36
  |vpiDefName:work@ibex_register_file
  |vpiTop:1
  |vpiTopModule:1
\_weaklyReferenced:
\_bit_typespec: , line:15:15, endln:15:18
  |vpiParent:
  \_parameter: (work@ibex_register_file.RV32E), line:15:28, endln:15:33
\_int_typespec: , line:16:15, endln:16:27
  |vpiParent:
  \_parameter: (work@ibex_register_file.DataWidth), line:16:28, endln:16:37
\_int_typespec: , line:18:14, endln:18:26
  |vpiParent:
  \_parameter: (work@ibex_register_file.ADDR_WIDTH), line:18:27, endln:18:37
\_int_typespec: , line:19:14, endln:19:26
  |vpiParent:
  \_parameter: (work@ibex_register_file.NUM_WORDS), line:19:27, endln:19:36
\_int_typespec: , line:2:20, endln:2:32
  |vpiParent:
  \_parameter: (work@top.NrHarts), line:2:33, endln:2:40
\_int_typespec: , line:4:13, endln:4:25
  |vpiParent:
  \_parameter: (work@top.NrHarts2), line:4:26, endln:4:34
\_int_typespec: , line:6:13, endln:6:25
  |vpiParent:
  \_parameter: (work@top.HartSelLen1), line:6:26, endln:6:37
\_int_typespec: , line:8:13, endln:8:25
  |vpiParent:
  \_parameter: (work@top.HartSelLen2), line:8:26, endln:8:37
\_int_typespec: , line:10:13, endln:10:25
  |vpiParent:
  \_parameter: (work@top.HartSelLen3), line:10:26, endln:10:37
\_function: (work@mailbox::new), line:3:5, endln:4:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
  |vpiName:new
  |vpiFullName:work@mailbox::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@mailbox::new), line:3:23, endln:3:28
  |vpiIODecl:
  \_io_decl: (bound), line:3:23, endln:3:28
    |vpiParent:
    \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiDirection:1
    |vpiName:bound
    |vpiExpr:
    \_constant: , line:3:31, endln:3:32
    |vpiTypedef:
    \_ref_typespec: (work@mailbox::new::bound)
      |vpiParent:
      \_io_decl: (bound), line:3:23, endln:3:28
      |vpiFullName:work@mailbox::new::bound
      |vpiActual:
      \_int_typespec: , line:3:19, endln:3:22
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_function: (work@mailbox::num), line:6:5, endln:7:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
  |vpiName:num
  |vpiFullName:work@mailbox::num
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::num), line:6:14, endln:6:17
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_function: (work@mailbox::try_put), line:12:5, endln:13:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_put
  |vpiFullName:work@mailbox::try_put
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_logic_var: (work@mailbox::try_put)
  |vpiIODecl:
  \_io_decl: (message), line:12:23, endln:12:30
    |vpiParent:
    \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiDirection:1
    |vpiName:message
\_function: (work@mailbox::try_get), line:18:5, endln:19:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_get
  |vpiFullName:work@mailbox::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
  |vpiIODecl:
  \_io_decl: (message), line:18:31, endln:18:38
    |vpiParent:
    \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_function: (work@mailbox::try_peek), line:24:5, endln:25:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_peek
  |vpiFullName:work@mailbox::try_peek
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
  |vpiIODecl:
  \_io_decl: (message), line:24:31, endln:24:38
    |vpiParent:
    \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_enum_typespec: (state), line:32:5, endln:32:74
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
  |vpiName:state
  |vpiEnumConst:
  \_enum_const: (FINISHED), line:32:20, endln:32:28
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:FINISHED
    |INT:0
    |vpiDecompile:0
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (RUNNING), line:32:30, endln:32:37
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:RUNNING
    |INT:1
    |vpiDecompile:1
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (WAITING), line:32:39, endln:32:46
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:WAITING
    |INT:2
    |vpiDecompile:2
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (SUSPENDED), line:32:48, endln:32:57
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:SUSPENDED
    |INT:3
    |vpiDecompile:3
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (KILLED), line:32:59, endln:32:65
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:KILLED
    |INT:4
    |vpiDecompile:4
    |vpiSize:64
\_function: (work@process::self), line:34:5, endln:34:11
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
  |vpiName:self
  |vpiFullName:work@process::self
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_class_var: (work@process::self), line:34:21, endln:34:28
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
\_function: (work@process::status), line:37:5, endln:38:16
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:30:3, endln:52:11
  |vpiName:status
  |vpiFullName:work@process::status
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_enum_var: (work@process::status), line:37:14, endln:37:19
\_function: (work@semaphore::new), line:57:5, endln:58:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:55:3, endln:69:11
  |vpiName:new
  |vpiFullName:work@semaphore::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@semaphore::new), line:57:22, endln:57:30
  |vpiIODecl:
  \_io_decl: (keyCount), line:57:22, endln:57:30
    |vpiParent:
    \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:57:33, endln:57:34
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::new::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiFullName:work@semaphore::new::keyCount
      |vpiActual:
      \_int_typespec: , line:57:18, endln:57:21
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_function: (work@semaphore::try_get), line:66:5, endln:67:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ConditionalOp/builtin.sv, line:55:3, endln:69:11
  |vpiName:try_get
  |vpiFullName:work@semaphore::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
  |vpiIODecl:
  \_io_decl: (keyCount), line:66:30, endln:66:38
    |vpiParent:
    \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:66:41, endln:66:42
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::try_get::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiFullName:work@semaphore::try_get::keyCount
      |vpiActual:
      \_int_typespec: , line:66:26, endln:66:29
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:21:3, endln:21:39
  |vpiParent:
  \_logic_var: (work@ibex_register_file.rf_reg), line:21:40, endln:21:46
  |vpiRange:
  \_range: , line:21:9, endln:21:24
    |vpiParent:
    \_logic_typespec: , line:21:3, endln:21:39
    |vpiLeftRange:
    \_constant: , line:21:10, endln:21:19
      |vpiParent:
      \_range: , line:21:9, endln:21:24
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:21:22, endln:21:23
      |vpiParent:
      \_range: , line:21:9, endln:21:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:21:24, endln:21:39
    |vpiParent:
    \_logic_typespec: , line:21:3, endln:21:39
    |vpiLeftRange:
    \_constant: , line:21:25, endln:21:34
      |vpiParent:
      \_range: , line:21:24, endln:21:39
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:21:37, endln:21:38
      |vpiParent:
      \_range: , line:21:24, endln:21:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:22:3, endln:22:39
  |vpiParent:
  \_logic_var: (work@ibex_register_file.rf_reg_q), line:22:40, endln:22:48
  |vpiRange:
  \_range: , line:22:9, endln:22:24
    |vpiParent:
    \_logic_typespec: , line:22:3, endln:22:39
    |vpiLeftRange:
    \_constant: , line:22:10, endln:22:19
      |vpiParent:
      \_range: , line:22:9, endln:22:24
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:22:22, endln:22:23
      |vpiParent:
      \_range: , line:22:9, endln:22:24
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
  |vpiRange:
  \_range: , line:22:24, endln:22:39
    |vpiParent:
    \_logic_typespec: , line:22:3, endln:22:39
    |vpiLeftRange:
    \_constant: , line:22:25, endln:22:34
      |vpiParent:
      \_range: , line:22:24, endln:22:39
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:22:37, endln:22:38
      |vpiParent:
      \_range: , line:22:24, endln:22:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:3, endln:23:24
  |vpiParent:
  \_logic_var: (work@ibex_register_file.we_a_dec), line:23:40, endln:23:48
  |vpiRange:
  \_range: , line:23:9, endln:23:24
    |vpiParent:
    \_logic_typespec: , line:23:3, endln:23:24
    |vpiLeftRange:
    \_constant: , line:23:10, endln:23:19
      |vpiParent:
      \_range: , line:23:9, endln:23:24
      |vpiDecompile:31
      |vpiSize:64
      |INT:31
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:23:22, endln:23:23
      |vpiParent:
      \_range: , line:23:9, endln:23:24
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_logic_typespec: , line:21:3, endln:21:24
  |vpiRange:
  \_range: , line:21:9, endln:21:24
    |vpiParent:
    \_logic_typespec: , line:21:3, endln:21:24
    |vpiLeftRange:
    \_operation: , line:21:10, endln:21:21
      |vpiParent:
      \_range: , line:21:9, endln:21:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (NUM_WORDS), line:21:10, endln:21:19
        |vpiParent:
        \_operation: , line:21:10, endln:21:21
        |vpiName:NUM_WORDS
      |vpiOperand:
      \_constant: , line:21:20, endln:21:21
        |vpiParent:
        \_operation: , line:21:10, endln:21:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:22, endln:21:23
      |vpiParent:
      \_range: , line:21:9, endln:21:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:21:24, endln:21:39
    |vpiParent:
    \_logic_typespec: , line:21:3, endln:21:24
    |vpiLeftRange:
    \_operation: , line:21:25, endln:21:36
      |vpiParent:
      \_range: , line:21:24, endln:21:39
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DataWidth), line:21:25, endln:21:34
        |vpiParent:
        \_operation: , line:21:25, endln:21:36
        |vpiName:DataWidth
      |vpiOperand:
      \_constant: , line:21:35, endln:21:36
        |vpiParent:
        \_operation: , line:21:25, endln:21:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:37, endln:21:38
      |vpiParent:
      \_range: , line:21:24, endln:21:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:22:3, endln:22:24
  |vpiRange:
  \_range: , line:22:9, endln:22:24
    |vpiParent:
    \_logic_typespec: , line:22:3, endln:22:24
    |vpiLeftRange:
    \_operation: , line:22:10, endln:22:21
      |vpiParent:
      \_range: , line:22:9, endln:22:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (NUM_WORDS), line:22:10, endln:22:19
        |vpiParent:
        \_operation: , line:22:10, endln:22:21
        |vpiName:NUM_WORDS
      |vpiOperand:
      \_constant: , line:22:20, endln:22:21
        |vpiParent:
        \_operation: , line:22:10, endln:22:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:22, endln:22:23
      |vpiParent:
      \_range: , line:22:9, endln:22:24
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
  |vpiRange:
  \_range: , line:22:24, endln:22:39
    |vpiParent:
    \_logic_typespec: , line:22:3, endln:22:24
    |vpiLeftRange:
    \_operation: , line:22:25, endln:22:36
      |vpiParent:
      \_range: , line:22:24, endln:22:39
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DataWidth), line:22:25, endln:22:34
        |vpiParent:
        \_operation: , line:22:25, endln:22:36
        |vpiName:DataWidth
      |vpiOperand:
      \_constant: , line:22:35, endln:22:36
        |vpiParent:
        \_operation: , line:22:25, endln:22:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:37, endln:22:38
      |vpiParent:
      \_range: , line:22:24, endln:22:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:3, endln:23:24
  |vpiRange:
  \_range: , line:23:9, endln:23:24
    |vpiParent:
    \_logic_typespec: , line:23:3, endln:23:24
    |vpiLeftRange:
    \_operation: , line:23:10, endln:23:21
      |vpiParent:
      \_range: , line:23:9, endln:23:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (NUM_WORDS), line:23:10, endln:23:19
        |vpiParent:
        \_operation: , line:23:10, endln:23:21
        |vpiName:NUM_WORDS
      |vpiOperand:
      \_constant: , line:23:20, endln:23:21
        |vpiParent:
        \_operation: , line:23:10, endln:23:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:23:22, endln:23:23
      |vpiParent:
      \_range: , line:23:9, endln:23:24
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/ConditionalOp/builtin.sv | ${SURELOG_DIR}/build/regression/ConditionalOp/roundtrip/builtin_000.sv | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/tests/ConditionalOp/dut.sv     | ${SURELOG_DIR}/build/regression/ConditionalOp/roundtrip/dut_000.sv     | 6 | 24 |