// Seed: 3131365628
module module_0 ();
  initial id_1[1 : 1] = id_1[1 : 1'h0];
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri id_2
    , id_7,
    input tri1 id_3,
    output logic id_4,
    output supply1 id_5
);
  wire id_8;
  initial if (id_3 - 1) id_4 <= 1'b0;
  module_0();
endmodule
module module_2 (
    input wor id_0,
    input wire id_1,
    input tri id_2,
    input tri id_3,
    input supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wand id_10,
    output tri id_11,
    output wand id_12,
    output uwire id_13,
    output wor id_14,
    input supply0 id_15,
    input wor id_16,
    input wand id_17,
    input tri0 id_18,
    input wire id_19,
    input uwire id_20,
    input uwire id_21,
    input uwire id_22,
    input supply1 id_23,
    output tri1 id_24
);
  reg  id_26;
  wire id_27;
  module_0();
  always id_26 <= #1 1;
endmodule
