# SReLU Ensemble Processor V2 Raw Data

## 2 Neuron Ensemble Resource Utilization

### Slice Logic

|          Site Type         | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  169 |     0 |     53200 |  0.32 |
|   LUT as Logic             |  156 |     0 |     53200 |  0.29 |
|   LUT as Memory            |   13 |     0 |     17400 |  0.07 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| Slice Registers            |  206 |     0 |    106400 |  0.19 |
|   Register as Flip Flop    |  187 |     0 |    106400 |  0.18 |
|   Register as Latch        |   19 |     0 |    106400 |  0.02 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 5 Neuron Ensemble Resource Utilization

### Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  170 |     0 |     53200 |  0.32 |
|   LUT as Logic             |  157 |     0 |     53200 |  0.30 |
|   LUT as Memory            |   13 |     0 |     17400 |  0.07 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| Slice Registers            |  229 |     0 |    106400 |  0.22 |
|   Register as Flip Flop    |  194 |     0 |    106400 |  0.18 |
|   Register as Latch        |   35 |     0 |    106400 |  0.03 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 10 Neuron Ensemble Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  172 |     0 |     53200 |  0.32 |
|   LUT as Logic             |  159 |     0 |     53200 |  0.30 |
|   LUT as Memory            |   13 |     0 |     17400 |  0.07 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| Slice Registers            |  233 |     0 |    106400 |  0.22 |
|   Register as Flip Flop    |  198 |     0 |    106400 |  0.19 |
|   Register as Latch        |   35 |     0 |    106400 |  0.03 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 100 Neuron Ensemble Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  230 |     0 |     53200 |  0.43 |
|   LUT as Logic             |  182 |     0 |     53200 |  0.34 |
|   LUT as Memory            |   48 |     0 |     17400 |  0.28 |
|     LUT as Distributed RAM |   44 |     0 |           |       |
|     LUT as Shift Register  |    4 |     0 |           |       |
| Slice Registers            |  246 |     0 |    106400 |  0.23 |
|   Register as Flip Flop    |  211 |     0 |    106400 |  0.20 |
|   Register as Latch        |   35 |     0 |    106400 |  0.03 |
| F7 Muxes                   |    3 |     0 |     26600 |  0.01 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 1000 Neuron Ensemble Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  665 |     0 |     53200 |  1.25 |
|   LUT as Logic             |  281 |     0 |     53200 |  0.53 |
|   LUT as Memory            |  384 |     0 |     17400 |  2.21 |
|     LUT as Distributed RAM |  352 |     0 |           |       |
|     LUT as Shift Register  |   32 |     0 |           |       |
| Slice Registers            |  284 |     0 |    106400 |  0.27 |
|   Register as Flip Flop    |  249 |     0 |    106400 |  0.23 |
|   Register as Latch        |   35 |     0 |    106400 |  0.03 |
| F7 Muxes                   |   32 |     0 |     26600 |  0.12 |
| F8 Muxes                   |   16 |     0 |     13300 |  0.12 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |
