{
  "section_index": 103,
  "section_id": "1.5.86",
  "title": "1.5.86 property",
  "level": 3,
  "pages": {
    "start": 37,
    "end": 37,
    "count": 1
  },
  "content": {
    "text": "The generalization of memory mapped controller registers defined for NVMe over PCIe. Properties are\nused to configure low level controller attributes and obtain low level controller status. Refer to section 3.1.4.",
    "tables": [],
    "figures": []
  },
  "statistics": {
    "table_count": 0,
    "figure_count": 0
  }
}