============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 25 2024  10:03:16 pm
  Module:                 FADD_dual_mode_pipelined
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

            Pin                      Type       Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock CLK)                        launch                                    0 R 
(constraint.sdc_line_13_61_1)      ext delay                     +1000    1000 F 
i_A[2]                             in port           6  4.4    0    +0    1000 F 
e_module/i_A[2] 
  gt_40_27_g1839/A                                                  +0    1000   
  gt_40_27_g1839/Y                 CLKINVX6          1  1.6   12   +13    1013 R 
  gt_40_27_g1748/B                                                  +0    1013   
  gt_40_27_g1748/Y                 NOR2X4            1  0.7   22   +21    1034 F 
  gt_40_27_g1651/A                                                  +0    1034   
  gt_40_27_g1651/Y                 NOR2X2            1  1.6   61   +62    1095 R 
  gt_40_27_g1573/B0                                                 +0    1095   
  gt_40_27_g1573/Y                 OAI21X4           1  1.5   74   +87    1182 F 
  gt_40_27_g1544/A1                                                 +0    1182   
  gt_40_27_g1544/Y                 AOI21X4           1  0.8   45   +73    1256 R 
  gt_40_27_g1536/B                                                  +0    1256   
  gt_40_27_g1536/Y                 NOR2X2            1  0.7   32   +41    1297 F 
  gt_40_27_g1535/B                                                  +0    1297   
  gt_40_27_g1535/Y                 NOR2X2            1  0.8   45   +46    1343 R 
  gt_40_27_g1532/B                                                  +0    1343   
  gt_40_27_g1532/Y                 NOR2X2            1  1.4   46   +46    1389 F 
  gt_40_27_g1527/B                                                  +0    1389   
  gt_40_27_g1527/Y                 NOR2X4            1  1.6   45   +50    1440 R 
  gt_40_27_g1525/A                                                  +0    1440   
  gt_40_27_g1525/Y                 NOR2X4            1  2.2   38   +49    1489 F 
  gt_40_27_g1524/B                                                  +0    1489   
  gt_40_27_g1524/Y                 NOR2X6            1  2.4   46   +46    1535 R 
  gt_40_27_g1523/B                                                  +0    1535   
  gt_40_27_g1523/Y                 NOR2X6            3  2.4   38   +40    1575 F 
  fopt14227/A                                                       +0    1575   
  fopt14227/Y                      BUFX3            10  2.5   37   +83    1658 F 
  g14093/B                                                          +0    1658   
  g14093/Y                         AND2XL            1  0.3   27   +65    1723 F 
  g13959__2802/B0                                                   +0    1723   
  g13959__2802/Y                   AOI21X1           3  0.6   60   +58    1781 R 
  g13897__1705/AN                                                   +0    1781   
  g13897__1705/Y                   NOR2BX1           1  0.8   68  +117    1898 R 
  g13827__6417/B                                                    +0    1898   
  g13827__6417/Y                   NAND2X2           1  0.7   60   +75    1973 F 
  g13771__5107/A                                                    +0    1973   
  g13771__5107/Y                   NOR3X2            1  0.8   81  +111    2084 R 
  g13765__1666/B                                                    +0    2084   
  g13765__1666/Y                   NAND2X2           3  1.1   72   +87    2171 F 
  g13749__8246/B                                                    +0    2171   
  g13749__8246/Y                   NOR2X2            1  0.4   45   +61    2232 R 
  g14188/B                                                          +0    2232   
  g14188/Y                         NAND2BX1          1  0.4   60   +66    2298 F 
  g13497__2802/A2                                                   +0    2298   
  g13497__2802/Y                   OAI31X1           1  0.2   81   +92    2390 R 
e_module/e_large_frac00[1] 
p0/e_large_frac00[1] 
  g5715/A1N                                                         +0    2390   
  g5715/Y                          OAI2BB1XL         1  0.3   37  +130    2520 R 
  a_large_frac00_reg[1]/D     <<<  DFFHQX1                          +0    2520   
  a_large_frac00_reg[1]/CK         setup                     100   +95    2615 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                        capture                                2500 R 
                                   uncertainty                     -10    2490 R 
---------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    -125ps (TIMING VIOLATION)
Start-point  : i_A[2]
End-point    : p0/a_large_frac00_reg[1]/D

