
---------- Begin Simulation Statistics ----------
final_tick                                 3104224500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228453                       # Simulator instruction rate (inst/s)
host_mem_usage                                 894188                       # Number of bytes of host memory used
host_op_rate                                   260905                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.10                       # Real time elapsed on the host
host_tick_rate                               73728178                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003104                       # Number of seconds simulated
sim_ticks                                  3104224500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.340219                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1123067                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1130526                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27383                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1714892                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78353                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           80144                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1791                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2617753                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  347212                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          655                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4474618                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3676300                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24565                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                558969                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          940274                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5829206                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.885190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.574197                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2732776     46.88%     46.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       916857     15.73%     62.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       557721      9.57%     72.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       406722      6.98%     79.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       232900      4.00%     83.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       239337      4.11%     87.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       150809      2.59%     89.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        33115      0.57%     90.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       558969      9.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5829206                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.645458                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.645458                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1186959                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2865                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1115874                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12102031                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2299172                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2303777                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24901                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9389                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                143790                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2617753                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1942170                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3396113                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9706                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10757928                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   55438                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.421644                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2534767                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1548632                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.732788                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5958599                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.058154                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.794466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3319929     55.72%     55.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   177308      2.98%     58.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   479659      8.05%     66.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   448405      7.53%     74.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   162790      2.73%     77.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   380579      6.39%     83.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   269791      4.53%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   152031      2.55%     90.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   568107      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5958599                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          249851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26907                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2498442                       # Number of branches executed
system.cpu.iew.exec_nop                          6202                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.884873                       # Inst execution rate
system.cpu.iew.exec_refs                      2531309                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1155312                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  242998                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1334980                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                392                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2999                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1209382                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11930210                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1375997                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42180                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11702142                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1644                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 17667                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24901                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 20960                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           270                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36746                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          266                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        68320                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        87288                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       114921                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            266                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17166                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9741                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11175638                       # num instructions consuming a value
system.cpu.iew.wb_count                      11615610                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520460                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5816475                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.870936                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11625670                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13139314                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8469886                       # number of integer regfile writes
system.cpu.ipc                               1.549288                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.549288                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               599      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8882674     75.63%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90748      0.77%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7486      0.06%     76.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11869      0.10%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56298      0.48%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48936      0.42%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20586      0.18%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23881      0.20%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39775      0.34%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3208      0.03%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1332      0.01%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3139      0.03%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2401      0.02%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1971      0.02%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1384988     11.79%     90.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1164412      9.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11744322                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      117943                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010043                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36564     31.00%     31.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     31.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     31.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15214     12.90%     43.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               473      0.40%     44.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     8      0.01%     44.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10825      9.18%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     53.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      9      0.01%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22049     18.69%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32776     27.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11544530                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28959061                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11327599                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12416317                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11923616                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11744322                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 392                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          938976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1940                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             63                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       680532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5958599                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.970987                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.028857                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1877786     31.51%     31.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1214907     20.39%     51.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              880728     14.78%     66.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              784378     13.16%     79.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              332196      5.58%     85.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              393354      6.60%     92.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              276895      4.65%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              128939      2.16%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               69416      1.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5958599                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.891667                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 317136                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             608065                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       288011                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            446926                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            112653                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            99946                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1334980                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1209382                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8348676                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          6208450                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  391875                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 216191                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2359622                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4439                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8351                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19504358                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12017071                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12983652                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2380235                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 152961                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24901                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                425577                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1094541                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13454350                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         376389                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19224                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    683702                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            406                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           412486                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17198281                       # The number of ROB reads
system.cpu.rob.rob_writes                    23988589                       # The number of ROB writes
system.cpu.timesIdled                           20132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325888                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220488                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       105751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5309                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3772                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3772                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5309                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            73                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       581184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  581184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9154                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9154    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9154                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11134500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47909250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             48772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        29263                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4587                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         29392                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19381                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           92                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           92                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        88046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                159202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3753856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2137984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5891840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            53452                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000056                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007492                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  53449     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              53452                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           91576500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36000495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          44088995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                27083                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17195                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44278                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               27083                       # number of overall hits
system.l2.overall_hits::.cpu.data               17195                       # number of overall hits
system.l2.overall_hits::total                   44278                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6773                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9082                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2309                       # number of overall misses
system.l2.overall_misses::.cpu.data              6773                       # number of overall misses
system.l2.overall_misses::total                  9082                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    181030500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    516962000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        697992500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    181030500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    516962000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       697992500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            29392                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23968                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53360                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           29392                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23968                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53360                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.078559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170202                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.078559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170202                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78402.122131                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76326.886166                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76854.492403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78402.122131                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76326.886166                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76854.492403                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9082                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    157950500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    449232000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    607182500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    157950500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    449232000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    607182500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.078559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170202                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.078559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170202                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68406.453010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66326.886166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66855.593482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68406.453010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66326.886166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66855.593482                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9438                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9438                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        29260                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            29260                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        29260                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        29260                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   815                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3772                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3772                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    289244500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     289244500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.822324                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.822324                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76681.998940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76681.998940                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3772                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3772                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    251524500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    251524500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.822324                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.822324                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66681.998940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66681.998940                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          27083                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              27083                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    181030500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    181030500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        29392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          29392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.078559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.078559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78402.122131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78402.122131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    157950500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157950500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.078559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.078559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68406.453010                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68406.453010                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    227717500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    227717500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75880.539820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75880.539820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3001                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3001                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    197707500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    197707500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154842                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154842                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65880.539820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65880.539820                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                19                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           73                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              73                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.793478                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.793478                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           73                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           73                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1482000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1482000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.793478                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.793478                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20301.369863                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20301.369863                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6136.546567                       # Cycle average of tags in use
system.l2.tags.total_refs                      105674                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9163                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.532686                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.273047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1658.422760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4434.850760                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.033835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.046818                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8080                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.069763                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    855147                       # Number of tag accesses
system.l2.tags.data_accesses                   855147                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         147712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         433472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             581184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       147712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147712                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9081                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          47584187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         139639385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             187223572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     47584187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47584187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         47584187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        139639385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            187223572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000590500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18790                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9081                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9081                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     63937000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               234205750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7040.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25790.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7805                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9081                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.025316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   271.933842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.582426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          324     25.63%     25.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          260     20.57%     46.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          127     10.05%     56.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      5.06%     61.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           39      3.09%     64.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      3.32%     67.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      2.61%     70.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      2.77%     73.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          340     26.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1264                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 581184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  581184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       187.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    187.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3104134000                       # Total gap between requests
system.mem_ctrls.avgGap                     341827.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       147712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       433472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 47584187.290577724576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 139639384.973606109619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6773                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62984250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    171221500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27289.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25280.01                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4769520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2508495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31587360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     244626720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        446528310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        815998560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1546018965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.037099                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2116291000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    103480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    884453500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4341120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2288385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33250980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     244626720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        416825610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        841011360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1542344175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.853296                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2181638250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    103480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    819106250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1910882                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1910882                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1910882                       # number of overall hits
system.cpu.icache.overall_hits::total         1910882                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        31288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          31288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        31288                       # number of overall misses
system.cpu.icache.overall_misses::total         31288                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    587699500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    587699500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    587699500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    587699500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1942170                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1942170                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1942170                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1942170                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016110                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016110                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016110                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016110                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18783.543211                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18783.543211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18783.543211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18783.543211                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        29263                       # number of writebacks
system.cpu.icache.writebacks::total             29263                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1896                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1896                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1896                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1896                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        29392                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        29392                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        29392                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        29392                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    514584500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    514584500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    514584500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    514584500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015134                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17507.638133                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17507.638133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17507.638133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17507.638133                       # average overall mshr miss latency
system.cpu.icache.replacements                  29263                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1910882                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1910882                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        31288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         31288                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    587699500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    587699500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1942170                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1942170                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18783.543211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18783.543211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1896                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1896                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        29392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        29392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    514584500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    514584500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17507.638133                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17507.638133                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.784666                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1940273                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             29391                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             66.015889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.784666                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3913731                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3913731                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2304574                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2304574                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2306201                       # number of overall hits
system.cpu.dcache.overall_hits::total         2306201                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        68058                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68058                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68086                       # number of overall misses
system.cpu.dcache.overall_misses::total         68086                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2765711000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2765711000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2765711000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2765711000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2372632                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2372632                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2374287                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2374287                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028685                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028685                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028676                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40637.559141                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40637.559141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40620.847164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40620.847164                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32760                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             271                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   120.885609                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9438                       # number of writebacks
system.cpu.dcache.writebacks::total              9438                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44030                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44030                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44030                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44030                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24055                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24055                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    736409500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    736409500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    736954500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    736954500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010127                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010127                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010131                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30647.973198                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30647.973198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30636.229474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30636.229474                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23036                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1237206                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1237206                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        40871                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40871                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1171240500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1171240500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1278077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1278077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28657.006190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28657.006190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    428720500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    428720500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22157.243268                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22157.243268                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1067207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1067207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1592124000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1592124000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024773                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024773                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58730.458519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58730.458519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22508                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22508                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    305420500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    305420500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66381.330146                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66381.330146                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1627                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1627                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1655                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1655                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016314                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016314                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20185.185185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20185.185185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2346500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2346500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 30083.333333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 30083.333333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2268500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2268500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 29083.333333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 29083.333333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 33666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           931.163729                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2330821                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24060                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.875353                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   931.163729                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.909340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.909340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          563                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4773772                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4773772                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3104224500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3104224500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
