
---------- Begin Simulation Statistics ----------
final_tick                                83663234500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 442462                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666000                       # Number of bytes of host memory used
host_op_rate                                   443331                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   226.01                       # Real time elapsed on the host
host_tick_rate                              370177879                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083663                       # Number of seconds simulated
sim_ticks                                 83663234500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.673265                       # CPI: cycles per instruction
system.cpu.discardedOps                        189426                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34610677                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597634                       # IPC: instructions per cycle
system.cpu.numCycles                        167326469                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132715792                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370450                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           76                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          577                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365392                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            577                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485818                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735510                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103814                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101812                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51326592                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51326592                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51327102                       # number of overall hits
system.cpu.dcache.overall_hits::total        51327102                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737325                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737325                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745234                       # number of overall misses
system.cpu.dcache.overall_misses::total        745234                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24687318500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24687318500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24687318500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24687318500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072336                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072336                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33482.275116                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33482.275116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33126.935298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33126.935298                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       213222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3217                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.279764                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       606088                       # number of writebacks
system.cpu.dcache.writebacks::total            606088                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62441                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62441                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62441                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62441                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682789                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22399352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22399352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23093211499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23093211499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33189.929677                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33189.929677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33821.885676                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33821.885676                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681765                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40726152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40726152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8999296000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8999296000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23153.304878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23153.304878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          572                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          572                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8586129000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8586129000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22122.869488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22122.869488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10600440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10600440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       348642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       348642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15688022500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15688022500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44997.511774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44997.511774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13813223500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13813223500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48167.796480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48167.796480                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    693858999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    693858999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87774.699431                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87774.699431                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.908695                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52009967                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682789                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.172825                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.908695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104827613                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104827613                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685884                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474990                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024893                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278037                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278037                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278037                       # number of overall hits
system.cpu.icache.overall_hits::total        10278037                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53237500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53237500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53237500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53237500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278712                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278712                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278712                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278712                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78870.370370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78870.370370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78870.370370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78870.370370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          163                       # number of writebacks
system.cpu.icache.writebacks::total               163                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52562500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52562500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52562500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52562500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77870.370370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77870.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77870.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77870.370370                       # average overall mshr miss latency
system.cpu.icache.replacements                    163                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278037                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278037                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53237500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53237500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78870.370370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78870.370370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52562500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52562500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77870.370370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77870.370370                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.184788                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278712                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15227.721481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.184788                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5262701219                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5262701219                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83663234500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               481626                       # number of demand (read+write) hits
system.l2.demand_hits::total                   481643                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              481626                       # number of overall hits
system.l2.overall_hits::total                  481643                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201163                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201821                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            201163                       # number of overall misses
system.l2.overall_misses::total                201821                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17007473500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17058826500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51353000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17007473500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17058826500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683464                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683464                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974815                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294620                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295291                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974815                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294620                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295291                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78044.072948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84545.734056                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84524.536594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78044.072948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84545.734056                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84524.536594                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111105                       # number of writebacks
system.l2.writebacks::total                    111105                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201815                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201815                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44773000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14995526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15040299000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44773000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14995526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15040299000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.295283                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.295283                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68044.072948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74546.379196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74525.179001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68044.072948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74546.379196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74525.179001                       # average overall mshr miss latency
system.l2.replacements                         169212                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       606088                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           606088                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       606088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       606088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              163                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          163                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150689                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136084                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11799158000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11799158000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.474536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86704.961641                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86704.961641                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10438318000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10438318000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.474536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76704.961641                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76704.961641                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51353000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51353000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78044.072948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78044.072948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44773000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44773000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68044.072948                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68044.072948                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        330937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            330937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5208315500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5208315500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.164334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.164334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80030.662733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80030.662733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65073                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65073                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4557208000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4557208000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.164319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.164319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70032.240714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70032.240714                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31895.889634                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365310                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201980                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.759630                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.524288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.899537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31791.465808                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973385                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15859                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15604                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11124508                       # Number of tag accesses
system.l2.tags.data_accesses                 11124508                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003613080500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6652                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6652                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525249                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104600                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111105                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201815                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111105                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     42                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201815                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111105                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.331930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.810545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.301185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6486     97.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           36      0.54%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.92%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6652                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.699639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.670627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4407     66.25%     66.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.59%     66.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2016     30.31%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.69%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6652                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12916160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7110720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    154.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83652763000                       # Total gap between requests
system.mem_ctrls.avgGap                     267329.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12871360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7109504                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 503351.325724802096                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153847267.284412711859                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84977637.339613020420                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          658                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201157                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111105                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17799500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6703921500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1979718909500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27050.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33326.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17818450.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12874048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12916160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7110720                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7110720                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201157                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201815                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111105                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111105                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       503351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    153879396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        154382747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       503351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       503351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     84992172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        84992172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     84992172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       503351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    153879396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       239374919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201773                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111086                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6940                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2938477250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008865000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6721721000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14563.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33313.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138855                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70087                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103917                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.682391                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.306069                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   257.151740                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68163     65.59%     65.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14515     13.97%     79.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2399      2.31%     81.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1605      1.54%     83.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9590      9.23%     92.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1086      1.05%     93.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          454      0.44%     94.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          392      0.38%     94.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5713      5.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103917                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12913472                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7109504                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              154.350619                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.977637                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       374121720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198850410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      721011480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     293082120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6603692160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21802249770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13766892960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43759900620                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   523.048157                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35567034250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2793440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45302760250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       367845660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195514605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719647740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286786800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6603692160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21425334420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14084295360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43683116745                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.130384                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36394234000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2793440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44475560500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65731                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111105                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57530                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136084                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136084                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65731                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572265                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572265                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20026880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20026880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201815                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201815    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201815                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852449000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1086747500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396691                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       717193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          163                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133784                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286773                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396016                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1513                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047343                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2048856                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        53632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82488128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82541760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169212                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7110720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           852676                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000768                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027705                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 852021     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    655      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             852676                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83663234500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1288947000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1012500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024186494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
