INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment14/Assignment14.srcs/sources_1/new/async_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment14/Assignment14.srcs/sim_1/new/tb_asyn_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_asyn_counter
