Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2_AR000036317 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Mon Dec 15 21:08:39 2025
| Host             : DESKTOP-4FM5FN0 running 64-bit major release  (build 9200)
| Command          : report_power -file CU_power_routed.rpt -pb CU_power_summary_routed.pb -rpx CU_power_routed.rpx
| Design           : CU
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 5.841         |
|   FPGA Power (W)         | 5.492         |
|   HBM Power (W)          | 0.349         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 154.159 (MET) |
| Dynamic (W)              | 0.190         |
| Device Static (W)        | 5.652         |
| Effective TJA (C/W)      | 0.8           |
| Max Ambient (C)          | 95.6          |
| Junction Temperature (C) | 59.4          |
| Confidence Level         | Medium        |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.037 |        3 |       --- |             --- |
| CLB Logic                |     0.061 |     5057 |       --- |             --- |
|   LUT as Logic           |     0.044 |     1740 |   1303680 |            0.13 |
|   LUT as Shift Register  |     0.010 |      171 |    600960 |            0.03 |
|   CARRY8                 |     0.004 |      174 |    162960 |            0.11 |
|   Register               |     0.003 |     2008 |   2607360 |            0.08 |
|   LUT as Distributed RAM |    <0.001 |       28 |    600960 |           <0.01 |
|   Others                 |     0.000 |      102 |       --- |             --- |
| Signals                  |     0.052 |     4427 |       --- |             --- |
| DSPs                     |     0.039 |       18 |      9024 |            0.20 |
| Static Power             |     5.652 |          |           |                 |
| Total                    |     5.841 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)    |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Vccint     |       0.850 |     4.169 |       0.223 |      3.946 |       NA    |     150.000 | 145.831 (MET) |
| Vccint_io  |       0.850 |     0.478 |       0.000 |      0.478 |       NA    |       5.000 | 4.522 (MET)   |
| Vccbram    |       0.850 |     0.103 |       0.000 |      0.103 |       NA    |       3.000 | 2.897 (MET)   |
| Vccaux     |       1.800 |     0.746 |       0.000 |      0.746 |       NA    |       4.000 | 3.254 (MET)   |
| Vccaux_io  |       1.800 |     0.035 |       0.000 |      0.035 |       NA    |       3.000 | 2.965 (MET)   |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.500 | 0.500 (MET)   |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       2.000 | 2.000 (MET)   |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    |       0.025 | 0.001 (MET)   |
| VCC_IO_HBM |       1.200 |     0.114 |       0.000 |      0.114 |       NA    |       6.000 | 5.886 (MET)   |
| VCC_HBM    |       1.200 |     0.134 |       0.000 |      0.134 |       NA    |      12.000 | 11.866 (MET)  |
| VCCAUX_HBM |       2.500 |     0.023 |       0.000 |      0.023 |       NA    |       4.000 | 3.977 (MET)   |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    |       4.000 | 4.000 (MET)   |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       8.000 | 8.000 (MET)   |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.500 | 0.500 (MET)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             3.5 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| CU                  |     0.190 |
|   Buffer_unit       |     0.004 |
|     reg_file_unit   |     0.004 |
|   pe                |     0.180 |
|     A0_delay_2      |     0.003 |
|     A1_delay_2      |     0.004 |
|     B0_DIV2_delay   |     0.007 |
|     C_delay_1       |     0.002 |
|     ModAdd_0        |     0.004 |
|     ModMul_0        |     0.138 |
|       delay_m1      |     0.004 |
|       delay_m3      |     0.003 |
|       delay_mu      |     0.004 |
|       delay_q       |     0.004 |
|       delay_q_final |     0.004 |
|       delay_z       |     0.008 |
|       mul_w1        |     0.006 |
|       mul_w3        |     0.006 |
|       mul_w5        |     0.005 |
|       mul_w_mu_0    |     0.005 |
|       mul_w_mu_2    |     0.009 |
|       mul_w_mu_4    |     0.007 |
|       mul_y0        |     0.006 |
|       mul_y2        |     0.005 |
|       mul_y4        |     0.002 |
|       mul_z0        |     0.005 |
|       mul_z2        |     0.008 |
|       mul_z4        |     0.007 |
|       pipe_r        |     0.003 |
|       pipe_t        |     0.009 |
|       pipe_w0_sub   |     0.001 |
|       pipe_w1       |     0.002 |
|       pipe_w3       |     0.002 |
|       pipe_w5       |     0.002 |
|       pipe_z1       |     0.004 |
|       pipe_z3       |     0.003 |
|       pipe_z5       |     0.004 |
|     ModSub_0        |     0.013 |
|     inv2_0          |     0.004 |
|     mu_delay_1      |     0.002 |
|     q_delay_1       |     0.002 |
|     q_delay_3       |     0.002 |
|   r_Coeff           |     0.002 |
|   r_mu              |     0.001 |
|   r_q               |     0.001 |
+---------------------+-----------+


