// Seed: 960923694
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    output id_7
);
  assign id_7 = id_2;
  type_13(
      1 - 1 | 1, id_2
  );
  logic id_8;
endmodule
