$date
	Wed Oct 17 22:56:45 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_test $end
$var wire 1 ! sr_we $end
$var wire 1 " miso_buff $end
$var wire 1 # dm_we $end
$var wire 1 $ addr_we $end
$var reg 1 % cs $end
$var reg 1 & sclk $end
$var reg 1 ' sr0 $end
$scope module finite_state $end
$var wire 1 % cs $end
$var wire 1 & sclk $end
$var wire 1 ' shift_reg_out_0 $end
$var reg 1 $ addr_we $end
$var reg 3 ( count [2:0] $end
$var reg 1 # dm_we $end
$var reg 1 " miso_buff $end
$var reg 1 ! sr_we $end
$var reg 3 ) state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
0'
1&
1%
0$
0#
0"
0!
$end
#5
0&
#10
1&
#15
0&
#20
1&
#25
0&
#30
1$
b1 )
1&
0%
#35
0&
#40
b1 (
1&
#45
0&
#50
b10 (
1&
#55
0&
#60
b11 (
1&
#65
0&
#70
b100 (
1&
#75
0&
#80
b101 (
1&
#85
0&
#90
b110 (
1&
#95
0&
#100
b111 (
1&
#105
0&
#110
b0 (
b100 )
0$
1&
#115
0&
#120
b1 (
1&
#125
0&
#130
b10 (
1&
#135
0&
#140
b11 (
1&
#145
0&
#150
b100 (
1&
#155
0&
#160
b101 (
1&
#165
0&
#170
b110 (
1&
#175
0&
#180
b101 )
1#
b111 (
1&
#185
0&
#190
0#
b0 )
b0 (
1&
#195
0&
#200
1$
b1 )
1&
#205
0&
#210
b1 (
1&
#215
0&
#220
b10 (
1&
#225
0&
#230
b11 (
1&
#235
0&
#240
b100 (
1&
#245
0&
#250
b101 (
1&
#255
0&
#260
b110 (
1&
#265
0&
#270
b111 (
1&
#275
0&
#280
b0 (
b100 )
0$
1&
#285
0&
#290
b1 (
1&
#295
0&
#300
b10 (
1&
#305
0&
#310
b11 (
1&
#315
0&
#320
b100 (
1&
#325
0&
#330
b101 (
1&
#335
0&
#340
b110 (
1&
#345
0&
#350
b101 )
1#
b111 (
1&
#355
0&
#360
0#
b0 )
b0 (
1&
#365
0&
#370
1$
b1 )
1&
#375
0&
#380
b1 (
1&
#385
0&
#390
b10 (
1&
#395
0&
#400
b11 (
1&
#405
0&
#410
b100 (
1&
#415
0&
#420
b101 (
1&
#425
0&
#430
b110 (
1&
#435
0&
#440
b111 (
1&
#445
0&
#450
b0 (
b100 )
0$
1&
#455
0&
#460
b1 (
1&
#465
0&
#470
b10 (
1&
#475
0&
#480
b11 (
1&
#485
0&
#490
b100 (
1&
#495
0&
#500
b101 (
1&
#505
0&
#510
b110 (
1&
#515
0&
#520
b101 )
1#
b111 (
1&
#525
0&
#530
0#
b0 )
b0 (
1&
#535
0&
#540
1$
b1 )
1&
#545
0&
#550
b1 (
1&
#555
0&
#560
b10 (
1&
#565
0&
#570
b11 (
1&
#575
0&
#580
b100 (
1&
#585
0&
#590
b101 (
1&
#595
0&
#600
b110 (
1&
#605
0&
#610
b111 (
1&
#615
0&
#620
b0 (
b100 )
0$
1&
#625
0&
#630
b1 (
1&
#635
0&
#640
b10 (
1&
#645
0&
#650
b11 (
1&
#655
0&
#660
b100 (
1&
#665
0&
#670
b101 (
1&
#675
0&
#680
b110 (
1&
#685
0&
#690
b101 )
1#
b111 (
1&
#695
0&
#700
0#
b0 )
b0 (
1&
#705
0&
#710
1$
b1 )
1&
#715
0&
#720
b1 (
1&
#725
0&
#730
b10 (
1&
#735
0&
#740
b11 (
1&
#745
0&
#750
b100 (
1&
#755
0&
#760
b101 (
1&
#765
0&
#770
b110 (
1&
#775
0&
#780
b111 (
1&
#785
0&
#790
b0 (
b100 )
0$
1&
#795
0&
#800
b1 (
1&
#805
0&
#810
b10 (
1&
#815
0&
#820
b11 (
1&
#825
0&
#830
b100 (
1&
#835
0&
#840
b101 (
1&
#845
0&
#850
b110 (
1&
#855
0&
#860
b101 )
1#
b111 (
1&
#865
0&
#870
0#
b0 )
b0 (
1&
#875
0&
#880
1$
b1 )
1&
#885
0&
#890
b1 (
1&
#895
0&
#900
b10 (
1&
#905
0&
#910
b11 (
1&
#915
0&
#920
b100 (
1&
#925
0&
#930
b101 (
1&
#935
0&
#940
b110 (
1&
#945
0&
#950
b111 (
1&
#955
0&
#960
b0 (
b100 )
0$
1&
#965
0&
#970
b1 (
1&
#975
0&
#980
b10 (
1&
#985
0&
#990
b11 (
1&
#995
0&
#1000
b100 (
1&
#1005
0&
#1010
b101 (
1&
#1015
0&
#1020
b110 (
1&
#1025
0&
#1030
b101 )
1#
b111 (
1&
