simSeconds 0.03630103685799999
simTicks 36301146364.972
finalTick 296049079330201.0
simFreq 1000000000000.0
hostSeconds 234.04074668000004
hostTickRate 152398834.300008
hostMemory 52730516.913856
simInsts 110000020.204904
simOps 120843281.26199801
hostInstRate 517075.44397100003
hostOpRate 561807.6588570003
system.clk_domain.clock 1000.0000000000001
system.cpu_clk_domain.clock 500.00000000000006
system.cpu_voltage_domain.voltage 1.0000000000000002
system.l2.demandHits::switch_cpus.inst 2594.9822789999994
system.l2.demandHits::switch_cpus.data 2061050.281007
system.l2.demandHits::total 2063645.2632859997
system.l2.overallHits::switch_cpus.inst 2594.9822789999994
system.l2.overallHits::switch_cpus.data 2061050.281007
system.l2.overallHits::total 2063645.2632859997
system.l2.demandMisses::cpu.inst 2.147239
system.l2.demandMisses::cpu.data 3.713024
system.l2.demandMisses::switch_cpus.inst 1414.0954299999996
system.l2.demandMisses::switch_cpus.data 390184.71538999997
system.l2.demandMisses::total 391596.6411629999
system.l2.overallMisses::cpu.inst 2.147239
system.l2.overallMisses::cpu.data 3.713024
system.l2.overallMisses::switch_cpus.inst 1414.0954299999996
system.l2.overallMisses::switch_cpus.data 390184.71538999997
system.l2.overallMisses::total 391596.6411629999
system.l2.demandMissLatency::switch_cpus.inst 130380977.21599998
system.l2.demandMissLatency::switch_cpus.data 33481794047.513992
system.l2.demandMissLatency::total 33611995758.978
system.l2.overallMissLatency::switch_cpus.inst 130380977.21599998
system.l2.overallMissLatency::switch_cpus.data 33481794047.513992
system.l2.overallMissLatency::total 33611995758.978
system.l2.demandAccesses::cpu.inst 2.147239
system.l2.demandAccesses::cpu.data 3.713024
system.l2.demandAccesses::switch_cpus.inst 4009.077709
system.l2.demandAccesses::switch_cpus.data 2451234.996397
system.l2.demandAccesses::total 2455241.904449
system.l2.overallAccesses::cpu.inst 2.147239
system.l2.overallAccesses::cpu.data 3.713024
system.l2.overallAccesses::switch_cpus.inst 4009.077709
system.l2.overallAccesses::switch_cpus.data 2451234.996397
system.l2.overallAccesses::total 2455241.904449
system.l2.demandMissRate::cpu.inst 1.0000000000000002
system.l2.demandMissRate::cpu.data 1.0000000000000002
system.l2.demandMissRate::switch_cpus.inst 0.5753263020030002
system.l2.demandMissRate::switch_cpus.data 0.1228552737
system.l2.demandMissRate::total 0.122723108398
system.l2.overallMissRate::cpu.inst 1.0000000000000002
system.l2.overallMissRate::cpu.data 1.0000000000000002
system.l2.overallMissRate::switch_cpus.inst 0.5753263020030002
system.l2.overallMissRate::switch_cpus.data 0.1228552737
system.l2.overallMissRate::total 0.122723108398
system.l2.demandAvgMissLatency::switch_cpus.inst 93024.59782966223
system.l2.demandAvgMissLatency::switch_cpus.data 93332.41078493331
system.l2.demandAvgMissLatency::total 93308.07829376514
system.l2.overallAvgMissLatency::switch_cpus.inst 93024.59782966223
system.l2.overallAvgMissLatency::switch_cpus.data 93332.41078493331
system.l2.overallAvgMissLatency::total 93308.07829376514
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 1413.7032009999996
system.l2.demandMshrMisses::switch_cpus.data 390184.3432039999
system.l2.demandMshrMisses::total 391595.87674799986
system.l2.overallMshrMisses::switch_cpus.inst 1413.7032009999996
system.l2.overallMshrMisses::switch_cpus.data 390184.3432039999
system.l2.overallMshrMisses::total 391595.87674799986
system.l2.demandMshrMissLatency::switch_cpus.inst 116232836.33949998
system.l2.demandMshrMissLatency::switch_cpus.data 29579933760.92769
system.l2.demandMshrMissLatency::total 29696009028.085194
system.l2.overallMshrMissLatency::switch_cpus.inst 116232836.33949998
system.l2.overallMshrMissLatency::switch_cpus.data 29579933760.92769
system.l2.overallMshrMissLatency::total 29696009028.085194
system.l2.demandMshrMissRate::switch_cpus.inst 0.5752386710670002
system.l2.demandMshrMissRate::switch_cpus.data 0.122855181556
system.l2.demandMshrMissRate::total 0.12272268539100001
system.l2.overallMshrMissRate::switch_cpus.inst 0.5752386710670002
system.l2.overallMshrMissRate::switch_cpus.data 0.122855181556
system.l2.overallMshrMissRate::total 0.12272268539100001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 83035.07625266774
system.l2.demandAvgMshrMissLatency::switch_cpus.data 83332.5084941935
system.l2.demandAvgMshrMissLatency::total 83308.47707991514
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 83035.07625266774
system.l2.overallAvgMshrMissLatency::switch_cpus.data 83332.5084941935
system.l2.overallAvgMshrMissLatency::total 83308.47707991514
system.l2.replacements 360721.77755999996
system.l2.InvalidateReq.hits::switch_cpus.data 847.0588929999999
system.l2.InvalidateReq.hits::total 847.0588929999999
system.l2.InvalidateReq.misses::switch_cpus.data 322.422749
system.l2.InvalidateReq.misses::total 322.422749
system.l2.InvalidateReq.accesses::switch_cpus.data 1169.4008009999998
system.l2.InvalidateReq.accesses::total 1169.4008009999998
system.l2.InvalidateReq.missRate::switch_cpus.data 0.24246312319399996
system.l2.InvalidateReq.missRate::total 0.24246312319399996
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 322.422749
system.l2.InvalidateReq.mshrMisses::total 322.422749
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 6172197.404
system.l2.InvalidateReq.mshrMissLatency::total 6172197.404
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.24246312319399996
system.l2.InvalidateReq.mshrMissRate::total 0.24246312319399996
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 17343.48397919183
system.l2.InvalidateReq.avgMshrMissLatency::total 17343.48397919183
system.l2.ReadCleanReq.hits::switch_cpus.inst 2594.9822789999994
system.l2.ReadCleanReq.hits::total 2594.9822789999994
system.l2.ReadCleanReq.misses::cpu.inst 2.147239
system.l2.ReadCleanReq.misses::switch_cpus.inst 1414.0954299999996
system.l2.ReadCleanReq.misses::total 1414.3674919999996
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 130380977.21599998
system.l2.ReadCleanReq.missLatency::total 130380977.21599998
system.l2.ReadCleanReq.accesses::cpu.inst 2.147239
system.l2.ReadCleanReq.accesses::switch_cpus.inst 4009.077709
system.l2.ReadCleanReq.accesses::total 4009.349771
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000000000000002
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.5753263020030002
system.l2.ReadCleanReq.missRate::total 0.5753263020030002
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 93024.59782966223
system.l2.ReadCleanReq.avgMissLatency::total 92187.53188658821
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1413.7032009999996
system.l2.ReadCleanReq.mshrMisses::total 1413.7032009999996
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 116232836.33949998
system.l2.ReadCleanReq.mshrMissLatency::total 116232836.33949998
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.5752386710670002
system.l2.ReadCleanReq.mshrMissRate::total 0.565087904684
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 83035.07625266774
system.l2.ReadCleanReq.avgMshrMissLatency::total 83035.07625266774
system.l2.ReadExReq.hits::switch_cpus.data 19424.607518999997
system.l2.ReadExReq.hits::total 19424.607518999997
system.l2.ReadExReq.misses::cpu.data 0.342073
system.l2.ReadExReq.misses::switch_cpus.data 102147.62988200001
system.l2.ReadExReq.misses::total 102147.62988200001
system.l2.ReadExReq.missLatency::switch_cpus.data 10597918139.998001
system.l2.ReadExReq.missLatency::total 10597918139.998001
system.l2.ReadExReq.accesses::cpu.data 0.342073
system.l2.ReadExReq.accesses::switch_cpus.data 121572.23740100002
system.l2.ReadExReq.accesses::total 121572.23740100002
system.l2.ReadExReq.missRate::cpu.data 0.339698
system.l2.ReadExReq.missRate::switch_cpus.data 0.6533483853399998
system.l2.ReadExReq.missRate::total 0.6533483853399998
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 86606.94739547961
system.l2.ReadExReq.avgMissLatency::total 86606.94739547961
system.l2.ReadExReq.mshrMisses::switch_cpus.data 102147.587895
system.l2.ReadExReq.mshrMisses::total 102147.587895
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 9576439781.197762
system.l2.ReadExReq.mshrMissLatency::total 9576439781.197762
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.6533444805489999
system.l2.ReadExReq.mshrMissRate::total 0.6533444805489999
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 77524.85363751031
system.l2.ReadExReq.avgMshrMissLatency::total 77524.85363751031
system.l2.ReadSharedReq.hits::switch_cpus.data 2041625.673488
system.l2.ReadSharedReq.hits::total 2041625.673488
system.l2.ReadSharedReq.misses::cpu.data 3.370951
system.l2.ReadSharedReq.misses::switch_cpus.data 288037.08550799993
system.l2.ReadSharedReq.misses::total 288037.08550799993
system.l2.ReadSharedReq.missLatency::switch_cpus.data 22883875907.516
system.l2.ReadSharedReq.missLatency::total 22883875907.516
system.l2.ReadSharedReq.accesses::cpu.data 3.370951
system.l2.ReadSharedReq.accesses::switch_cpus.data 2329662.758996
system.l2.ReadSharedReq.accesses::total 2329662.758996
system.l2.ReadSharedReq.missRate::cpu.data 1.0000000000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.07818307881099999
system.l2.ReadSharedReq.missRate::total 0.07818307881099999
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 87896.08079015661
system.l2.ReadSharedReq.avgMissLatency::total 87896.08079015661
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 288036.755309
system.l2.ReadSharedReq.mshrMisses::total 288036.755309
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 20003493979.729923
system.l2.ReadSharedReq.mshrMissLatency::total 20003493979.729923
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.078183028654
system.l2.ReadSharedReq.mshrMissRate::total 0.078183028654
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 77897.04875548877
system.l2.ReadSharedReq.avgMshrMissLatency::total 77897.04875548877
system.l2.UpgradeReq.hits::switch_cpus.data 589.9368800000001
system.l2.UpgradeReq.hits::total 589.9368800000001
system.l2.UpgradeReq.accesses::switch_cpus.data 598.2973959999998
system.l2.UpgradeReq.accesses::total 598.2973959999998
system.l2.WritebackClean.hits::writebacks 2899.469859
system.l2.WritebackClean.hits::total 2899.469859
system.l2.WritebackClean.accesses::writebacks 2899.469859
system.l2.WritebackClean.accesses::total 2899.469859
system.l2.WritebackDirty.hits::writebacks 617744.1635649999
system.l2.WritebackDirty.hits::total 617744.1635649999
system.l2.WritebackDirty.accesses::writebacks 617744.1635649999
system.l2.WritebackDirty.accesses::total 617744.1635649999
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 36301146364.972
system.l2.tags.tagsInUse 51414.16917337033
system.l2.tags.totalRefs 5313371.420528
system.l2.tags.sampledRefs 423223.13141
system.l2.tags.avgRefs 37.96881008588999
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 186.392159139162
system.l2.tags.occupancies::cpu.inst 0.945804526041
system.l2.tags.occupancies::cpu.data 2.9770762091919996
system.l2.tags.occupancies::switch_cpus.inst 614.488939086049
system.l2.tags.occupancies::switch_cpus.data 50609.62483749571
system.l2.tags.avgOccs::writebacks 0.002844162104999999
system.l2.tags.avgOccs::cpu.inst 1.45976e-05
system.l2.tags.avgOccs::cpu.data 4.5351222999999997e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.009376261689
system.l2.tags.avgOccs::switch_cpus.data 0.772241734837
system.l2.tags.avgOccs::total 0.7845179602929999
system.l2.tags.occupanciesTaskId::1024 61654.168045000006
system.l2.tags.ageTaskId_1024::0 99.062007
system.l2.tags.ageTaskId_1024::1 795.619132
system.l2.tags.ageTaskId_1024::2 6503.201082000001
system.l2.tags.ageTaskId_1024::3 28219.735916
system.l2.tags.ratioOccsTaskId::1024 0.9407679085409999
system.l2.tags.tagAccesses 39616134.224203
system.l2.tags.dataAccesses 39616134.224203
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 36301146364.972
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1412.944194
system.mem_ctrls.avgPriority_switch_cpus.data::samples 390066.736149
system.mem_ctrls.priorityMinLatency 1.8750000000000002e-08
system.mem_ctrls.priorityMaxLatency 0.006889763869811999
system.mem_ctrls.numReadWriteTurnArounds 5170.865083000001
system.mem_ctrls.numWriteReadTurnArounds 5170.865083000001
system.mem_ctrls.numStayReadState 841386.5710069998
system.mem_ctrls.numStayWriteState 79412.77980899999
system.mem_ctrls.readReqs 391595.83476099995
system.mem_ctrls.writeReqs 84388.10846300001
system.mem_ctrls.readBursts 391595.83476099995
system.mem_ctrls.writeBursts 84388.10846300001
system.mem_ctrls.servicedByWrQ 118.32407500000001
system.mem_ctrls.mergedWrBursts 8.273575999999998
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.7310028999999998
system.mem_ctrls.avgWrQLen 20.13990327
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 391595.83476099995
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 84388.10846300001
system.mem_ctrls.rdQLenPdf::0 166920.46928399996
system.mem_ctrls.rdQLenPdf::1 130035.273072
system.mem_ctrls.rdQLenPdf::2 69309.582419
system.mem_ctrls.rdQLenPdf::3 25132.537171000004
system.mem_ctrls.rdQLenPdf::4 72.90769699999998
system.mem_ctrls.rdQLenPdf::5 6.706749999999999
system.mem_ctrls.rdQLenPdf::6 0.034293
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.265603
system.mem_ctrls.wrQLenPdf::1 0.265603
system.mem_ctrls.wrQLenPdf::2 0.20708699999999997
system.mem_ctrls.wrQLenPdf::3 0.20708699999999997
system.mem_ctrls.wrQLenPdf::4 0.20708699999999997
system.mem_ctrls.wrQLenPdf::5 0.20708699999999997
system.mem_ctrls.wrQLenPdf::6 0.20708699999999997
system.mem_ctrls.wrQLenPdf::7 0.343783
system.mem_ctrls.wrQLenPdf::8 0.343783
system.mem_ctrls.wrQLenPdf::9 0.343783
system.mem_ctrls.wrQLenPdf::10 0.46547
system.mem_ctrls.wrQLenPdf::11 0.46547
system.mem_ctrls.wrQLenPdf::12 0.46547
system.mem_ctrls.wrQLenPdf::13 0.46547
system.mem_ctrls.wrQLenPdf::14 0.46547
system.mem_ctrls.wrQLenPdf::15 597.762646
system.mem_ctrls.wrQLenPdf::16 617.662514
system.mem_ctrls.wrQLenPdf::17 1094.873419
system.mem_ctrls.wrQLenPdf::18 2090.740776
system.mem_ctrls.wrQLenPdf::19 3674.0110049999994
system.mem_ctrls.wrQLenPdf::20 5225.561825
system.mem_ctrls.wrQLenPdf::21 5323.948653
system.mem_ctrls.wrQLenPdf::22 5407.976899
system.mem_ctrls.wrQLenPdf::23 5520.9938839999995
system.mem_ctrls.wrQLenPdf::24 5609.118643000001
system.mem_ctrls.wrQLenPdf::25 5742.832405000001
system.mem_ctrls.wrQLenPdf::26 6037.0378869999995
system.mem_ctrls.wrQLenPdf::27 5908.258821
system.mem_ctrls.wrQLenPdf::28 6516.047267
system.mem_ctrls.wrQLenPdf::29 7281.092377000001
system.mem_ctrls.wrQLenPdf::30 5970.541733999999
system.mem_ctrls.wrQLenPdf::31 6202.949109
system.mem_ctrls.wrQLenPdf::32 5437.190586
system.mem_ctrls.wrQLenPdf::33 89.42112300000001
system.mem_ctrls.wrQLenPdf::34 19.348323000000004
system.mem_ctrls.wrQLenPdf::35 6.959335
system.mem_ctrls.wrQLenPdf::36 0.402868
system.mem_ctrls.wrQLenPdf::37 0.177448
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 7572.7408000000005
system.mem_ctrls.bytesReadSys 25062133.424703997
system.mem_ctrls.bytesWrittenSys 5400838.941632001
system.mem_ctrls.avgRdBWSys 486870716.10678226
system.mem_ctrls.avgWrBWSys 158439854.2561756
system.mem_ctrls.totGap 36303946469.2985
system.mem_ctrls.avgGap 1008899.00269365
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 90428.428416
system.mem_ctrls.requestorReadBytes::switch_cpus.data 24964271.113536
system.mem_ctrls.requestorReadRate::switch_cpus.inst 2661694.7954924186
system.mem_ctrls.requestorReadRate::switch_cpus.data 484144337.6433467
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1413.7032009999996
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 390184.3012169999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 57873079.33475
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 13445780754.635998
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 41756.56345860999
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 41824.704478069994
system.mem_ctrls.dram.bytesRead::cpu.inst 137.423296
system.mem_ctrls.dram.bytesRead::cpu.data 237.633536
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 90477.00486399997
system.mem_ctrls.dram.bytesRead::switch_cpus.data 24971798.603455998
system.mem_ctrls.dram.bytesRead::total 25062136.750272
system.mem_ctrls.dram.bytesInstRead::cpu.inst 137.423296
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 90477.00486399997
system.mem_ctrls.dram.bytesInstRead::total 90494.41683199997
system.mem_ctrls.dram.numReads::cpu.inst 2.147239
system.mem_ctrls.dram.numReads::cpu.data 3.713024
system.mem_ctrls.dram.numReads::switch_cpus.inst 1413.7032009999996
system.mem_ctrls.dram.numReads::switch_cpus.data 390184.35317899997
system.mem_ctrls.dram.numReads::total 391595.886723
system.mem_ctrls.dram.bwRead::cpu.inst 41501.978913
system.mem_ctrls.dram.bwRead::cpu.data 67911.44975500001
system.mem_ctrls.dram.bwRead::switch_cpus.inst 2662262.087438
system.mem_ctrls.dram.bwRead::switch_cpus.data 484253712.84307
system.mem_ctrls.dram.bwRead::total 486870763.4626211
system.mem_ctrls.dram.bwInstRead::cpu.inst 41501.978913
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 2662262.087438
system.mem_ctrls.dram.bwInstRead::total 2668098.7904989994
system.mem_ctrls.dram.bwTotal::cpu.inst 41501.978913
system.mem_ctrls.dram.bwTotal::cpu.data 67911.44975500001
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 2662262.087438
system.mem_ctrls.dram.bwTotal::switch_cpus.data 484253712.84307
system.mem_ctrls.dram.bwTotal::total 645310617.5835011
system.mem_ctrls.dram.readBursts 391477.51068600005
system.mem_ctrls.dram.writeBursts 84369.626466
system.mem_ctrls.dram.perBankRdBursts::0 24192.188097
system.mem_ctrls.dram.perBankRdBursts::1 24683.963037999994
system.mem_ctrls.dram.perBankRdBursts::2 24230.171428999998
system.mem_ctrls.dram.perBankRdBursts::3 24283.193383999995
system.mem_ctrls.dram.perBankRdBursts::4 24502.849893
system.mem_ctrls.dram.perBankRdBursts::5 23877.904666999995
system.mem_ctrls.dram.perBankRdBursts::6 25303.552637000004
system.mem_ctrls.dram.perBankRdBursts::7 24650.912885
system.mem_ctrls.dram.perBankRdBursts::8 23649.327569
system.mem_ctrls.dram.perBankRdBursts::9 24101.702543999996
system.mem_ctrls.dram.perBankRdBursts::10 25504.23709899999
system.mem_ctrls.dram.perBankRdBursts::11 24336.02955399999
system.mem_ctrls.dram.perBankRdBursts::12 23749.811882000005
system.mem_ctrls.dram.perBankRdBursts::13 23804.300352
system.mem_ctrls.dram.perBankRdBursts::14 25094.425263999998
system.mem_ctrls.dram.perBankRdBursts::15 25512.940392000004
system.mem_ctrls.dram.perBankWrBursts::0 5443.858039000001
system.mem_ctrls.dram.perBankWrBursts::1 5258.985798
system.mem_ctrls.dram.perBankWrBursts::2 5527.175762
system.mem_ctrls.dram.perBankWrBursts::3 5264.386727
system.mem_ctrls.dram.perBankWrBursts::4 5313.930251000001
system.mem_ctrls.dram.perBankWrBursts::5 5041.85845
system.mem_ctrls.dram.perBankWrBursts::6 5155.068639999999
system.mem_ctrls.dram.perBankWrBursts::7 5115.086985000001
system.mem_ctrls.dram.perBankWrBursts::8 4894.096706
system.mem_ctrls.dram.perBankWrBursts::9 4985.097812999999
system.mem_ctrls.dram.perBankWrBursts::10 5091.390989
system.mem_ctrls.dram.perBankWrBursts::11 5204.072616
system.mem_ctrls.dram.perBankWrBursts::12 5264.009328999999
system.mem_ctrls.dram.perBankWrBursts::13 5466.22054
system.mem_ctrls.dram.perBankWrBursts::14 5572.940020999999
system.mem_ctrls.dram.perBankWrBursts::15 5771.4478
system.mem_ctrls.dram.totQLat 6163382158.591001
system.mem_ctrls.dram.totBusLat 1957387553.4299998
system.mem_ctrls.dram.totMemAccLat 13503585483.9535
system.mem_ctrls.dram.avgQLat 23059.203216160004
system.mem_ctrls.dram.avgBusLat 5000.000000000001
system.mem_ctrls.dram.avgMemAccLat 41809.20321616001
system.mem_ctrls.dram.readRowHits 328486.67546699994
system.mem_ctrls.dram.writeRowHits 60763.393781
system.mem_ctrls.dram.readRowHitRate 78.15045685999999
system.mem_ctrls.dram.writeRowHitRate 52.60621046
system.mem_ctrls.dram.bytesPerActivate::samples 86595.92493499997
system.mem_ctrls.dram.bytesPerActivate::mean 299.940917625529
system.mem_ctrls.dram.bytesPerActivate::gmean 200.78837455822404
system.mem_ctrls.dram.bytesPerActivate::stdev 271.77373652808
system.mem_ctrls.dram.bytesPerActivate::0-127 26391.527189
system.mem_ctrls.dram.bytesPerActivate::128-255 19561.527009
system.mem_ctrls.dram.bytesPerActivate::256-383 9331.707716999998
system.mem_ctrls.dram.bytesPerActivate::384-511 6607.885135000001
system.mem_ctrls.dram.bytesPerActivate::512-639 4835.786329000001
system.mem_ctrls.dram.bytesPerActivate::640-767 3106.4778899999997
system.mem_ctrls.dram.bytesPerActivate::768-895 2679.117909
system.mem_ctrls.dram.bytesPerActivate::896-1023 2129.0082370000005
system.mem_ctrls.dram.bytesPerActivate::1024-1151 11286.874792999999
system.mem_ctrls.dram.bytesPerActivate::total 86595.92493499997
system.mem_ctrls.dram.dramBytesRead 25054560.683904003
system.mem_ctrls.dram.dramBytesWritten 5399656.093824
system.mem_ctrls.dram.avgRdBW 486.76082061392293
system.mem_ctrls.dram.avgWrBW 158.40749120288402
system.mem_ctrls.dram.peakBW 12800.0
system.mem_ctrls.dram.busUtil 5.041152770000001
system.mem_ctrls.dram.busUtilRead 3.80284839
system.mem_ctrls.dram.busUtilWrite 1.23900543
system.mem_ctrls.dram.pageHitRate 74.32454285
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 36301146364.972
system.mem_ctrls.dram.rank0.actEnergy 309184058.63729995
system.mem_ctrls.dram.rank0.preEnergy 164330936.62887
system.mem_ctrls.dram.rank0.readEnergy 1397474686.4685602
system.mem_ctrls.dram.rank0.writeEnergy 219868230.40344003
system.mem_ctrls.dram.rank0.refreshEnergy 2865604997.64552
system.mem_ctrls.dram.rank0.actBackEnergy 9834650020.99677
system.mem_ctrls.dram.rank0.preBackEnergy 5657829614.573278
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 20448942545.353745
system.mem_ctrls.dram.rank0.averagePower 546.0692092580591
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 14594870619.546495
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1212184855.1799998
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 20494090890.2455
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 309119006.19725996
system.mem_ctrls.dram.rank1.preEnergy 164300598.49945503
system.mem_ctrls.dram.rank1.readEnergy 1397674811.0438397
system.mem_ctrls.dram.rank1.writeEnergy 220541219.74907994
system.mem_ctrls.dram.rank1.refreshEnergy 2865604997.64552
system.mem_ctrls.dram.rank1.actBackEnergy 9768913974.62184
system.mem_ctrls.dram.rank1.preBackEnergy 5713186285.2048
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 20439340892.9618
system.mem_ctrls.dram.rank1.averagePower 546.0591623259389
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 14739951832.17975
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1212184855.1799998
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 20349009677.61225
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 36301146364.972
system.membus.transDist::ReadResp 289448.343951
system.membus.transDist::ReadExReq 102147.545908
system.membus.transDist::ReadExResp 102147.570226
system.membus.transDist::ReadSharedReq 289448.288853
system.membus.transDist::InvalidateReq 322.422749
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 1142312.581297
system.membus.pktCount::total 1142312.581297
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 30462977.44896
system.membus.pktSize::total 30462977.44896
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 391926.57917199994
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 391926.57917199994
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 391926.57917199994
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 36301146364.972
system.membus.reqLayer0.occupancy 1176401117.1975
system.membus.reqLayer0.utilization 0.018865700000000003
system.membus.respLayer1.occupancy 2056642925.26
system.membus.respLayer1.utilization 0.0215065
system.membus.snoop_filter.totRequests 750716.6671200002
system.membus.snoop_filter.hitSingleRequests 359061.4615160001
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 72602307.70339698
system.switch_cpus.cpi 0.725984986303
system.switch_cpus.ipc 1.5869665808509998
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 148036584.98625594
system.switch_cpus.nonSpecInstsAdded 13193.216629000002
system.switch_cpus.instsIssued 132840727.23783799
system.switch_cpus.squashedInstsIssued 1374842.638485
system.switch_cpus.squashedInstsExamined 38297956.033634
system.switch_cpus.squashedOperandsExamined 40056128.32240901
system.switch_cpus.squashedNonSpecRemoved 12326.846389
system.switch_cpus.numIssuedDist::samples 72485264.044034
system.switch_cpus.numIssuedDist::mean 1.9821260941110004
system.switch_cpus.numIssuedDist::stdev 2.399424952695
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 35617061.03169999
system.switch_cpus.numIssuedDist::1 6177174.994048
system.switch_cpus.numIssuedDist::2 8227909.231695999
system.switch_cpus.numIssuedDist::3 6844071.012587999
system.switch_cpus.numIssuedDist::4 5401674.121948001
system.switch_cpus.numIssuedDist::5 2495218.811669
system.switch_cpus.numIssuedDist::6 2203154.4290610002
system.switch_cpus.numIssuedDist::7 3609254.0622910005
system.switch_cpus.numIssuedDist::8 817304.035293
system.switch_cpus.numIssuedDist::9 480894.237574
system.switch_cpus.numIssuedDist::10 540346.8001759999
system.switch_cpus.numIssuedDist::11 15338.548056000003
system.switch_cpus.numIssuedDist::12 55862.72793400002
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 11.816472
system.switch_cpus.numIssuedDist::total 72485264.044034
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 1566939.650782
system.switch_cpus.statFuBusy::IntMult 1465.009255
system.switch_cpus.statFuBusy::IntDiv 1054.8192470000001
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 1.174215
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 311.07892000000004
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 212173.64258100002
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.506508
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 3348.263226
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 2965703.770368
system.switch_cpus.statFuBusy::MemWrite 311583.48195199994
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 47739.889158000005
system.switch_cpus.statIssuedInstType_0::IntAlu 79626634.609965
system.switch_cpus.statIssuedInstType_0::IntMult 649063.869624
system.switch_cpus.statIssuedInstType_0::IntDiv 2830.7247009999996
system.switch_cpus.statIssuedInstType_0::FloatAdd 17767.384815999998
system.switch_cpus.statIssuedInstType_0::FloatCmp 29731.388703999997
system.switch_cpus.statIssuedInstType_0::FloatCvt 28619.674201
system.switch_cpus.statIssuedInstType_0::FloatMult 70.731763
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 3449.129673
system.switch_cpus.statIssuedInstType_0::FloatDiv 31.357210000000002
system.switch_cpus.statIssuedInstType_0::FloatMisc 102264.458906
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 1707411.8255269998
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3.119303
system.switch_cpus.statIssuedInstType_0::SimdAlu 5064.170579
system.switch_cpus.statIssuedInstType_0::SimdCmp 5094.026519000001
system.switch_cpus.statIssuedInstType_0::SimdCvt 22798.941971
system.switch_cpus.statIssuedInstType_0::SimdMisc 56629.005613
system.switch_cpus.statIssuedInstType_0::SimdMult 240.03884799999997
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 3.7529240000000006
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 327.73201700000004
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 15.696214999999999
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.058610999999999996
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.002375
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.513065
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 105.687307
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.015199
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 45615116.33450899
system.switch_cpus.statIssuedInstType_0::MemWrite 4919713.098534999
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 132840727.23783799
system.switch_cpus.issueRate 1.9789416835509999
system.switch_cpus.fuBusy 5062581.397054001
system.switch_cpus.fuBusyRate 0.034701730508
system.switch_cpus.intInstQueueReads 331751783.162454
system.switch_cpus.intInstQueueWrites 182615978.48887295
system.switch_cpus.intInstQueueWakeupAccesses 116842302.67763598
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 12852358.89046
system.switch_cpus.vecInstQueueWrites 3762299.192778
system.switch_cpus.vecInstQueueWakeupAccesses 3509581.030958
system.switch_cpus.intAluAccesses 130990890.092003
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 6864678.653731002
system.switch_cpus.numSquashedInsts 565752.5485409998
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 2234.230506
system.switch_cpus.idleCycles 117157.36035900001
system.switch_cpus.MemDepUnit__0.insertedLoads 44150310.34389199
system.switch_cpus.MemDepUnit__0.insertedStores 5461805.405220002
system.switch_cpus.MemDepUnit__0.conflictingLoads 1065994.083868
system.switch_cpus.MemDepUnit__0.conflictingStores 2287276.3571240003
system.switch_cpus.MemDepUnit__0.MDPLookups 49578271.31536601
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 19859675.747070994
system.switch_cpus.MemDepUnit__0.LFSTWrites 4788569.097099001
system.switch_cpus.MemDepUnit__0.hits 3338060.348122
system.switch_cpus.MemDepUnit__0.predictions 49578271.31536601
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1019375.2452210002
system.switch_cpus.branchPred.lookups_0::CallDirect 283917.42534600006
system.switch_cpus.branchPred.lookups_0::CallIndirect 875398.1468750001
system.switch_cpus.branchPred.lookups_0::DirectCond 40541085.490657
system.switch_cpus.branchPred.lookups_0::DirectUncond 825211.3136779999
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 229317.88901799996
system.switch_cpus.branchPred.lookups_0::total 43774305.51079501
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 301246.78361900005
system.switch_cpus.branchPred.squashes_0::CallDirect 84719.58556
system.switch_cpus.branchPred.squashes_0::CallIndirect 356467.479652
system.switch_cpus.branchPred.squashes_0::DirectCond 13024637.400878003
system.switch_cpus.branchPred.squashes_0::DirectUncond 252410.261447
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 77052.157412
system.switch_cpus.branchPred.squashes_0::total 14096533.668567998
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 10735.077856000002
system.switch_cpus.branchPred.corrected_0::CallDirect 6887.901684999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 62778.889649000004
system.switch_cpus.branchPred.corrected_0::DirectCond 226931.59111400004
system.switch_cpus.branchPred.corrected_0::DirectUncond 6706.09945
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 19036.753839999998
system.switch_cpus.branchPred.corrected_0::total 333076.31359399995
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 718128.4882030002
system.switch_cpus.branchPred.committed_0::CallDirect 199197.790959
system.switch_cpus.branchPred.committed_0::CallIndirect 518930.62504799996
system.switch_cpus.branchPred.committed_0::DirectCond 27516459.943455003
system.switch_cpus.branchPred.committed_0::DirectUncond 572800.5350949999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 152265.81975999998
system.switch_cpus.branchPred.committed_0::total 29677783.202519994
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 1115.4958649999999
system.switch_cpus.branchPred.mispredicted_0::CallDirect 4250.860460000001
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 59265.499234999996
system.switch_cpus.branchPred.mispredicted_0::DirectCond 185385.962146
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 3476.6894229999994
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 18666.049450999995
system.switch_cpus.branchPred.mispredicted_0::total 272160.5565799999
system.switch_cpus.branchPred.targetProvider_0::NoTarget 24575570.736702997
system.switch_cpus.branchPred.targetProvider_0::BTB 17379744.551873997
system.switch_cpus.branchPred.targetProvider_0::RAS 1019375.2452210002
system.switch_cpus.branchPred.targetProvider_0::Indirect 799614.9769969999
system.switch_cpus.branchPred.targetProvider_0::total 43774305.51079501
system.switch_cpus.branchPred.targetWrong_0::NoBranch 151424.15473599997
system.switch_cpus.branchPred.targetWrong_0::Return 143512.91278699998
system.switch_cpus.branchPred.targetWrong_0::CallDirect 10735.077856000002
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 27404.168215
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 333076.31359399995
system.switch_cpus.branchPred.condPredicted 40541085.490657
system.switch_cpus.branchPred.condPredictedTaken 16346024.506592998
system.switch_cpus.branchPred.condIncorrect 333076.31359399995
system.switch_cpus.branchPred.predTakenBTBMiss 28370.425562000004
system.switch_cpus.branchPred.NotTakenMispredicted 189591.41028600006
system.switch_cpus.branchPred.TakenMispredicted 143484.90330800004
system.switch_cpus.branchPred.BTBLookups 43774305.51079501
system.switch_cpus.branchPred.BTBUpdates 97040.68894100001
system.switch_cpus.branchPred.BTBHits 29835897.077086
system.switch_cpus.branchPred.BTBHitRatio 0.64942690131
system.switch_cpus.branchPred.BTBMispredicted 30679.110917
system.switch_cpus.branchPred.indirectLookups 1104716.035893
system.switch_cpus.branchPred.indirectHits 799614.9769969999
system.switch_cpus.branchPred.indirectMisses 305101.058896
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1019375.2452210002
system.switch_cpus.branchPred.btb.lookups::CallDirect 283917.42534600006
system.switch_cpus.branchPred.btb.lookups::CallIndirect 875398.1468750001
system.switch_cpus.branchPred.btb.lookups::DirectCond 40541085.490657
system.switch_cpus.branchPred.btb.lookups::DirectUncond 825211.3136779999
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 229317.88901799996
system.switch_cpus.branchPred.btb.lookups::total 43774305.51079501
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1019375.2452210002
system.switch_cpus.branchPred.btb.misses::CallDirect 11072.221788
system.switch_cpus.branchPred.btb.misses::CallIndirect 875398.1468750001
system.switch_cpus.branchPred.btb.misses::DirectCond 11791041.065057
system.switch_cpus.branchPred.btb.misses::DirectUncond 12203.86575
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 229317.88901799996
system.switch_cpus.branchPred.btb.misses::total 13938408.433709
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 6887.901684999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 83446.68780599999
system.switch_cpus.branchPred.btb.updates::DirectUncond 6706.09945
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 97040.68894100001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 6887.901684999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 83446.68780599999
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 6706.09945
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 97040.68894100001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 36301146364.972
system.switch_cpus.branchPred.indirectBranchPred.lookups 1104716.035893
system.switch_cpus.branchPred.indirectBranchPred.hits 799614.9769969999
system.switch_cpus.branchPred.indirectBranchPred.misses 305101.058896
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 81815.64348900002
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1186531.6793819997
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1460562.35584
system.switch_cpus.branchPred.ras.pops 1460562.310433
system.switch_cpus.branchPred.ras.squashes 742433.8488309999
system.switch_cpus.branchPred.ras.used 718128.4882030002
system.switch_cpus.branchPred.ras.correct 717012.9923380001
system.switch_cpus.branchPred.ras.incorrect 1115.4958649999999
system.switch_cpus.commit.commitSquashedInsts 38351311.271609
system.switch_cpus.commit.commitNonSpecStalls 866.37024
system.switch_cpus.commit.branchMispredicts 364253.0030709999
system.switch_cpus.commit.numCommittedDist::samples 68847861.69660799
system.switch_cpus.commit.numCommittedDist::mean 1.7934499149969998
system.switch_cpus.commit.numCommittedDist::stdev 3.125284801181
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 43555938.843279004
system.switch_cpus.commit.numCommittedDist::1 9318532.205521
system.switch_cpus.commit.numCommittedDist::2 1627705.786241
system.switch_cpus.commit.numCommittedDist::3 3587826.641041001
system.switch_cpus.commit.numCommittedDist::4 657802.507613
system.switch_cpus.commit.numCommittedDist::5 539504.1845509999
system.switch_cpus.commit.numCommittedDist::6 4487917.113753999
system.switch_cpus.commit.numCommittedDist::7 687472.2247780001
system.switch_cpus.commit.numCommittedDist::8 534461.836133
system.switch_cpus.commit.numCommittedDist::9 170733.030467
system.switch_cpus.commit.numCommittedDist::10 149330.23406
system.switch_cpus.commit.numCommittedDist::11 322535.850765
system.switch_cpus.commit.numCommittedDist::12 3208101.238404999
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 12.0
system.switch_cpus.commit.numCommittedDist::total 68847861.69660799
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 432.6433200000001
system.switch_cpus.commit.functionCalls 718128.5292400002
system.switch_cpus.commit.committedInstType_0::No_OpClass 437.3469800000001
system.switch_cpus.commit.committedInstType_0::IntAlu 71445130.390714
system.switch_cpus.commit.committedInstType_0::IntMult 604386.66413
system.switch_cpus.commit.committedInstType_0::IntDiv 2482.003560999999
system.switch_cpus.commit.committedInstType_0::FloatAdd 16671.197253000002
system.switch_cpus.commit.committedInstType_0::FloatCmp 28371.368493
system.switch_cpus.commit.committedInstType_0::FloatCvt 26713.404056000003
system.switch_cpus.commit.committedInstType_0::FloatMult 9.462271
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 3329.908485
system.switch_cpus.commit.committedInstType_0::FloatDiv 9.374687
system.switch_cpus.commit.committedInstType_0::FloatMisc 91330.74961300002
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 1676060.4617299996
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 2267.4238830000004
system.switch_cpus.commit.committedInstType_0::SimdCmp 4543.160211
system.switch_cpus.commit.committedInstType_0::SimdCvt 20035.051016
system.switch_cpus.commit.committedInstType_0::SimdMisc 53606.446158000006
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 5.70116
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 31302255.81904
system.switch_cpus.commit.committedInstType_0::MemWrite 4479020.500004001
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 109756666.433445
system.switch_cpus.commit.commitEligibleSamples 3208101.238404999
system.switch_cpus.commitStats0.numInsts 100004797.89952701
system.switch_cpus.commitStats0.numOps 109756666.433445
system.switch_cpus.commitStats0.numInstsNotNOP 99999998.219239
system.switch_cpus.commitStats0.numOpsNotNOP 109751866.75315702
system.switch_cpus.commitStats0.cpi 0.725984986303
system.switch_cpus.commitStats0.ipc 1.5869665808509998
system.switch_cpus.commitStats0.numMemRefs 35781276.319044
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 86274300.44854102
system.switch_cpus.commitStats0.numLoadInsts 31302255.81904
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 4478587.856684
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 3446445.307237
system.switch_cpus.commitStats0.committedInstType::No_OpClass 437.3469800000001
system.switch_cpus.commitStats0.committedInstType::IntAlu 71445130.390714
system.switch_cpus.commitStats0.committedInstType::IntMult 604386.66413
system.switch_cpus.commitStats0.committedInstType::IntDiv 2482.003560999999
system.switch_cpus.commitStats0.committedInstType::FloatAdd 16671.197253000002
system.switch_cpus.commitStats0.committedInstType::FloatCmp 28371.368493
system.switch_cpus.commitStats0.committedInstType::FloatCvt 26713.404056000003
system.switch_cpus.commitStats0.committedInstType::FloatMult 9.462271
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 3329.908485
system.switch_cpus.commitStats0.committedInstType::FloatDiv 9.374687
system.switch_cpus.commitStats0.committedInstType::FloatMisc 91330.74961300002
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 1676060.4617299996
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 2267.4238830000004
system.switch_cpus.commitStats0.committedInstType::SimdCmp 4543.160211
system.switch_cpus.commitStats0.committedInstType::SimdCvt 20035.051016
system.switch_cpus.commitStats0.committedInstType::SimdMisc 53606.446158000006
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 5.70116
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 31302255.81904
system.switch_cpus.commitStats0.committedInstType::MemWrite 4479020.500004001
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 109756666.433445
system.switch_cpus.commitStats0.committedControl::IsControl 29677782.748066004
system.switch_cpus.commitStats0.committedControl::IsDirectControl 28288457.825884007
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1389324.9221819998
system.switch_cpus.commitStats0.committedControl::IsCondControl 27516459.290938996
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2161323.4571269997
system.switch_cpus.commitStats0.committedControl::IsCall 718128.5292400002
system.switch_cpus.commitStats0.committedControl::IsReturn 718128.5008370001
system.switch_cpus.decode.idleCycles 12174831.822825
system.switch_cpus.decode.blockedCycles 38252530.436868995
system.switch_cpus.decode.runCycles 19784003.815158002
system.switch_cpus.decode.unblockCycles 1887514.6196849998
system.switch_cpus.decode.squashCycles 386383.34949700005
system.switch_cpus.decode.branchResolved 16270172.529985001
system.switch_cpus.decode.branchMispred 13808.179277999998
system.switch_cpus.decode.decodedInsts 152305647.42857
system.switch_cpus.decode.squashedInsts 52334.500499999995
system.switch_cpus.executeStats0.numInsts 132274974.18696201
system.switch_cpus.executeStats0.numNop 6477.307854000001
system.switch_cpus.executeStats0.numBranches 31758093.031289
system.switch_cpus.executeStats0.numLoadInsts 45323029.741381
system.switch_cpus.executeStats0.numStoreInsts 4867584.925898001
system.switch_cpus.executeStats0.instRate 1.9715259465389998
system.switch_cpus.executeStats0.numCCRegReads 65945791.745913014
system.switch_cpus.executeStats0.numCCRegWrites 66216916.813705
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 131625943.790074
system.switch_cpus.executeStats0.numIntRegWrites 62082415.512711
system.switch_cpus.executeStats0.numMemRefs 50190614.667279005
system.switch_cpus.executeStats0.numMiscRegReads 23918302.99546
system.switch_cpus.executeStats0.numMiscRegWrites 87674.256574
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 14430.984439999998
system.switch_cpus.executeStats0.numVecPredRegWrites 4909.321101
system.switch_cpus.executeStats0.numVecRegReads 4630109.134067001
system.switch_cpus.executeStats0.numVecRegWrites 2448019.425911
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 19198734.774092004
system.switch_cpus.fetch.cycles 57890634.62500499
system.switch_cpus.fetch.squashCycles 799954.7012640001
system.switch_cpus.fetch.miscStallCycles 46230.427788
system.switch_cpus.fetch.pendingTrapStallCycles 289903.30604500003
system.switch_cpus.fetch.icacheWaitRetryStallCycles 54.97794599999999
system.switch_cpus.fetch.cacheLines 13642803.305773998
system.switch_cpus.fetch.icacheSquashes 103427.90162800002
system.switch_cpus.fetch.nisnDist::samples 72485264.044034
system.switch_cpus.fetch.nisnDist::mean 2.3148895784109995
system.switch_cpus.fetch.nisnDist::stdev 3.6196527173589996
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 45253509.04339199
system.switch_cpus.fetch.nisnDist::1 1177591.8361540001
system.switch_cpus.fetch.nisnDist::2 2047744.0929930003
system.switch_cpus.fetch.nisnDist::3 8170170.832581998
system.switch_cpus.fetch.nisnDist::4 1052956.69437
system.switch_cpus.fetch.nisnDist::5 961599.326164
system.switch_cpus.fetch.nisnDist::6 820181.041678
system.switch_cpus.fetch.nisnDist::7 2170723.3232090003
system.switch_cpus.fetch.nisnDist::8 5834931.043945
system.switch_cpus.fetch.nisnDist::9 297496.26543999993
system.switch_cpus.fetch.nisnDist::10 889994.5667229999
system.switch_cpus.fetch.nisnDist::11 2063115.8803179995
system.switch_cpus.fetch.nisnDist::12 1745250.0970659996
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 12.0
system.switch_cpus.fetch.nisnDist::total 72485264.044034
system.switch_cpus.fetchStats0.numInsts 142413361.25701603
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 2.100062685288
system.switch_cpus.fetchStats0.numBranches 43774305.51079501
system.switch_cpus.fetchStats0.branchRate 0.6171791823039999
system.switch_cpus.fetchStats0.icacheStallCycles 13858471.320771003
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 386383.34949700005
system.switch_cpus.iew.blockCycles 16540114.953471005
system.switch_cpus.iew.unblockCycles 3391999.1320460006
system.switch_cpus.iew.dispatchedInsts 148056255.51073894
system.switch_cpus.iew.dispSquashedInsts 163358.31169599996
system.switch_cpus.iew.dispLoadInsts 44150310.34389199
system.switch_cpus.iew.dispStoreInsts 5461805.405220002
system.switch_cpus.iew.dispNonSpecInsts 13193.216629000002
system.switch_cpus.iew.iqFullEvents 661737.608719
system.switch_cpus.iew.lsqFullEvents 2458549.80869
system.switch_cpus.iew.memOrderViolationEvents 31059.539156000006
system.switch_cpus.iew.predictedTakenIncorrect 301606.721587
system.switch_cpus.iew.predictedNotTakenIncorrect 207723.26355899996
system.switch_cpus.iew.PNDLoadViolations 0.0
system.switch_cpus.iew.branchMispredicts 509329.985146
system.switch_cpus.iew.instsToCommit 120985713.58621801
system.switch_cpus.iew.writebackCount 120351883.708594
system.switch_cpus.iew.producerInst 74834631.765352
system.switch_cpus.iew.consumerInst 147846808.087739
system.switch_cpus.iew.wbRate 1.8297550196630001
system.switch_cpus.iew.wbFanout 0.503293295944
system.switch_cpus.lsq0.forwLoads 271170.664472
system.switch_cpus.lsq0.squashedLoads 12848075.269554006
system.switch_cpus.lsq0.ignoredResponses 1382.476359
system.switch_cpus.lsq0.memOrderViolation 31059.539156000006
system.switch_cpus.lsq0.squashedStores 982785.094156
system.switch_cpus.lsq0.rescheduledLoads 413240.447064
system.switch_cpus.lsq0.blockedByCache 598963.410817
system.switch_cpus.lsq0.loadToUse::samples 31302255.899408996
system.switch_cpus.lsq0.loadToUse::mean 18.464137620909998
system.switch_cpus.lsq0.loadToUse::stdev 61.647590169996995
system.switch_cpus.lsq0.loadToUse::0-9 23637975.924905002
system.switch_cpus.lsq0.loadToUse::10-19 516760.87595799996
system.switch_cpus.lsq0.loadToUse::20-29 4074081.83041
system.switch_cpus.lsq0.loadToUse::30-39 1237288.290249
system.switch_cpus.lsq0.loadToUse::40-49 187344.81068000002
system.switch_cpus.lsq0.loadToUse::50-59 138830.40245000002
system.switch_cpus.lsq0.loadToUse::60-69 57041.989679
system.switch_cpus.lsq0.loadToUse::70-79 54637.353769999994
system.switch_cpus.lsq0.loadToUse::80-89 45076.082220000004
system.switch_cpus.lsq0.loadToUse::90-99 71672.40648300001
system.switch_cpus.lsq0.loadToUse::100-109 43119.750324
system.switch_cpus.lsq0.loadToUse::110-119 31889.594939000002
system.switch_cpus.lsq0.loadToUse::120-129 39488.036113999995
system.switch_cpus.lsq0.loadToUse::130-139 78942.47560399999
system.switch_cpus.lsq0.loadToUse::140-149 337306.736152
system.switch_cpus.lsq0.loadToUse::150-159 100398.24690999997
system.switch_cpus.lsq0.loadToUse::160-169 63195.932699000005
system.switch_cpus.lsq0.loadToUse::170-179 74601.41527900001
system.switch_cpus.lsq0.loadToUse::180-189 39504.005197
system.switch_cpus.lsq0.loadToUse::190-199 32987.077816
system.switch_cpus.lsq0.loadToUse::200-209 58225.114975000004
system.switch_cpus.lsq0.loadToUse::210-219 37106.884743999995
system.switch_cpus.lsq0.loadToUse::220-229 21549.588702000005
system.switch_cpus.lsq0.loadToUse::230-239 14613.502247
system.switch_cpus.lsq0.loadToUse::240-249 12952.679015
system.switch_cpus.lsq0.loadToUse::250-259 12326.246861
system.switch_cpus.lsq0.loadToUse::260-269 11323.682793999998
system.switch_cpus.lsq0.loadToUse::270-279 11498.732033000002
system.switch_cpus.lsq0.loadToUse::280-289 12657.139790999996
system.switch_cpus.lsq0.loadToUse::290-299 11490.883722999997
system.switch_cpus.lsq0.loadToUse::overflows 236369.84819600006
system.switch_cpus.lsq0.loadToUse::min_value 1.2501190000000002
system.switch_cpus.lsq0.loadToUse::max_value 2383.3960750000006
system.switch_cpus.lsq0.loadToUse::total 31302255.899408996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 36301146364.972
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 36301146364.972
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 36301146364.972
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 36301146364.972
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 36301146364.972
system.switch_cpus.rename.squashCycles 386383.34949700005
system.switch_cpus.rename.idleCycles 12910225.27296
system.switch_cpus.rename.blockCycles 22257071.928481996
system.switch_cpus.rename.serializeStallCycles 2870411.2387890005
system.switch_cpus.rename.runCycles 20687619.044193998
system.switch_cpus.rename.unblockCycles 13373553.210111996
system.switch_cpus.rename.renamedInsts 150714081.40699401
system.switch_cpus.rename.ROBFullEvents 4743.373122
system.switch_cpus.rename.IQFullEvents 6101231.973616
system.switch_cpus.rename.LQFullEvents 4796764.589648999
system.switch_cpus.rename.SQFullEvents 2366169.014566001
system.switch_cpus.rename.renamedOperands 184388357.02562702
system.switch_cpus.rename.lookups 245296391.08993202
system.switch_cpus.rename.intLookups 150940954.942314
system.switch_cpus.rename.vecLookups 4753073.995104
system.switch_cpus.rename.vecPredLookups 11081.742701
system.switch_cpus.rename.committedMaps 141640412.08282802
system.switch_cpus.rename.undoneMaps 42748030.353599
system.switch_cpus.rename.serializing 39296.46132200001
system.switch_cpus.rename.tempSerializing 31.370086999999998
system.switch_cpus.rename.skidInsts 15524286.578962002
system.switch_cpus.rob.reads 213747621.82560703
system.switch_cpus.rob.writes 299871164.528032
system.switch_cpus.rob.squashedLoads 13864349.404856
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1162227.131373
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999998.219239
system.switch_cpus.thread_0.numOps 109751866.75315702
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 2334285.465851
system.tol2bus.transDist::WritebackDirty 702132.2720279999
system.tol2bus.transDist::WritebackClean 2953.409024
system.tol2bus.transDist::CleanEvict 2110879.311817
system.tol2bus.transDist::UpgradeReq 598.2973959999998
system.tol2bus.transDist::UpgradeResp 598.2973959999998
system.tol2bus.transDist::ReadExReq 121572.23740100002
system.tol2bus.transDist::ReadExResp 121572.26171900002
system.tol2bus.transDist::ReadCleanReq 4624.843451
system.tol2bus.transDist::ReadSharedReq 2329662.758996
system.tol2bus.transDist::InvalidateReq 1169.4008009999998
system.tol2bus.transDist::InvalidateResp 1169.4008009999998
system.tol2bus.pktCount::total 7369878.243721999
system.tol2bus.pktSize::total 196860147.614656
system.tol2bus.snoops 361337.27124000003
system.tol2bus.snoopTraffic 5440230.537152001
system.tol2bus.snoopFanout::samples 2818346.873886
system.tol2bus.snoopFanout::mean 0.008704826242
system.tol2bus.snoopFanout::stdev 0.083311319981
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 2797158.287049
system.tol2bus.snoopFanout::1 21183.584646000003
system.tol2bus.snoopFanout::2 5.002191000000001
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.69032
system.tol2bus.snoopFanout::total 2818346.873886
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 36301146364.972
system.tol2bus.reqLayer0.occupancy 3077132141.419319
system.tol2bus.reqLayer0.utilization 0.0946328
system.tol2bus.respLayer0.occupancy 6954980.757512
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 3677740869.8179145
system.tol2bus.respLayer1.utilization 0.10992679999999999
system.tol2bus.snoop_filter.totRequests 4912868.311635001
system.tol2bus.snoop_filter.hitSingleRequests 2455280.5589110004
system.tol2bus.snoop_filter.hitMultiRequests 18788.364895
system.tol2bus.snoop_filter.totSnoops 2376.1845910000006
system.tol2bus.snoop_filter.hitSingleSnoops 2371.1824000000006
system.tol2bus.snoop_filter.hitMultiSnoops 5.002191000000001
system.voltage_domain.voltage 1.0000000000000002
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 84388.10846300001
system.l2.writebacks::total 84388.10846300001
system.l2.InvalidateReq.missLatency::switch_cpus.data 3743.9039999999995
system.l2.InvalidateReq.missLatency::total 3743.9039999999995
system.l2.InvalidateReq.avgMissLatency::switch_cpus.data 10.249385659190999
system.l2.InvalidateReq.avgMissLatency::total 10.249385659190999
system.l2.tags.ageTaskId_1024::4 26040.758977000005
system.mem_ctrls.avgPriority_writebacks::samples 84379.83488699999
system.mem_ctrls.requestorWriteAccesses::writebacks 84388.10846300001
system.mem_ctrls.requestorWriteAvgLat::writebacks 111824171.41016147
system.mem_ctrls.dram.bytesWritten::writebacks 5400838.941632001
system.mem_ctrls.dram.bytesWritten::total 5400838.941632001
system.mem_ctrls.dram.numWrites::writebacks 84388.10846300001
system.mem_ctrls.dram.numWrites::total 84388.10846300001
system.mem_ctrls.dram.bwWrite::writebacks 158439854.20751503
system.mem_ctrls.dram.bwWrite::total 158439854.20751503
system.mem_ctrls.dram.bwTotal::writebacks 158439854.20751503
system.membus.transDist::WritebackDirty 84388.10846300001
system.membus.transDist::CleanEvict 274401.97948499996
system.l2.demandMshrHits::switch_cpus.data 0.37456100000000003
system.l2.demandMshrHits::total 0.791963
system.l2.overallMshrHits::switch_cpus.data 0.37456100000000003
system.l2.overallMshrHits::total 0.791963
system.l2.CleanEvict.mshrMisses::writebacks 205.3003
system.l2.CleanEvict.mshrMisses::total 205.3003
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.ReadSharedReq.mshrHits::switch_cpus.data 0.33257400000000004
system.l2.ReadSharedReq.mshrHits::total 0.33257400000000004
system.l2.UpgradeReq.misses::switch_cpus.data 8.360515999999999
system.l2.UpgradeReq.misses::total 8.360515999999999
system.l2.UpgradeReq.missLatency::switch_cpus.data 208589.55299999999
system.l2.UpgradeReq.missLatency::total 208589.55299999999
system.l2.UpgradeReq.missRate::switch_cpus.data 0.01517115654
system.l2.UpgradeReq.missRate::total 0.01517115654
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 17820.77630185156
system.l2.UpgradeReq.avgMissLatency::total 17820.77630185156
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 8.360515999999999
system.l2.UpgradeReq.mshrMisses::total 8.360515999999999
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 167054.2415
system.l2.UpgradeReq.mshrMissLatency::total 167054.2415
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.01517115654
system.l2.UpgradeReq.mshrMissRate::total 0.01517115654
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 16832.803074718693
system.l2.UpgradeReq.avgMshrMissLatency::total 16832.803074718693
system.mem_ctrls.rdPerTurnAround::samples 5170.865083000001
system.mem_ctrls.rdPerTurnAround::mean 936.5817623189381
system.mem_ctrls.rdPerTurnAround::gmean 387.77113011986495
system.mem_ctrls.rdPerTurnAround::stdev 1735.7295956094263
system.mem_ctrls.rdPerTurnAround::0-1023 3292.6692929999995
system.mem_ctrls.rdPerTurnAround::1024-2047 7.852279
system.mem_ctrls.rdPerTurnAround::24576-25599 0.20841700000000002
system.mem_ctrls.rdPerTurnAround::total 5170.865083000001
system.mem_ctrls.wrPerTurnAround::samples 5170.865083000001
system.mem_ctrls.wrPerTurnAround::mean 14.864717568813
system.mem_ctrls.wrPerTurnAround::gmean 14.841207597419
system.mem_ctrls.wrPerTurnAround::stdev 0.857600884479
system.mem_ctrls.wrPerTurnAround::16 4524.9254949999995
system.mem_ctrls.wrPerTurnAround::17 30.255709000000003
system.mem_ctrls.wrPerTurnAround::18 376.063041
system.mem_ctrls.wrPerTurnAround::19 141.838231
system.mem_ctrls.wrPerTurnAround::20 66.53592100000002
system.mem_ctrls.wrPerTurnAround::21 28.284018
system.mem_ctrls.wrPerTurnAround::22 1.641684
system.mem_ctrls.wrPerTurnAround::25 0.424337
system.mem_ctrls.wrPerTurnAround::total 5170.865083000001
system.mem_ctrls.requestorWriteBytes::writebacks 5399656.093824
system.mem_ctrls.requestorWriteRate::writebacks 158407491.1141553
system.mem_ctrls.requestorWriteTotalLat::writebacks 739635516992.2831
system.membus.transDist::UpgradeReq 8.402503
system.switch_cpus.fetch.tlbCycles 29.621133999999998
system.mem_ctrls.rdPerTurnAround::2048-3071 5.050727
system.mem_ctrls.rdPerTurnAround::25600-26623 0.28488600000000003
system.l2.demandMshrHits::switch_cpus.inst 0.45482999999999996
system.l2.overallMshrHits::switch_cpus.inst 0.45482999999999996
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 0.45482999999999996
system.l2.ReadCleanReq.mshrHits::total 0.45482999999999996
system.mem_ctrls.rdPerTurnAround::0-31 1104.374891
system.mem_ctrls.rdPerTurnAround::32-63 23.540627999999998
system.mem_ctrls.rdPerTurnAround::64-95 7.545933999999999
system.mem_ctrls.rdPerTurnAround::96-127 2.9898379999999998
system.mem_ctrls.rdPerTurnAround::128-159 1.577848
system.mem_ctrls.rdPerTurnAround::160-191 1.049301
system.mem_ctrls.rdPerTurnAround::192-223 0.94519
system.mem_ctrls.rdPerTurnAround::224-255 0.7175849999999999
system.mem_ctrls.rdPerTurnAround::256-287 0.555524
system.mem_ctrls.rdPerTurnAround::288-319 0.250785
system.mem_ctrls.rdPerTurnAround::320-351 0.138881
system.mem_ctrls.rdPerTurnAround::352-383 0.150471
system.mem_ctrls.rdPerTurnAround::384-415 0.050157
system.mem_ctrls.rdPerTurnAround::416-447 0.050157
system.mem_ctrls.rdPerTurnAround::448-479 0.100314
system.mem_ctrls.rdPerTurnAround::480-511 0.050157
system.mem_ctrls.rdPerTurnAround::512-543 0.050157
system.mem_ctrls.rdPerTurnAround::544-575 0.100314
system.mem_ctrls.rdPerTurnAround::672-703 0.050157
system.mem_ctrls.rdPerTurnAround::800-831 0.050157
system.mem_ctrls.rdPerTurnAround::864-895 0.050157
system.mem_ctrls.rdPerTurnAround::992-1023 0.050157
system.mem_ctrls.wrPerTurnAround::24 0.349292
system.mem_ctrls.rdPerTurnAround::28672-29695 0.066591
system.mem_ctrls.dram.bytesPerActivate::64-127 353.041213
system.mem_ctrls.dram.bytesPerActivate::128-191 293.251451
system.mem_ctrls.dram.bytesPerActivate::192-255 106.76868799999998
system.mem_ctrls.dram.bytesPerActivate::256-319 69.541429
system.mem_ctrls.dram.bytesPerActivate::320-383 27.96917
system.mem_ctrls.dram.bytesPerActivate::384-447 10.188423
system.mem_ctrls.dram.bytesPerActivate::448-511 2.6693399999999996
system.mem_ctrls.dram.bytesPerActivate::512-575 1.471177
system.mem_ctrls.dram.bytesPerActivate::576-639 0.066591
system.mem_ctrls.dram.bytesPerActivate::640-703 0.066591
system.mem_ctrls.dram.bytesPerActivate::768-831 0.066591
system.mem_ctrls.rdPerTurnAround::23552-24575 0.164055
system.mem_ctrls.rdPerTurnAround::0-127 582.8640809999999
system.mem_ctrls.rdPerTurnAround::128-255 6.2047229999999995
system.mem_ctrls.rdPerTurnAround::256-383 1.7727779999999997
system.mem_ctrls.rdPerTurnAround::384-511 0.506508
system.mem_ctrls.rdPerTurnAround::512-639 0.506508
system.mem_ctrls.rdPerTurnAround::640-767 0.253254
system.mem_ctrls.rdPerTurnAround::768-895 0.37988099999999997
system.mem_ctrls.rdPerTurnAround::1024-1151 0.126627
system.mem_ctrls.rdPerTurnAround::1280-1407 0.126627
system.mem_ctrls.rdPerTurnAround::2176-2303 0.126627
system.mem_ctrls.wrPerTurnAround::23 0.557329
system.mem_ctrls.rdPerTurnAround::0-2047 61.551704
system.mem_ctrls.rdPerTurnAround::2048-4095 0.682621
system.mem_ctrls.rdPerTurnAround::36864-38911 0.015199
system.mem_ctrls.rdPerTurnAround::0-255 3.054999
system.mem_ctrls.rdPerTurnAround::256-511 1.611094
system.mem_ctrls.rdPerTurnAround::512-767 0.6079600000000001
system.mem_ctrls.rdPerTurnAround::768-1023 0.349577
system.mem_ctrls.rdPerTurnAround::1024-1279 0.212786
system.mem_ctrls.rdPerTurnAround::1280-1535 0.243184
system.mem_ctrls.rdPerTurnAround::1536-1791 0.167189
system.mem_ctrls.rdPerTurnAround::1792-2047 0.212786
system.mem_ctrls.rdPerTurnAround::2048-2303 0.212786
system.mem_ctrls.rdPerTurnAround::2304-2559 0.182388
system.mem_ctrls.rdPerTurnAround::2560-2815 0.121592
system.mem_ctrls.rdPerTurnAround::2816-3071 0.136791
system.mem_ctrls.rdPerTurnAround::3072-3327 0.045597
system.mem_ctrls.rdPerTurnAround::3328-3583 0.045597
system.mem_ctrls.rdPerTurnAround::4352-4607 0.060796
system.mem_ctrls.rdPerTurnAround::3072-4095 3.4844609999999996
system.mem_ctrls.rdPerTurnAround::4096-6143 0.15218
system.mem_ctrls.rdPerTurnAround::6144-8191 0.057376
system.mem_ctrls.rdPerTurnAround::8192-10239 0.094804
system.mem_ctrls.rdPerTurnAround::14336-16383 0.074856
system.mem_ctrls.rdPerTurnAround::57344-59391 0.037428
system.mem_ctrls.rdPerTurnAround::4096-5119 2.494724
system.mem_ctrls.rdPerTurnAround::5120-6143 1.212402
system.mem_ctrls.rdPerTurnAround::6144-7167 0.790822
system.mem_ctrls.rdPerTurnAround::7168-8191 0.8782220000000001
system.mem_ctrls.rdPerTurnAround::8192-9215 0.636174
system.mem_ctrls.rdPerTurnAround::9216-10239 0.369242
system.mem_ctrls.rdPerTurnAround::10240-11263 0.16215400000000002
system.mem_ctrls.rdPerTurnAround::11264-12287 0.17963400000000002
system.mem_ctrls.rdPerTurnAround::13312-14335 0.16966
system.mem_ctrls.rdPerTurnAround::15360-16383 0.057376
system.mem_ctrls.rdPerTurnAround::16384-17407 0.047402
system.mem_ctrls.rdPerTurnAround::17408-18431 0.047402
system.mem_ctrls.rdPerTurnAround::18432-19455 0.037428
system.mem_ctrls.rdPerTurnAround::19456-20479 0.11228400000000001
system.mem_ctrls.rdPerTurnAround::21504-22527 0.037428
system.mem_ctrls.rdPerTurnAround::26624-27647 0.074856
system.mem_ctrls.rdPerTurnAround::27648-28671 0.143346
system.mem_ctrls.rdPerTurnAround::29696-30719 0.11228400000000001
system.mem_ctrls.rdPerTurnAround::0-4095 20.363695
system.mem_ctrls.rdPerTurnAround::4096-8191 3.7368429999999995
system.mem_ctrls.rdPerTurnAround::8192-12287 1.8894149999999998
system.mem_ctrls.rdPerTurnAround::12288-16383 0.629805
system.mem_ctrls.rdPerTurnAround::53248-57343 0.083974
system.mem_ctrls.rdPerTurnAround::114688-118783 0.041987
system.l2.ReadExReq.mshrHits::switch_cpus.data 0.041987
system.l2.ReadExReq.mshrHits::total 0.041987
system.mem_ctrls.rdPerTurnAround::16384-20479 0.41986999999999997
system.mem_ctrls.rdPerTurnAround::20480-24575 0.20993499999999998
system.mem_ctrls.rdPerTurnAround::24576-28671 0.041987
system.mem_ctrls.rdPerTurnAround::28672-32767 0.125961
system.mem_ctrls.rdPerTurnAround::40960-45055 0.041987
system.mem_ctrls.rdPerTurnAround::45056-49151 0.041987
system.mem_ctrls.rdPerTurnAround::49152-53247 0.041987
system.mem_ctrls.rdPerTurnAround::65536-69631 0.041987
system.mem_ctrls.rdPerTurnAround::69632-73727 0.041987
system.mem_ctrls.rdPerTurnAround::73728-77823 0.083974
system.mem_ctrls.rdPerTurnAround::86016-90111 0.041987
system.mem_ctrls.rdPerTurnAround::608-639 0.088724
system.mem_ctrls.rdPerTurnAround::32768-34815 0.044077
system.mem_ctrls.rdPerTurnAround::12288-14335 0.009974
system.mem_ctrls.rdPerTurnAround::49152-51199 0.009974
system.mem_ctrls.rdPerTurnAround::12288-13311 0.039896
system.mem_ctrls.rdPerTurnAround::14336-15359 0.009974
system.mem_ctrls.dram.bytesPerActivate::960-1023 0.000475
system.mem_ctrls.rdPerTurnAround::0-63 39.63834
system.mem_ctrls.rdPerTurnAround::64-127 1.4347619999999999
system.mem_ctrls.rdPerTurnAround::128-191 0.510678
system.mem_ctrls.rdPerTurnAround::192-255 0.24318
system.mem_ctrls.rdPerTurnAround::256-319 0.12159
system.mem_ctrls.rdPerTurnAround::320-383 0.12159
system.mem_ctrls.rdPerTurnAround::384-447 0.024318
system.mem_ctrls.rdPerTurnAround::448-511 0.048636
system.mem_ctrls.rdPerTurnAround::512-575 0.048636
system.mem_ctrls.rdPerTurnAround::576-639 0.024318
system.mem_ctrls.rdPerTurnAround::640-703 0.024318
system.mem_ctrls.rdPerTurnAround::832-895 0.024318
system.mem_ctrls.rdPerTurnAround::896-959 0.048636
system.mem_ctrls.rdPerTurnAround::1472-1535 0.024318
CPI 0.7260230899627058
