

================================================================
== Vitis HLS Report for 'sp_upsamp_ap_fixed_32_6_5_3_0_3'
================================================================
* Date:           Tue Feb 27 23:56:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.615 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |     2049|     2049|        10|          8|          1|   256|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 13 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 14 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv5_out24, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %upsamp5_out25, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln159 = store i9 0, i9 %indvar_flatten" [AutoEncoder.cpp:159]   --->   Operation 18 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln159 = store i5 0, i5 %cona_row" [AutoEncoder.cpp:159]   --->   Operation 19 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln159 = store i5 0, i5 %cona_col" [AutoEncoder.cpp:159]   --->   Operation 20 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.body9" [AutoEncoder.cpp:159]   --->   Operation 21 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [AutoEncoder.cpp:159]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln159 = icmp_eq  i9 %indvar_flatten_load, i9 256" [AutoEncoder.cpp:159]   --->   Operation 23 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.77ns)   --->   "%add_ln159 = add i9 %indvar_flatten_load, i9 1" [AutoEncoder.cpp:159]   --->   Operation 24 'add' 'add_ln159' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.inc22, void %for.end24" [AutoEncoder.cpp:159]   --->   Operation 25 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cona_col_load = load i5 %cona_col" [AutoEncoder.cpp:160]   --->   Operation 26 'load' 'cona_col_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%cona_row_load = load i5 %cona_row" [AutoEncoder.cpp:159]   --->   Operation 27 'load' 'cona_row_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.75ns)   --->   "%icmp_ln160 = icmp_eq  i5 %cona_col_load, i5 16" [AutoEncoder.cpp:160]   --->   Operation 28 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.41ns)   --->   "%select_ln159 = select i1 %icmp_ln160, i5 0, i5 %cona_col_load" [AutoEncoder.cpp:159]   --->   Operation 29 'select' 'select_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln159_2 = add i5 %cona_row_load, i5 1" [AutoEncoder.cpp:159]   --->   Operation 30 'add' 'add_ln159_2' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.41ns)   --->   "%select_ln159_2 = select i1 %icmp_ln160, i5 %add_ln159_2, i5 %cona_row_load" [AutoEncoder.cpp:159]   --->   Operation 31 'select' 'select_ln159_2' <Predicate = (!icmp_ln159)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i5 %select_ln159_2" [AutoEncoder.cpp:159]   --->   Operation 32 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i5 %select_ln159" [AutoEncoder.cpp:160]   --->   Operation 33 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%div15_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln159, i32 1, i32 4" [AutoEncoder.cpp:159]   --->   Operation 34 'partselect' 'div15_udiv' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%div15_udiv_cast_cast = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %select_ln159, i32 1, i32 3" [AutoEncoder.cpp:159]   --->   Operation 35 'partselect' 'div15_udiv_cast_cast' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.28ns)   --->   "%empty_50 = or i1 %trunc_ln160, i1 %trunc_ln159" [AutoEncoder.cpp:160]   --->   Operation 36 'or' 'empty_50' <Predicate = (!icmp_ln159)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %empty_50, void %if.then.7, void %for.inc.6.thread" [AutoEncoder.cpp:163]   --->   Operation 37 'br' 'br_ln163' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.83ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'read' 'tmp' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i4 %div15_udiv" [AutoEncoder.cpp:165]   --->   Operation 39 'zext' 'zext_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%upsam_buf_addr15 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165" [AutoEncoder.cpp:165]   --->   Operation 40 'getelementptr' 'upsam_buf_addr15' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp, i6 %upsam_buf_addr15" [AutoEncoder.cpp:165]   --->   Operation 41 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i4 %div15_udiv" [AutoEncoder.cpp:167]   --->   Operation 42 'zext' 'zext_ln167' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%upsam_buf_addr_38 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'getelementptr' 'upsam_buf_addr_38' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%upsam_buf_load = load i6 %upsam_buf_addr_38" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'load' 'upsam_buf_load' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%cona_col_2 = add i5 %select_ln159, i5 1" [AutoEncoder.cpp:160]   --->   Operation 45 'add' 'cona_col_2' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln160 = store i9 %add_ln159, i9 %indvar_flatten" [AutoEncoder.cpp:160]   --->   Operation 46 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln160 = store i5 %select_ln159_2, i5 %cona_row" [AutoEncoder.cpp:160]   --->   Operation 47 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln160 = store i5 %cona_col_2, i5 %cona_col" [AutoEncoder.cpp:160]   --->   Operation 48 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 49 [1/1] (1.83ns)   --->   "%tmp_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'read' 'tmp_16' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln165_16_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_udiv_cast_cast" [AutoEncoder.cpp:165]   --->   Operation 50 'bitconcatenate' 'zext_ln165_16_cast' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln165_16 = zext i4 %zext_ln165_16_cast" [AutoEncoder.cpp:165]   --->   Operation 51 'zext' 'zext_ln165_16' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%upsam_buf_addr = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_16" [AutoEncoder.cpp:165]   --->   Operation 52 'getelementptr' 'upsam_buf_addr' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_16, i6 %upsam_buf_addr" [AutoEncoder.cpp:165]   --->   Operation 53 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%upsam_buf_load = load i6 %upsam_buf_addr_38" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'load' 'upsam_buf_load' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln167_16_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_udiv_cast_cast" [AutoEncoder.cpp:167]   --->   Operation 55 'bitconcatenate' 'zext_ln167_16_cast' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln167_16 = zext i4 %zext_ln167_16_cast" [AutoEncoder.cpp:167]   --->   Operation 56 'zext' 'zext_ln167_16' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%upsam_buf_addr_39 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'getelementptr' 'upsam_buf_addr_39' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.23ns)   --->   "%upsam_buf_load_16 = load i6 %upsam_buf_addr_39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'load' 'upsam_buf_load_16' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln167_17_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_udiv" [AutoEncoder.cpp:167]   --->   Operation 59 'bitconcatenate' 'zext_ln167_17_cast' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln167_17 = zext i5 %zext_ln167_17_cast" [AutoEncoder.cpp:167]   --->   Operation 60 'zext' 'zext_ln167_17' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%upsam_buf_addr_40 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'getelementptr' 'upsam_buf_addr_40' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.23ns)   --->   "%upsam_buf_load_17 = load i6 %upsam_buf_addr_40" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'load' 'upsam_buf_load_17' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln171 = ret" [AutoEncoder.cpp:171]   --->   Operation 146 'ret' 'ret_ln171' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 63 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 64 [1/1] (1.83ns)   --->   "%tmp_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'tmp_17' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln165_17_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_udiv" [AutoEncoder.cpp:165]   --->   Operation 65 'bitconcatenate' 'zext_ln165_17_cast' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln165_17 = zext i5 %zext_ln165_17_cast" [AutoEncoder.cpp:165]   --->   Operation 66 'zext' 'zext_ln165_17' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%upsam_buf_addr_32 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_17" [AutoEncoder.cpp:165]   --->   Operation 67 'getelementptr' 'upsam_buf_addr_32' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_17, i6 %upsam_buf_addr_32" [AutoEncoder.cpp:165]   --->   Operation 68 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 69 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/2] (1.23ns)   --->   "%upsam_buf_load_16 = load i6 %upsam_buf_addr_39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'load' 'upsam_buf_load_16' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 71 [1/2] (1.23ns)   --->   "%upsam_buf_load_17 = load i6 %upsam_buf_addr_40" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'load' 'upsam_buf_load_17' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 72 [1/1] (0.35ns)   --->   "%xor_ln167 = xor i4 %div15_udiv, i4 8" [AutoEncoder.cpp:167]   --->   Operation 72 'xor' 'xor_ln167' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i4 %xor_ln167" [AutoEncoder.cpp:167]   --->   Operation 73 'sext' 'sext_ln167' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln167_18 = zext i5 %sext_ln167" [AutoEncoder.cpp:167]   --->   Operation 74 'zext' 'zext_ln167_18' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%upsam_buf_addr_41 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'getelementptr' 'upsam_buf_addr_41' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (1.23ns)   --->   "%upsam_buf_load_18 = load i6 %upsam_buf_addr_41" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'load' 'upsam_buf_load_18' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln167_19_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %div15_udiv" [AutoEncoder.cpp:167]   --->   Operation 77 'bitconcatenate' 'zext_ln167_19_cast' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln167_19 = zext i6 %zext_ln167_19_cast" [AutoEncoder.cpp:167]   --->   Operation 78 'zext' 'zext_ln167_19' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%upsam_buf_addr_42 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'getelementptr' 'upsam_buf_addr_42' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.23ns)   --->   "%upsam_buf_load_19 = load i6 %upsam_buf_addr_42" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'load' 'upsam_buf_load_19' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [AutoEncoder.cpp:161]   --->   Operation 83 'specpipeline' 'specpipeline_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [AutoEncoder.cpp:160]   --->   Operation 84 'specloopname' 'specloopname_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%div15_udiv_cast32 = zext i4 %div15_udiv" [AutoEncoder.cpp:159]   --->   Operation 85 'zext' 'div15_udiv_cast32' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 87 [1/1] (1.83ns)   --->   "%tmp_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'tmp_18' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 88 [1/1] (0.35ns)   --->   "%xor_ln165 = xor i4 %div15_udiv, i4 8" [AutoEncoder.cpp:165]   --->   Operation 88 'xor' 'xor_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i4 %xor_ln165" [AutoEncoder.cpp:165]   --->   Operation 89 'sext' 'sext_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln165_18 = zext i5 %sext_ln165" [AutoEncoder.cpp:165]   --->   Operation 90 'zext' 'zext_ln165_18' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%upsam_buf_addr_33 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_18" [AutoEncoder.cpp:165]   --->   Operation 91 'getelementptr' 'upsam_buf_addr_33' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_18, i6 %upsam_buf_addr_33" [AutoEncoder.cpp:165]   --->   Operation 92 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 93 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 94 [1/2] (1.23ns)   --->   "%upsam_buf_load_18 = load i6 %upsam_buf_addr_41" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'load' 'upsam_buf_load_18' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 95 [1/2] (1.23ns)   --->   "%upsam_buf_load_19 = load i6 %upsam_buf_addr_42" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'load' 'upsam_buf_load_19' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln167 = add i6 %div15_udiv_cast32, i6 40" [AutoEncoder.cpp:167]   --->   Operation 96 'add' 'add_ln167' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln167_20 = zext i6 %add_ln167" [AutoEncoder.cpp:167]   --->   Operation 97 'zext' 'zext_ln167_20' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%upsam_buf_addr_43 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'getelementptr' 'upsam_buf_addr_43' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (1.23ns)   --->   "%upsam_buf_load_20 = load i6 %upsam_buf_addr_43" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'load' 'upsam_buf_load_20' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln167_4 = sext i5 %zext_ln167_17_cast" [AutoEncoder.cpp:167]   --->   Operation 100 'sext' 'sext_ln167_4' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln167_21 = zext i6 %sext_ln167_4" [AutoEncoder.cpp:167]   --->   Operation 101 'zext' 'zext_ln167_21' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%upsam_buf_addr_44 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'getelementptr' 'upsam_buf_addr_44' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (1.23ns)   --->   "%upsam_buf_load_21 = load i6 %upsam_buf_addr_44" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'load' 'upsam_buf_load_21' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 3.07>
ST_5 : Operation 104 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 105 [1/1] (1.83ns)   --->   "%tmp_19 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'tmp_19' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln165_19_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %div15_udiv" [AutoEncoder.cpp:165]   --->   Operation 106 'bitconcatenate' 'zext_ln165_19_cast' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln165_19 = zext i6 %zext_ln165_19_cast" [AutoEncoder.cpp:165]   --->   Operation 107 'zext' 'zext_ln165_19' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%upsam_buf_addr_34 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_19" [AutoEncoder.cpp:165]   --->   Operation 108 'getelementptr' 'upsam_buf_addr_34' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_19, i6 %upsam_buf_addr_34" [AutoEncoder.cpp:165]   --->   Operation 109 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 110 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 111 [1/2] (1.23ns)   --->   "%upsam_buf_load_20 = load i6 %upsam_buf_addr_43" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'load' 'upsam_buf_load_20' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 112 [1/2] (1.23ns)   --->   "%upsam_buf_load_21 = load i6 %upsam_buf_addr_44" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'load' 'upsam_buf_load_21' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 3.07>
ST_6 : Operation 113 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 114 [1/1] (1.83ns)   --->   "%tmp_20 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'read' 'tmp_20' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 115 [1/1] (0.78ns)   --->   "%add_ln165 = add i6 %div15_udiv_cast32, i6 40" [AutoEncoder.cpp:165]   --->   Operation 115 'add' 'add_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln165_20 = zext i6 %add_ln165" [AutoEncoder.cpp:165]   --->   Operation 116 'zext' 'zext_ln165_20' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%upsam_buf_addr_35 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_20" [AutoEncoder.cpp:165]   --->   Operation 117 'getelementptr' 'upsam_buf_addr_35' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_20, i6 %upsam_buf_addr_35" [AutoEncoder.cpp:165]   --->   Operation 118 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 119 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 3.07>
ST_7 : Operation 120 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 121 [1/1] (1.83ns)   --->   "%tmp_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'tmp_21' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln165_4 = sext i5 %zext_ln165_17_cast" [AutoEncoder.cpp:165]   --->   Operation 122 'sext' 'sext_ln165_4' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln165_21 = zext i6 %sext_ln165_4" [AutoEncoder.cpp:165]   --->   Operation 123 'zext' 'zext_ln165_21' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%upsam_buf_addr_36 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_21" [AutoEncoder.cpp:165]   --->   Operation 124 'getelementptr' 'upsam_buf_addr_36' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_21, i6 %upsam_buf_addr_36" [AutoEncoder.cpp:165]   --->   Operation 125 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 126 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 3.07>
ST_8 : Operation 127 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 128 [1/1] (1.83ns)   --->   "%tmp_22 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'read' 'tmp_22' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln165_5 = sext i4 %xor_ln165" [AutoEncoder.cpp:165]   --->   Operation 129 'sext' 'sext_ln165_5' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln165_22 = zext i6 %sext_ln165_5" [AutoEncoder.cpp:165]   --->   Operation 130 'zext' 'zext_ln165_22' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%upsam_buf_addr_37 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_22" [AutoEncoder.cpp:165]   --->   Operation 131 'getelementptr' 'upsam_buf_addr_37' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_22, i6 %upsam_buf_addr_37" [AutoEncoder.cpp:165]   --->   Operation 132 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 133 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 133 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 1.83>
ST_9 : Operation 134 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 134 'write' 'write_ln174' <Predicate = (!empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc.7" [AutoEncoder.cpp:166]   --->   Operation 135 'br' 'br_ln166' <Predicate = (!empty_50)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 136 'write' 'write_ln174' <Predicate = (empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.inc.7" [AutoEncoder.cpp:163]   --->   Operation 137 'br' 'br_ln163' <Predicate = (empty_50)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.35ns)   --->   "%xor_ln167_1 = xor i4 %div15_udiv, i4 8" [AutoEncoder.cpp:167]   --->   Operation 138 'xor' 'xor_ln167_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln167_5 = sext i4 %xor_ln167_1" [AutoEncoder.cpp:167]   --->   Operation 139 'sext' 'sext_ln167_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln167_22 = zext i6 %sext_ln167_5" [AutoEncoder.cpp:167]   --->   Operation 140 'zext' 'zext_ln167_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%upsam_buf_addr_45 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'getelementptr' 'upsam_buf_addr_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [2/2] (1.23ns)   --->   "%upsam_buf_load_22 = load i6 %upsam_buf_addr_45" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'load' 'upsam_buf_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 3.07>
ST_10 : Operation 143 [1/2] (1.23ns)   --->   "%upsam_buf_load_22 = load i6 %upsam_buf_addr_45" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'load' 'upsam_buf_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 144 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body9" [AutoEncoder.cpp:160]   --->   Operation 145 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.62ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [37]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' [40]  (1.24 ns)
	blocking operation 0.54 ns on control path)

 <State 2>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [42]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' [46]  (1.24 ns)

 <State 3>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [48]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' [52]  (1.24 ns)

 <State 4>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [54]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' [59]  (1.24 ns)

 <State 5>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [61]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' [65]  (1.24 ns)

 <State 6>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [67]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' [71]  (1.24 ns)

 <State 7>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' [77]  (1.24 ns)

 <State 8>: 3.08ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out24' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [79]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf' [83]  (1.24 ns)

 <State 9>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'upsamp5_out25' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [120]  (1.84 ns)

 <State 10>: 3.08ns
The critical path consists of the following:
	'load' operation ('upsam_buf_load_22', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'upsam_buf' [127]  (1.24 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'upsamp5_out25' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [128]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
