b
#define THM_TMON2_CTRL__DEBUG_MODE_MASK 0x1000
#define THM_TMON2_CTRL__DEBUG_MODE__SHIFT 0xc
#define THM_TMON2_CTRL__EN_CFG_SERDES_MASK 0x2000
#define THM_TMON2_CTRL__EN_CFG_SERDES__SHIFT 0xd
#define THM_TMON2_CTRL2__RDIL_PRESENT_MASK 0xffff
#define THM_TMON2_CTRL2__RDIL_PRESENT__SHIFT 0x0
#define THM_TMON2_CTRL2__RDIR_PRESENT_MASK 0xffff0000
#define THM_TMON2_CTRL2__RDIR_PRESENT__SHIFT 0x10
#define THM_TMON2_CSR_WR__CSR_WRITE_MASK 0x1
#define THM_TMON2_CSR_WR__CSR_WRITE__SHIFT 0x0
#define THM_TMON2_CSR_WR__CSR_READ_MASK 0x2
#define THM_TMON2_CSR_WR__CSR_READ__SHIFT 0x1
#define THM_TMON2_CSR_WR__CSR_ADDR_MASK 0xffc
#define THM_TMON2_CSR_WR__CSR_ADDR__SHIFT 0x2
#define THM_TMON2_CSR_WR__WRITE_DATA_MASK 0xfff000
#define THM_TMON2_CSR_WR__WRITE_DATA__SHIFT 0xc
#define THM_TMON2_CSR_WR__SPARE_MASK 0x1000000
#define THM_TMON2_CSR_WR__SPARE__SHIFT 0x18
#define THM_TMON2_CSR_RD__READ_DATA_MASK 0xfff
#define THM_TMON2_CSR_RD__READ_DATA__SHIFT 0x0
#define CG_FDO_CTRL0__FDO_STATIC_DUTY_MASK 0xff
#define CG_FDO_CTRL0__FDO_STATIC_DUTY__SHIFT 0x0
#define CG_FDO_CTRL0__FAN_SPINUP_DUTY_MASK 0xff00
#define CG_FDO_CTRL0__FAN_SPINUP_DUTY__SHIFT 0x8
#define CG_FDO_CTRL0__FDO_PWM_MANUAL_MASK 0x10000