0.7
2020.2
Nov 18 2020
09:47:47
D:/digitlogic/11211125-2/11211125/lab2/lab2-3/BCD_adder.v,1711433416,verilog,,D:/digitlogic/11211125-2/11211125/lab2/lab2-3/full_adder.v,,BCD_adder,,,,,,,,
D:/digitlogic/11211125-2/11211125/lab2/lab2-3/full_adder.v,1710226898,verilog,,D:/digitlogic/11211125-2/11211125/lab2/lab2-3/ripple_carry_4_bit_adder.v,,full_adder;half_adder,,,,,,,,
D:/digitlogic/11211125-2/11211125/lab2/lab2-3/lab2-3/lab2-3.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/digitlogic/11211125-2/11211125/lab2/lab2-3/ripple_carry_4_bit_adder.v,1710827252,verilog,,D:/digitlogic/11211125-2/11211125/lab2/lab2-3/tb_BCD_Adder.v,,ripple_carry_4_bit_adder,,,,,,,,
D:/digitlogic/11211125-2/11211125/lab2/lab2-3/tb_BCD_Adder.v,1711432295,verilog,,,,tb_BCD_Adder,,,,,,,,
