

================================================================
== Vivado HLS Report for 'dummy_be'
================================================================
* Date:           Wed Jun 27 16:18:46 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030sbv485-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5001|  5001|  5001|  5001|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  5000|  5000|         2|          -|          -|  2500|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     56|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     66|
|Register         |        -|      -|      68|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      68|    122|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_3_fu_72_p2     |     +    |      0|  0|  19|          12|           1|
    |ap_block_state2  |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_66_p2     |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1  |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3  |    or    |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  56|          27|          16|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |dout_i_V_blk_n  |   9|          2|    1|          2|
    |dout_q_V_blk_n  |   9|          2|    1|          2|
    |i_reg_55        |   9|          2|   12|         24|
    |in_V_blk_n      |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  66|         14|   17|         36|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   3|   0|    3|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_3_reg_81        |  12|   0|   12|          0|
    |i_reg_55          |  12|   0|   12|          0|
    |in_V_read_reg_86  |  40|   0|   40|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  68|   0|   68|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   dummy_be   | return value |
|in_V_dout        |  in |   40|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n     |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read        | out |    1|   ap_fifo  |     in_V     |    pointer   |
|dout_i_V_din     | out |   40|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_i_V_full_n  |  in |    1|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_i_V_write   | out |    1|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_q_V_din     | out |   40|   ap_fifo  |   dout_q_V   |    pointer   |
|dout_q_V_full_n  |  in |    1|   ap_fifo  |   dout_q_V   |    pointer   |
|dout_q_V_write   | out |    1|   ap_fifo  |   dout_q_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.18ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %dout_i_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %dout_q_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 7 [1/1] (1.17ns)   --->   "br label %1" [fir_2ch_int.cpp:148]

 <State 2> : 1.75ns
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i12 [ 0, %0 ], [ %i_3, %2 ]"
ST_2 : Operation 9 [1/1] (1.55ns)   --->   "%tmp = icmp eq i12 %i, -1596" [fir_2ch_int.cpp:148]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)"
ST_2 : Operation 11 [1/1] (1.63ns)   --->   "%i_3 = add i12 %i, 1" [fir_2ch_int.cpp:148]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [fir_2ch_int.cpp:148]
ST_2 : Operation 13 [1/1] (1.75ns)   --->   "%in_V_read = call i40 @_ssdm_op_Read.ap_fifo.volatile.i40P(i40* %in_V)" [fir_2ch_int.cpp:150]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 1> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [fir_2ch_int.cpp:153]

 <State 3> : 3.50ns
ST_3 : Operation 15 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i40P(i40* %dout_i_V, i40 %in_V_read)" [fir_2ch_int.cpp:150]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 1> <FIFO>
ST_3 : Operation 16 [1/1] (1.75ns)   --->   "%in_V_read_1 = call i40 @_ssdm_op_Read.ap_fifo.volatile.i40P(i40* %in_V)" [fir_2ch_int.cpp:151]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 1> <FIFO>
ST_3 : Operation 17 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i40P(i40* %dout_q_V, i40 %in_V_read_1)" [fir_2ch_int.cpp:151]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 1> <FIFO>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "br label %1" [fir_2ch_int.cpp:148]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dout_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dout_q_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (specinterface    ) [ 0000]
StgValue_5  (specinterface    ) [ 0000]
StgValue_6  (specinterface    ) [ 0000]
StgValue_7  (br               ) [ 0111]
i           (phi              ) [ 0010]
tmp         (icmp             ) [ 0011]
empty       (speclooptripcount) [ 0000]
i_3         (add              ) [ 0111]
StgValue_12 (br               ) [ 0000]
in_V_read   (read             ) [ 0001]
StgValue_14 (ret              ) [ 0000]
StgValue_15 (write            ) [ 0000]
in_V_read_1 (read             ) [ 0000]
StgValue_17 (write            ) [ 0000]
StgValue_18 (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dout_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_i_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_q_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_q_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i40P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i40P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="grp_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="40" slack="0"/>
<pin id="36" dir="0" index="1" bw="40" slack="0"/>
<pin id="37" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/2 in_V_read_1/3 "/>
</bind>
</comp>

<comp id="40" class="1004" name="StgValue_15_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="40" slack="0"/>
<pin id="43" dir="0" index="2" bw="40" slack="1"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="StgValue_17_write_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="0" slack="0"/>
<pin id="49" dir="0" index="1" bw="40" slack="0"/>
<pin id="50" dir="0" index="2" bw="40" slack="0"/>
<pin id="51" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/3 "/>
</bind>
</comp>

<comp id="55" class="1005" name="i_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="12" slack="1"/>
<pin id="57" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="59" class="1004" name="i_phi_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="1"/>
<pin id="61" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="12" slack="0"/>
<pin id="63" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="12" slack="0"/>
<pin id="68" dir="0" index="1" bw="12" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i_3_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="12" slack="0"/>
<pin id="83" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="86" class="1005" name="in_V_read_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="40" slack="1"/>
<pin id="88" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="30" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="32" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="32" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="54"><net_src comp="34" pin="2"/><net_sink comp="47" pin=2"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="55" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="59" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="59" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="89"><net_src comp="34" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="40" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_i_V | {3 }
	Port: dout_q_V | {3 }
 - Input state : 
	Port: dummy_be : in_V | {2 3 }
	Port: dummy_be : dout_i_V | {}
	Port: dummy_be : dout_q_V | {}
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_3 : 1
		StgValue_12 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_3_fu_72        |    0    |    19   |
|----------|-------------------------|---------|---------|
|   icmp   |        tmp_fu_66        |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |      grp_read_fu_34     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_15_write_fu_40 |    0    |    0    |
|          | StgValue_17_write_fu_47 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    32   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   i_3_reg_81   |   12   |
|    i_reg_55    |   12   |
|in_V_read_reg_86|   40   |
+----------------+--------+
|      Total     |   64   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   64   |   32   |
+-----------+--------+--------+
