// Seed: 513530308
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  output uwire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  assign module_1.id_5 = 0;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output supply0 id_2;
  inout wire id_1;
  wire id_26;
  assign id_2  = 1'b0 * 1 - id_15;
  assign id_20 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd20,
    parameter id_7 = 32'd84
) (
    input tri id_0,
    input wor _id_1,
    input wor id_2,
    input supply1 id_3,
    output wire id_4,
    input wor id_5,
    input wor id_6,
    input wor _id_7
);
  wire [(  id_1  ) : id_7] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  always @(posedge 1 or posedge 1) #1;
endmodule
