
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -220.51

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[58]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3477.06    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.64    1.34    1.78 ^ cs_registers_i.minstret_counter_i.counter_q[58]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.78   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.minstret_counter_i.counter_q[58]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.24    2.24   library removal time
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                 -0.45   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.71    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.24    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[58]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3477.06    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.64    1.34    1.78 ^ cs_registers_i.minstret_counter_i.counter_q[58]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.78   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[58]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.34    1.86   library recovery time
                                  1.86   data required time
-----------------------------------------------------------------------------
                                  1.86   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   22.76    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.02    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.31    0.01    0.03    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   56.14    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.15    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   39.50    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   28.11    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   47.76    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   27.46    0.06    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   35.05    0.08    0.11    0.51 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.08    0.00    0.51 ^ _18354_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.57 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.57 v _18355_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.63 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.63 v _18356_/B (MUX2_X1)
     1    1.88    0.01    0.06    0.69 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.69 v _18357_/B (MUX2_X1)
     1    1.61    0.01    0.06    0.75 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.75 v _18358_/B1 (AOI21_X1)
     8   34.00    0.16    0.18    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.76    0.01    0.05    0.99 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.99 ^ _20582_/A (AOI21_X1)
     2    7.45    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20583_/A (BUF_X1)
    10   21.17    0.02    0.06    1.08 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.08 v _20725_/A2 (NOR2_X1)
     1    3.60    0.03    0.04    1.12 ^ _20725_/ZN (NOR2_X1)
                                         _15300_ (net)
                  0.03    0.00    1.12 ^ _30277_/B (FA_X1)
     1    1.74    0.01    0.10    1.22 v _30277_/S (FA_X1)
                                         _15303_ (net)
                  0.01    0.00    1.22 v _21190_/A (INV_X1)
     1    3.94    0.01    0.02    1.24 ^ _21190_/ZN (INV_X1)
                                         _15304_ (net)
                  0.01    0.00    1.24 ^ _30278_/A (FA_X1)
     1    3.88    0.02    0.09    1.33 v _30278_/S (FA_X1)
                                         _15306_ (net)
                  0.02    0.00    1.33 v _30281_/A (FA_X1)
     1    3.71    0.02    0.11    1.44 v _30281_/S (FA_X1)
                                         _15316_ (net)
                  0.02    0.00    1.44 v _30285_/B (FA_X1)
     1    4.18    0.02    0.13    1.56 ^ _30285_/S (FA_X1)
                                         _15329_ (net)
                  0.02    0.00    1.56 ^ _30289_/B (FA_X1)
     1    3.70    0.02    0.10    1.66 v _30289_/S (FA_X1)
                                         _15344_ (net)
                  0.02    0.00    1.66 v _30290_/A (FA_X1)
     1    2.49    0.01    0.12    1.78 ^ _30290_/S (FA_X1)
                                         _15347_ (net)
                  0.01    0.00    1.78 ^ _21516_/A (INV_X1)
     1    3.19    0.01    0.01    1.79 v _21516_/ZN (INV_X1)
                                         _16168_ (net)
                  0.01    0.00    1.79 v _30548_/A (HA_X1)
     4    6.53    0.02    0.06    1.85 v _30548_/S (HA_X1)
                                         _16171_ (net)
                  0.02    0.00    1.85 v _23764_/B2 (AOI21_X1)
     1    1.74    0.02    0.03    1.88 ^ _23764_/ZN (AOI21_X1)
                                         _06266_ (net)
                  0.02    0.00    1.88 ^ _23766_/B1 (OAI21_X1)
     3    5.05    0.01    0.03    1.91 v _23766_/ZN (OAI21_X1)
                                         _06268_ (net)
                  0.01    0.00    1.91 v _23841_/B1 (AOI21_X1)
     1    1.96    0.02    0.03    1.94 ^ _23841_/ZN (AOI21_X1)
                                         _06340_ (net)
                  0.02    0.00    1.94 ^ _23842_/B1 (OAI21_X1)
     1    1.61    0.01    0.02    1.95 v _23842_/ZN (OAI21_X1)
                                         _06341_ (net)
                  0.01    0.00    1.95 v _23843_/B1 (AOI21_X1)
     1    1.76    0.02    0.03    1.98 ^ _23843_/ZN (AOI21_X1)
                                         _06342_ (net)
                  0.02    0.00    1.98 ^ _23844_/A (INV_X1)
     3    4.85    0.01    0.02    2.00 v _23844_/ZN (INV_X1)
                                         _06343_ (net)
                  0.01    0.00    2.00 v _23909_/A3 (NAND3_X1)
     1    1.83    0.01    0.02    2.02 ^ _23909_/ZN (NAND3_X1)
                                         _06406_ (net)
                  0.01    0.00    2.02 ^ _23911_/A (OAI21_X1)
     2    3.38    0.01    0.02    2.04 v _23911_/ZN (OAI21_X1)
                                         _06408_ (net)
                  0.01    0.00    2.04 v _23912_/A3 (NOR3_X1)
     1    2.54    0.03    0.06    2.10 ^ _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.03    0.00    2.10 ^ _23913_/B (XOR2_X1)
     1    2.21    0.02    0.05    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.02    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    5.05    0.02    0.05    2.20 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.20 ^ _23915_/A2 (NAND2_X1)
     1    5.21    0.02    0.02    2.22 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.22 v _23924_/B2 (AOI221_X1)
     1    5.03    0.06    0.11    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   12.92    0.03    0.06    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24593_/A (BUF_X1)
    10   14.73    0.02    0.06    2.45 v _24593_/Z (BUF_X1)
                                         _06806_ (net)
                  0.02    0.00    2.45 v _25223_/A (MUX2_X1)
     1    1.35    0.01    0.06    2.51 v _25223_/Z (MUX2_X1)
                                         _01983_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[58]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3477.06    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.64    1.34    1.78 ^ cs_registers_i.minstret_counter_i.counter_q[58]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.78   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[58]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.34    1.86   library recovery time
                                  1.86   data required time
-----------------------------------------------------------------------------
                                  1.86   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   22.76    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.02    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.31    0.01    0.03    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   56.14    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.15    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   39.50    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   28.11    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   47.76    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   27.46    0.06    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   35.05    0.08    0.11    0.51 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.08    0.00    0.51 ^ _18354_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.57 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.57 v _18355_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.63 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.63 v _18356_/B (MUX2_X1)
     1    1.88    0.01    0.06    0.69 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.69 v _18357_/B (MUX2_X1)
     1    1.61    0.01    0.06    0.75 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.75 v _18358_/B1 (AOI21_X1)
     8   34.00    0.16    0.18    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.76    0.01    0.05    0.99 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.99 ^ _20582_/A (AOI21_X1)
     2    7.45    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20583_/A (BUF_X1)
    10   21.17    0.02    0.06    1.08 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.08 v _20725_/A2 (NOR2_X1)
     1    3.60    0.03    0.04    1.12 ^ _20725_/ZN (NOR2_X1)
                                         _15300_ (net)
                  0.03    0.00    1.12 ^ _30277_/B (FA_X1)
     1    1.74    0.01    0.10    1.22 v _30277_/S (FA_X1)
                                         _15303_ (net)
                  0.01    0.00    1.22 v _21190_/A (INV_X1)
     1    3.94    0.01    0.02    1.24 ^ _21190_/ZN (INV_X1)
                                         _15304_ (net)
                  0.01    0.00    1.24 ^ _30278_/A (FA_X1)
     1    3.88    0.02    0.09    1.33 v _30278_/S (FA_X1)
                                         _15306_ (net)
                  0.02    0.00    1.33 v _30281_/A (FA_X1)
     1    3.71    0.02    0.11    1.44 v _30281_/S (FA_X1)
                                         _15316_ (net)
                  0.02    0.00    1.44 v _30285_/B (FA_X1)
     1    4.18    0.02    0.13    1.56 ^ _30285_/S (FA_X1)
                                         _15329_ (net)
                  0.02    0.00    1.56 ^ _30289_/B (FA_X1)
     1    3.70    0.02    0.10    1.66 v _30289_/S (FA_X1)
                                         _15344_ (net)
                  0.02    0.00    1.66 v _30290_/A (FA_X1)
     1    2.49    0.01    0.12    1.78 ^ _30290_/S (FA_X1)
                                         _15347_ (net)
                  0.01    0.00    1.78 ^ _21516_/A (INV_X1)
     1    3.19    0.01    0.01    1.79 v _21516_/ZN (INV_X1)
                                         _16168_ (net)
                  0.01    0.00    1.79 v _30548_/A (HA_X1)
     4    6.53    0.02    0.06    1.85 v _30548_/S (HA_X1)
                                         _16171_ (net)
                  0.02    0.00    1.85 v _23764_/B2 (AOI21_X1)
     1    1.74    0.02    0.03    1.88 ^ _23764_/ZN (AOI21_X1)
                                         _06266_ (net)
                  0.02    0.00    1.88 ^ _23766_/B1 (OAI21_X1)
     3    5.05    0.01    0.03    1.91 v _23766_/ZN (OAI21_X1)
                                         _06268_ (net)
                  0.01    0.00    1.91 v _23841_/B1 (AOI21_X1)
     1    1.96    0.02    0.03    1.94 ^ _23841_/ZN (AOI21_X1)
                                         _06340_ (net)
                  0.02    0.00    1.94 ^ _23842_/B1 (OAI21_X1)
     1    1.61    0.01    0.02    1.95 v _23842_/ZN (OAI21_X1)
                                         _06341_ (net)
                  0.01    0.00    1.95 v _23843_/B1 (AOI21_X1)
     1    1.76    0.02    0.03    1.98 ^ _23843_/ZN (AOI21_X1)
                                         _06342_ (net)
                  0.02    0.00    1.98 ^ _23844_/A (INV_X1)
     3    4.85    0.01    0.02    2.00 v _23844_/ZN (INV_X1)
                                         _06343_ (net)
                  0.01    0.00    2.00 v _23909_/A3 (NAND3_X1)
     1    1.83    0.01    0.02    2.02 ^ _23909_/ZN (NAND3_X1)
                                         _06406_ (net)
                  0.01    0.00    2.02 ^ _23911_/A (OAI21_X1)
     2    3.38    0.01    0.02    2.04 v _23911_/ZN (OAI21_X1)
                                         _06408_ (net)
                  0.01    0.00    2.04 v _23912_/A3 (NOR3_X1)
     1    2.54    0.03    0.06    2.10 ^ _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.03    0.00    2.10 ^ _23913_/B (XOR2_X1)
     1    2.21    0.02    0.05    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.02    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    5.05    0.02    0.05    2.20 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.20 ^ _23915_/A2 (NAND2_X1)
     1    5.21    0.02    0.02    2.22 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.22 v _23924_/B2 (AOI221_X1)
     1    5.03    0.06    0.11    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   12.92    0.03    0.06    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24593_/A (BUF_X1)
    10   14.73    0.02    0.06    2.45 v _24593_/Z (BUF_X1)
                                         _06806_ (net)
                  0.02    0.00    2.45 v _25223_/A (MUX2_X1)
     1    1.35    0.01    0.06    2.51 v _25223_/Z (MUX2_X1)
                                         _01983_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_20328_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_24776_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_17048_/Z                               0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   42.15  -16.82 (VIOLATED)
_20328_/ZN                             16.02   31.49  -15.47 (VIOLATED)
_24776_/ZN                             16.02   29.86  -13.83 (VIOLATED)
_18055_/ZN                             28.99   41.71  -12.72 (VIOLATED)
_27504_/ZN                             23.23   35.71  -12.48 (VIOLATED)
_20440_/ZN                             10.47   22.72  -12.25 (VIOLATED)
_22176_/ZN                             23.23   34.85  -11.61 (VIOLATED)
_18429_/ZN                             26.02   36.84  -10.82 (VIOLATED)
_20318_/Z                              25.33   35.94  -10.61 (VIOLATED)
_27512_/ZN                             23.23   33.41  -10.18 (VIOLATED)
_19183_/ZN                             26.70   36.53   -9.82 (VIOLATED)
_20319_/Z                              25.33   34.82   -9.49 (VIOLATED)
_18977_/ZN                             26.02   35.38   -9.36 (VIOLATED)
_22217_/ZN                             23.23   32.56   -9.33 (VIOLATED)
_18417_/ZN                             26.02   34.76   -8.74 (VIOLATED)
_27522_/ZN                             23.23   31.93   -8.70 (VIOLATED)
_18358_/ZN                             25.33   34.00   -8.67 (VIOLATED)
_20890_/ZN                             16.02   24.57   -8.54 (VIOLATED)
_19553_/ZN                             26.02   34.04   -8.02 (VIOLATED)
_22911_/ZN                             10.47   18.38   -7.91 (VIOLATED)
_22089_/ZN                             23.23   31.13   -7.90 (VIOLATED)
_18471_/ZN                             25.33   32.80   -7.47 (VIOLATED)
_22344_/ZN                             23.23   30.53   -7.30 (VIOLATED)
_22073_/ZN                             23.23   30.44   -7.21 (VIOLATED)
_19731_/ZN                             26.02   33.07   -7.05 (VIOLATED)
_18225_/ZN                             26.02   33.02   -7.00 (VIOLATED)
_18215_/ZN                             26.02   32.90   -6.89 (VIOLATED)
_25831_/ZN                             10.47   17.16   -6.69 (VIOLATED)
_22133_/ZN                             23.23   29.89   -6.66 (VIOLATED)
_19370_/ZN                             26.02   32.58   -6.56 (VIOLATED)
_18028_/ZN                             26.02   32.36   -6.34 (VIOLATED)
_17872_/ZN                             25.33   31.19   -5.86 (VIOLATED)
_20147_/ZN                             10.47   16.30   -5.83 (VIOLATED)
_22284_/ZN                             23.23   28.79   -5.56 (VIOLATED)
_19863_/ZN                             25.33   30.66   -5.33 (VIOLATED)
_27740_/ZN                             10.47   15.39   -4.92 (VIOLATED)
_23513_/ZN                             13.81   18.69   -4.88 (VIOLATED)
_18615_/ZN                             28.99   33.61   -4.62 (VIOLATED)
_19924_/ZN                             25.33   29.69   -4.36 (VIOLATED)
_20352_/ZN                             16.02   20.30   -4.27 (VIOLATED)
_18303_/ZN                             25.33   29.25   -3.93 (VIOLATED)
_22868_/ZN                             10.47   14.15   -3.67 (VIOLATED)
_19781_/ZN                             25.33   28.71   -3.38 (VIOLATED)
_19421_/ZN                             25.33   28.44   -3.12 (VIOLATED)
_24996_/ZN                             26.70   29.65   -2.95 (VIOLATED)
_22052_/ZN                             23.23   26.17   -2.94 (VIOLATED)
_22363_/ZN                             26.05   28.74   -2.68 (VIOLATED)
_22831_/ZN                             10.47   13.02   -2.55 (VIOLATED)
_17229_/ZN                             16.02   18.41   -2.39 (VIOLATED)
_19965_/ZN                             25.33   27.64   -2.31 (VIOLATED)
_28321_/ZN                             16.02   17.37   -1.35 (VIOLATED)
_17917_/ZN                             25.33   26.55   -1.22 (VIOLATED)
_17534_/ZN                             13.81   14.89   -1.08 (VIOLATED)
_23322_/ZN                             10.47   11.47   -1.00 (VIOLATED)
_23367_/ZN                             16.02   17.01   -0.99 (VIOLATED)
_23147_/ZN                             25.33   26.28   -0.95 (VIOLATED)
_21836_/ZN                             10.47   11.17   -0.70 (VIOLATED)
_19681_/ZN                             25.33   26.01   -0.68 (VIOLATED)
_26507_/ZN                             13.01   13.66   -0.65 (VIOLATED)
_19384_/ZN                             26.70   27.33   -0.62 (VIOLATED)
_18603_/ZN                             26.02   26.40   -0.38 (VIOLATED)
_20148_/ZN                             10.47   10.84   -0.37 (VIOLATED)
_17829_/ZN                             26.05   26.18   -0.13 (VIOLATED)
_20174_/ZN                             11.48   11.50   -0.02 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.034508563578128815

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1738

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.816734313964844

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6639

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 64

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1219

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.15 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.26 ^ _16520_/Z (BUF_X8)
   0.04    0.30 ^ _16566_/Z (BUF_X4)
   0.10    0.40 ^ _18246_/Z (BUF_X1)
   0.11    0.51 ^ _18247_/Z (BUF_X1)
   0.06    0.57 v _18354_/Z (MUX2_X1)
   0.06    0.63 v _18355_/Z (MUX2_X1)
   0.06    0.69 v _18356_/Z (MUX2_X1)
   0.06    0.75 v _18357_/Z (MUX2_X1)
   0.18    0.93 ^ _18358_/ZN (AOI21_X1)
   0.06    0.99 ^ _20581_/ZN (AND2_X1)
   0.02    1.01 v _20582_/ZN (AOI21_X1)
   0.07    1.08 v _20583_/Z (BUF_X1)
   0.04    1.12 ^ _20725_/ZN (NOR2_X1)
   0.10    1.22 v _30277_/S (FA_X1)
   0.02    1.24 ^ _21190_/ZN (INV_X1)
   0.09    1.33 v _30278_/S (FA_X1)
   0.11    1.44 v _30281_/S (FA_X1)
   0.13    1.56 ^ _30285_/S (FA_X1)
   0.10    1.66 v _30289_/S (FA_X1)
   0.12    1.78 ^ _30290_/S (FA_X1)
   0.01    1.79 v _21516_/ZN (INV_X1)
   0.06    1.85 v _30548_/S (HA_X1)
   0.03    1.88 ^ _23764_/ZN (AOI21_X1)
   0.03    1.91 v _23766_/ZN (OAI21_X1)
   0.03    1.94 ^ _23841_/ZN (AOI21_X1)
   0.02    1.95 v _23842_/ZN (OAI21_X1)
   0.03    1.98 ^ _23843_/ZN (AOI21_X1)
   0.02    2.00 v _23844_/ZN (INV_X1)
   0.02    2.02 ^ _23909_/ZN (NAND3_X1)
   0.02    2.04 v _23911_/ZN (OAI21_X1)
   0.06    2.10 ^ _23912_/ZN (NOR3_X1)
   0.05    2.15 ^ _23913_/Z (XOR2_X1)
   0.05    2.20 ^ _23914_/Z (MUX2_X1)
   0.02    2.22 v _23915_/ZN (NAND2_X1)
   0.11    2.33 ^ _23924_/ZN (AOI221_X1)
   0.06    2.39 v _23925_/ZN (AOI21_X1)
   0.06    2.45 v _24593_/Z (BUF_X1)
   0.06    2.51 v _25223_/Z (MUX2_X1)
   0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/D (DFFR_X1)
           2.51   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[733]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.51   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5087

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3502

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.959421

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.46e-03   1.56e-04   1.29e-02  16.5%
Combinational          2.99e-02   3.49e-02   4.29e-04   6.52e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.67e-02   5.85e-04   7.85e-02 100.0%
                          52.5%      46.8%       0.7%
