Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jororoc\Documents\QDesign\SID-Laboratories\Tarea2\DE2_115_Media_Computer\nios_system_myIP.qsys --synthesis=VERILOG --output-directory=C:\Users\jororoc\Documents\QDesign\SID-Laboratories\Tarea2\DE2_115_Media_Computer\nios_system_myIP\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_Media_Computer/nios_system_myIP.qsys
Progress: Reading input file
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 17.1]
Progress: Parameterizing module SD_Card
Progress: Adding alpha_blending [altera_up_avalon_video_alpha_blender 17.1]
Progress: Parameterizing module alpha_blending
Progress: Adding audio [altera_up_avalon_audio 17.1]
Progress: Parameterizing module audio
Progress: Adding audio_clk [altera_clock_bridge 17.1]
Progress: Parameterizing module audio_clk
Progress: Adding audio_config [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_config
Progress: Adding audio_pll [altera_up_avalon_audio_pll 17.1]
Progress: Parameterizing module audio_pll
Progress: Adding avalon_displays7seg_0 [avalon_displays7seg 1.0]
Progress: Parameterizing module avalon_displays7seg_0
Progress: Adding avalon_timer_32b_0 [avalon_timer_32b 1.0]
Progress: Parameterizing module avalon_timer_32b_0
Progress: Adding char_lcd [altera_up_avalon_character_lcd 17.1]
Progress: Parameterizing module char_lcd
Progress: Adding clk_50 [clock_source 17.1]
Progress: Parameterizing module clk_50
Progress: Adding clk_50_2 [clock_source 17.1]
Progress: Parameterizing module clk_50_2
Progress: Adding clk_50_3 [clock_source 17.1]
Progress: Parameterizing module clk_50_3
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding flash_bridge [altera_tristate_conduit_bridge 17.1]
Progress: Parameterizing module flash_bridge
Progress: Adding flash_controller [altera_generic_tristate_controller 17.1]
Progress: Parameterizing module flash_controller
Progress: Adding green_leds [altera_up_avalon_parallel_port 17.1]
Progress: Parameterizing module green_leds
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mtl_char_buffer [altera_up_avalon_video_character_buffer_with_dma 17.1]
Progress: Parameterizing module mtl_char_buffer
Progress: Adding mtl_clk [altera_clock_bridge 17.1]
Progress: Parameterizing module mtl_clk
Progress: Adding mtl_controller [altera_up_avalon_video_vga_controller 17.1]
Progress: Parameterizing module mtl_controller
Progress: Adding mtl_dual_clock_buffer [altera_up_avalon_video_dual_clock_buffer 17.1]
Progress: Parameterizing module mtl_dual_clock_buffer
Progress: Adding mtl_pixel_buffer_dma [altera_up_avalon_video_pixel_buffer_dma 17.1]
Progress: Parameterizing module mtl_pixel_buffer_dma
Progress: Adding mtl_rgb_resampler [altera_up_avalon_video_rgb_resampler 17.1]
Progress: Parameterizing module mtl_rgb_resampler
Progress: Adding mtl_scaler [altera_up_avalon_video_scaler 17.1]
Progress: Parameterizing module mtl_scaler
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory
Progress: Adding performance_counter [altera_avalon_performance_counter 17.1]
Progress: Parameterizing module performance_counter
Progress: Adding ps2_key [altera_up_avalon_ps2 17.1]
Progress: Parameterizing module ps2_key
Progress: Adding ps2_mouse [altera_up_avalon_ps2 17.1]
Progress: Parameterizing module ps2_mouse
Progress: Adding pushbuttons [altera_up_avalon_parallel_port 17.1]
Progress: Parameterizing module pushbuttons
Progress: Adding red_leds [altera_up_avalon_parallel_port 17.1]
Progress: Parameterizing module red_leds
Progress: Adding reset_bridge [altera_reset_bridge 17.1]
Progress: Parameterizing module reset_bridge
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_clk [altera_clock_bridge 17.1]
Progress: Parameterizing module sdram_clk
Progress: Adding serial_port [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module serial_port
Progress: Adding sram [altera_up_avalon_sram 17.1]
Progress: Parameterizing module sram
Progress: Adding switches [altera_up_avalon_parallel_port 17.1]
Progress: Parameterizing module switches
Progress: Adding sys_clk [altera_clock_bridge 17.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_sdram_pll [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module sys_sdram_pll
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding vga_clk [altera_clock_bridge 17.1]
Progress: Parameterizing module vga_clk
Progress: Adding video_pll [altera_up_avalon_video_pll 17.1]
Progress: Parameterizing module video_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_system_myIP.flash_controller: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: nios_system_myIP.green_leds: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system_myIP.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system_myIP.mtl_char_buffer: Character Resolution: 50 x 30
Info: nios_system_myIP.mtl_controller: Video Output Stream: Format: 800 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system_myIP.mtl_rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system_myIP.mtl_scaler: Change in Resolution: 400 x 240 -> 800 x 480
Info: nios_system_myIP.pushbuttons: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system_myIP.red_leds: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system_myIP.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system_myIP.switches: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_system_myIP.sys_sdram_pll: Refclk Freq: 50.0
Info: nios_system_myIP.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system_myIP.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios_system_myIP.mtl_scaler.avalon_scaler_source/alpha_blending.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: nios_system_myIP: Generating nios_system_myIP "nios_system_myIP" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: SD_Card: "nios_system_myIP" instantiated Altera_UP_SD_Card_Avalon_Interface "SD_Card"
Info: alpha_blending: Starting Generation of the Alpha Blender
Info: alpha_blending: "nios_system_myIP" instantiated altera_up_avalon_video_alpha_blender "alpha_blending"
Info: audio: Starting Generation of Audio Controller
Info: audio: "nios_system_myIP" instantiated altera_up_avalon_audio "audio"
Info: audio_config: Starting Generation of Audio and Video Config
Info: audio_config: "nios_system_myIP" instantiated altera_up_avalon_audio_and_video_config "audio_config"
Info: audio_pll: "nios_system_myIP" instantiated altera_up_avalon_audio_pll "audio_pll"
Info: avalon_displays7seg_0: "nios_system_myIP" instantiated avalon_displays7seg "avalon_displays7seg_0"
Info: avalon_timer_32b_0: "nios_system_myIP" instantiated avalon_timer_32b "avalon_timer_32b_0"
Info: char_lcd: Starting Generation of Character LCD
Info: char_lcd: "nios_system_myIP" instantiated altera_up_avalon_character_lcd "char_lcd"
Info: cpu: "nios_system_myIP" instantiated altera_nios2_gen2 "cpu"
Info: flash_bridge: "nios_system_myIP" instantiated altera_tristate_conduit_bridge "flash_bridge"
Info: flash_controller: "nios_system_myIP" instantiated altera_generic_tristate_controller "flash_controller"
Info: green_leds: Starting Generation of Parallel Port
Info: green_leds: "nios_system_myIP" instantiated altera_up_avalon_parallel_port "green_leds"
Info: jtag_uart: Starting RTL generation for module 'nios_system_myIP_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_myIP_jtag_uart --dir=C:/Users/jororoc/AppData/Local/Temp/alt9089_1291416226470200767.dir/0014_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/jororoc/AppData/Local/Temp/alt9089_1291416226470200767.dir/0014_jtag_uart_gen//nios_system_myIP_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_myIP_jtag_uart'
Info: jtag_uart: "nios_system_myIP" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mtl_char_buffer: Starting Generation of Character Buffer
Info: mtl_char_buffer: "nios_system_myIP" instantiated altera_up_avalon_video_character_buffer_with_dma "mtl_char_buffer"
Info: mtl_controller: Starting Generation of VGA Controller
Info: mtl_controller: "nios_system_myIP" instantiated altera_up_avalon_video_vga_controller "mtl_controller"
Info: mtl_dual_clock_buffer: Starting Generation of the Dual Clock Buffer
Info: mtl_dual_clock_buffer: "nios_system_myIP" instantiated altera_up_avalon_video_dual_clock_buffer "mtl_dual_clock_buffer"
Info: mtl_pixel_buffer_dma: Starting Generation of VGA Pixel Buffer
Info: mtl_pixel_buffer_dma: "nios_system_myIP" instantiated altera_up_avalon_video_pixel_buffer_dma "mtl_pixel_buffer_dma"
Info: mtl_rgb_resampler: Starting Generation of Video RGB Resampler
Info: mtl_rgb_resampler: "nios_system_myIP" instantiated altera_up_avalon_video_rgb_resampler "mtl_rgb_resampler"
Info: mtl_scaler: Starting Generation of Video Scaler
Info: mtl_scaler: "nios_system_myIP" instantiated altera_up_avalon_video_scaler "mtl_scaler"
Info: onchip_memory: Starting RTL generation for module 'nios_system_myIP_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_myIP_onchip_memory --dir=C:/Users/jororoc/AppData/Local/Temp/alt9089_1291416226470200767.dir/0021_onchip_memory_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/jororoc/AppData/Local/Temp/alt9089_1291416226470200767.dir/0021_onchip_memory_gen//nios_system_myIP_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_system_myIP_onchip_memory'
Info: onchip_memory: "nios_system_myIP" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: performance_counter: Starting RTL generation for module 'nios_system_myIP_performance_counter'
Info: performance_counter:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=nios_system_myIP_performance_counter --dir=C:/Users/jororoc/AppData/Local/Temp/alt9089_1291416226470200767.dir/0022_performance_counter_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/jororoc/AppData/Local/Temp/alt9089_1291416226470200767.dir/0022_performance_counter_gen//nios_system_myIP_performance_counter_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter: Done RTL generation for module 'nios_system_myIP_performance_counter'
Info: performance_counter: "nios_system_myIP" instantiated altera_avalon_performance_counter "performance_counter"
Info: ps2_key: Starting Generation of PS2 Controller
Info: ps2_key: "nios_system_myIP" instantiated altera_up_avalon_ps2 "ps2_key"
Info: pushbuttons: Starting Generation of Parallel Port
Info: pushbuttons: "nios_system_myIP" instantiated altera_up_avalon_parallel_port "pushbuttons"
Info: red_leds: Starting Generation of Parallel Port
Info: red_leds: "nios_system_myIP" instantiated altera_up_avalon_parallel_port "red_leds"
Info: sdram: Starting RTL generation for module 'nios_system_myIP_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_myIP_sdram --dir=C:/Users/jororoc/AppData/Local/Temp/alt9089_1291416226470200767.dir/0026_sdram_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/jororoc/AppData/Local/Temp/alt9089_1291416226470200767.dir/0026_sdram_gen//nios_system_myIP_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_myIP_sdram'
Info: sdram: "nios_system_myIP" instantiated altera_avalon_new_sdram_controller "sdram"
Info: serial_port: Starting Generation of RS232 UART
Info: serial_port: "nios_system_myIP" instantiated altera_up_avalon_rs232 "serial_port"
Warning: Overwriting different file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_up_sync_fifo.v
Info: sram: Starting Generation of the SRAM Controller
Info: sram: "nios_system_myIP" instantiated altera_up_avalon_sram "sram"
Info: switches: Starting Generation of Parallel Port
Info: switches: "nios_system_myIP" instantiated altera_up_avalon_parallel_port "switches"
Info: sys_sdram_pll: "nios_system_myIP" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll"
Info: sysid: "nios_system_myIP" instantiated altera_avalon_sysid_qsys "sysid"
Info: video_pll: "nios_system_myIP" instantiated altera_up_avalon_video_pll "video_pll"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system_myIP" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system_myIP" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "nios_system_myIP" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "nios_system_myIP" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll" instantiated altera_up_altpll "audio_pll"
Info: reset_from_locked: "audio_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'nios_system_myIP_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_myIP_cpu_cpu --dir=C:/Users/jororoc/AppData/Local/Temp/alt9089_1291416226470200767.dir/0035_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.1/quartus/bin64/ --verilog --config=C:/Users/jororoc/AppData/Local/Temp/alt9089_1291416226470200767.dir/0035_cpu_gen//nios_system_myIP_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.04.07 19:31:32 (*) Starting Nios II generation
Info: cpu: # 2022.04.07 19:31:32 (*)   Checking for plaintext license.
Info: cpu: # 2022.04.07 19:31:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/17.1/quartus/bin64/
Info: cpu: # 2022.04.07 19:31:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.04.07 19:31:32 (*)   Plaintext license not found.
Info: cpu: # 2022.04.07 19:31:32 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.04.07 19:31:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/17.1/quartus/bin64/
Info: cpu: # 2022.04.07 19:31:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.04.07 19:31:33 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2022.04.07 19:31:33 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.04.07 19:31:33 (*)   Creating all objects for CPU
Info: cpu: # 2022.04.07 19:31:33 (*)     Testbench
Info: cpu: # 2022.04.07 19:31:33 (*)     Instruction decoding
Info: cpu: # 2022.04.07 19:31:33 (*)       Instruction fields
Info: cpu: # 2022.04.07 19:31:33 (*)       Instruction decodes
Info: cpu: # 2022.04.07 19:31:34 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.04.07 19:31:34 (*)       Instruction controls
Info: cpu: # 2022.04.07 19:31:34 (*)     Pipeline frontend
Info: cpu: # 2022.04.07 19:31:34 (*)     Pipeline backend
Info: cpu: # 2022.04.07 19:31:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.04.07 19:31:37 (*)   Creating encrypted RTL
Info: cpu: # 2022.04.07 19:31:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_myIP_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: tdt: "flash_controller" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "flash_controller" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "flash_controller" instantiated altera_tristate_controller_aggregator "tda"
Info: mtl_pixel_buffer_dma_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mtl_pixel_buffer_dma_avalon_pixel_dma_master_translator"
Info: mtl_pixel_buffer_dma_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mtl_pixel_buffer_dma_avalon_pixel_dma_master_agent"
Info: sram_avalon_sram_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sram_avalon_sram_slave_agent"
Info: sram_avalon_sram_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sram_avalon_sram_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_023: "mm_interconnect_0" instantiated altera_merlin_router "router_023"
Info: router_026: "mm_interconnect_0" instantiated altera_merlin_router "router_026"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sram_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_avalon_sram_slave_burst_adapter"
Info: Reusing file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_020: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_020"
Info: Reusing file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_023: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_023"
Info: Reusing file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_020: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_020"
Info: rsp_demux_023: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_023"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cpu_data_master_to_sram_avalon_sram_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "cpu_data_master_to_sram_avalon_sram_slave_cmd_width_adapter"
Info: Reusing file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/DE2_115_Media_Computer/nios_system_myIP/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: nios_system_myIP: Done "nios_system_myIP" with 80 modules, 161 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
