#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jun 26 23:14:53 2017
# Process ID: 8776
# Current directory: C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8872 C:\Users\ianma\Documents\Simula\Pratica - 5\Multi-codificador\Multi-codificador.xpr
# Log file: C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/vivado.log
# Journal file: C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 719.582 ; gain = 50.832
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_codificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_codificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD2421
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD5211
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD7421
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Codificador_Circ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XS3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sim_1/new/tb_codificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_codificador
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 736.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5a6aabd8d1ba49aca63f314d98e5d198 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_codificador_behav xil_defaultlib.tb_codificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.BCD7421 [bcd7421_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD5211 [bcd5211_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD2421 [bcd2421_default]
Compiling architecture behavioral of entity xil_defaultlib.XS3 [xs3_default]
Compiling architecture behavioral of entity xil_defaultlib.Codificador_Circ [codificador_circ_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_codificador
Built simulation snapshot tb_codificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 736.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_codificador_behav -key {Behavioral:sim_1:Functional:tb_codificador} -tclbatch {tb_codificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_codificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1280ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 747.199 ; gain = 10.746
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_codificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1280ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 747.199 ; gain = 10.746
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Codificador_Circ
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 828.750 ; gain = 60.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Codificador_Circ' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:12]
INFO: [Synth 8-3491] module 'BCD7421' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd:6' bound to instance 'CBCD7421' of component 'BCD7421' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:36]
INFO: [Synth 8-638] synthesizing module 'BCD7421' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'BCD7421' (1#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd:11]
INFO: [Synth 8-3491] module 'BCD5211' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd:6' bound to instance 'CBCD5211' of component 'BCD5211' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:37]
INFO: [Synth 8-638] synthesizing module 'BCD5211' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'BCD5211' (2#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd:11]
INFO: [Synth 8-3491] module 'BCD2421' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd:6' bound to instance 'CBCD2421' of component 'BCD2421' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:38]
INFO: [Synth 8-638] synthesizing module 'BCD2421' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'BCD2421' (3#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd:11]
INFO: [Synth 8-3491] module 'XS3' declared at 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd:5' bound to instance 'CXS3' of component 'XS3' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:39]
INFO: [Synth 8-638] synthesizing module 'XS3' [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'XS3' (4#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Codificador_Circ' (5#1) [C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 866.070 ; gain = 97.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 866.070 ; gain = 97.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 1111.414 ; gain = 342.914
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 1111.414 ; gain = 342.914
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.957 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_codificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_codificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD2421_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD5211_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD7421_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Codificador_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XS3_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sim_1/new/tb_codificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_codificador
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5a6aabd8d1ba49aca63f314d98e5d198 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_codificador_behav xil_defaultlib.tb_codificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.BCD7421_Exp [bcd7421_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD5211_Exp [bcd5211_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD2421_Exp [bcd2421_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.XS3_Exp [xs3_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.Codificador_Exp [codificador_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_codificador
Built simulation snapshot tb_codificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1135.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_codificador_behav -key {Behavioral:sim_1:Functional:tb_codificador} -tclbatch {tb_codificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_codificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1280ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1135.957 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_codificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1280ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1135.957 ; gain = 0.000
add_bp {C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd} 14
remove_bps -file {C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd} -line 14
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1146.000 ; gain = 0.000
open_project {C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador/Decodificador.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ianma/Documents/Simula/Decodificador' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1146.023 ; gain = 0.000
update_compile_order -fileset sources_1
current_project Multi-codificador
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1162.793 ; gain = 16.770
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_codificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_codificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD2421_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD5211_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD7421_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Codificador_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XS3_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sim_1/new/tb_codificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_codificador
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.793 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5a6aabd8d1ba49aca63f314d98e5d198 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_codificador_behav xil_defaultlib.tb_codificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.BCD7421_Exp [bcd7421_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD5211_Exp [bcd5211_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD2421_Exp [bcd2421_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.XS3_Exp [xs3_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.Codificador_Exp [codificador_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_codificador
Built simulation snapshot tb_codificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1162.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_codificador_behav -key {Behavioral:sim_1:Functional:tb_codificador} -tclbatch {tb_codificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_codificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1280ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1162.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_codificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1280ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1162.793 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {640ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1166.852 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_codificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_codificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD2421_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD5211_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD7421_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Codificador_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XS3_Exp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.srcs/sim_1/new/tb_codificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_codificador
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5a6aabd8d1ba49aca63f314d98e5d198 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_codificador_behav xil_defaultlib.tb_codificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.BCD7421_Exp [bcd7421_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD5211_Exp [bcd5211_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD2421_Exp [bcd2421_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.XS3_Exp [xs3_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.Codificador_Exp [codificador_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_codificador
Built simulation snapshot tb_codificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1166.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Multi-codificador/Multi-codificador.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_codificador_behav -key {Behavioral:sim_1:Functional:tb_codificador} -tclbatch {tb_codificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_codificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 640ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1264.566 ; gain = 97.715
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_codificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 640ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1264.566 ; gain = 97.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.805 ; gain = 0.000
close_project
close_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.805 ; gain = 0.000
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/artix7/ac701/1.0/board_part.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/artix7/ac701/1.1/board_part.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.2/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.3/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc707/1.0/board_part.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc707/1.1/board_part.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc707/1.2/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc707/1.3/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.0/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.1/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.2/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.3/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.4 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.4/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.5 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.5/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.6 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.6/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.7 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.7/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.2/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.3/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zcu102/3.0/board.xml as part xczu9eg-ffvb1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/artix7/ac701/1.0/board_part.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/artix7/ac701/1.1/board_part.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.2/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.3/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc707/1.0/board_part.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc707/1.1/board_part.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc707/1.2/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc707/1.3/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.0/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.1/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.2/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.3/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.4 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.4/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.5 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.5/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.6 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.6/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.7 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.7/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.2/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.3/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zcu102/3.0/board.xml as part xczu9eg-ffvb1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/artix7/ac701/1.0/board_part.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/artix7/ac701/1.1/board_part.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.2/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.3/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc707/1.0/board_part.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc707/1.1/board_part.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc707/1.2/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc707/1.3/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.0/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.1/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.2/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.3/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.4 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.4/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.5 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.5/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.6 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.6/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.7 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.7/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.2/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.3/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zcu102/3.0/board.xml as part xczu9eg-ffvb1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/artix7/ac701/1.0/board_part.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/artix7/ac701/1.1/board_part.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.2/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.3/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc707/1.0/board_part.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc707/1.1/board_part.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc707/1.2/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc707/1.3/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.0/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.1/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.2/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.3/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.4 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.4/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.5 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc709/1.5/board_part.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.6 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.6/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.7 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.7/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.2/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.3/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/zcu102/3.0/board.xml as part xczu9eg-ffvb1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/artix7/ac701/1.0/board_part.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/artix7/ac701/1.1/board_part.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.2/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.3/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.0 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc707/1.0/board_part.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_parts/virtex7/vc707/1.1/board_part.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.2 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc707/1.2/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.3 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/vc707/1.3/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_project
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1279.805 ; gain = 0.000
create_project Decodificador_Portas {C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas} -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.805 ; gain = 0.000
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new
set_property target_language VHDL [current_project]
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new
file mkdir {C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new}
close [ open {C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd} w ]
add_files {{C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd}}
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new
file mkdir {C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new}
close [ open {C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new/tb_decodificador.vhd} w ]
add_files -fileset sim_1 {{C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new/tb_decodificador.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decodificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Decodificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decodificador
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8dd09d6d472d402fb462774b068721bb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Decodificador_behav xil_defaultlib.Decodificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decodificador
Built simulation snapshot Decodificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decodificador_behav -key {Behavioral:sim_1:Functional:Decodificador} -tclbatch {Decodificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Decodificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decodificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1279.805 ; gain = 0.000
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/Decodificador_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decodificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_decodificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decodificador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new/tb_decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_decodificador
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8dd09d6d472d402fb462774b068721bb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decodificador_behav xil_defaultlib.tb_decodificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodificador
Built simulation snapshot tb_decodificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decodificador_behav -key {Behavioral:sim_1:Functional:tb_decodificador} -tclbatch {tb_decodificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_decodificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decodificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1279.805 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {160ns} -objects [get_filesets sim_1]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.805 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/Decodificador_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decodificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_decodificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decodificador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new/tb_decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_decodificador
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8dd09d6d472d402fb462774b068721bb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decodificador_behav xil_defaultlib.tb_decodificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodificador
Built simulation snapshot tb_decodificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decodificador_behav -key {Behavioral:sim_1:Functional:tb_decodificador} -tclbatch {tb_decodificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_decodificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 160ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decodificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 1279.805 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {320ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.805 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/Decodificador_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decodificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_decodificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decodificador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new/tb_decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_decodificador
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8dd09d6d472d402fb462774b068721bb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decodificador_behav xil_defaultlib.tb_decodificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodificador
Built simulation snapshot tb_decodificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decodificador_behav -key {Behavioral:sim_1:Functional:tb_decodificador} -tclbatch {tb_decodificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_decodificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 320ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decodificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 320ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1279.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.805 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/Decodificador_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decodificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_decodificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decodificador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new/tb_decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_decodificador
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8dd09d6d472d402fb462774b068721bb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decodificador_behav xil_defaultlib.tb_decodificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodificador
Built simulation snapshot tb_decodificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decodificador_behav -key {Behavioral:sim_1:Functional:tb_decodificador} -tclbatch {tb_decodificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_decodificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 320ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decodificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 320ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1279.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.805 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/Decodificador_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decodificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_decodificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decodificador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new/tb_decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_decodificador
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8dd09d6d472d402fb462774b068721bb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decodificador_behav xil_defaultlib.tb_decodificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodificador
Built simulation snapshot tb_decodificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decodificador_behav -key {Behavioral:sim_1:Functional:tb_decodificador} -tclbatch {tb_decodificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_decodificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 320ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decodificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 320ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.805 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/Decodificador_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decodificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_decodificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sources_1/new/Decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decodificador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.srcs/sim_1/new/tb_decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_decodificador
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8dd09d6d472d402fb462774b068721bb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decodificador_behav xil_defaultlib.tb_decodificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodificador
Built simulation snapshot tb_decodificador_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 5/Decodificador_Portas/Decodificador_Portas.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decodificador_behav -key {Behavioral:sim_1:Functional:tb_decodificador} -tclbatch {tb_decodificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_decodificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 320ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decodificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 320ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1279.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1279.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.805 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 03:03:15 2017...
