TimeQuest Timing Analyzer report for sdram_test
Thu Mar 22 15:24:36 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; sdram_test                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processors 3-4         ;   1.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; sdram_test.sdc ; OK     ; Thu Mar 22 15:24:35 2018 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; clk                                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; sdram_pll_m0|altpll_component|auto_generated|pll1|inclk[0] ; { sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 132.57 MHz ; 132.57 MHz      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 2.457 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.720 ; 0.000         ;
; clk                                                      ; 9.858 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.457 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.483      ;
; 2.466 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.474      ;
; 2.532 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.408      ;
; 2.541 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.399      ;
; 2.585 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.361      ;
; 2.585 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.361      ;
; 2.673 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.267      ;
; 2.673 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.267      ;
; 2.673 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.267      ;
; 2.673 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.267      ;
; 2.673 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.267      ;
; 2.673 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.267      ;
; 2.673 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.267      ;
; 2.673 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.267      ;
; 2.673 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.267      ;
; 2.724 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.216      ;
; 2.733 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.207      ;
; 2.754 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.186      ;
; 2.771 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.169      ;
; 2.800 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.140      ;
; 2.824 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.122      ;
; 2.824 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.122      ;
; 2.829 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.111      ;
; 2.844 ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.101      ;
; 2.844 ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.101      ;
; 2.846 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.094      ;
; 2.856 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.078      ;
; 2.856 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.078      ;
; 2.856 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.078      ;
; 2.856 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.078      ;
; 2.856 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[18] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.078      ;
; 2.862 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.078      ;
; 2.865 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.069      ;
; 2.865 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.069      ;
; 2.865 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.069      ;
; 2.865 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.069      ;
; 2.865 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[18] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.069      ;
; 2.871 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.069      ;
; 2.875 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.065      ;
; 2.877 ; mem_test:mem_test_m0|next_rd_burst_addr[8]  ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.063      ;
; 2.878 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[8]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.062      ;
; 2.887 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[8]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.053      ;
; 2.897 ; mem_test:mem_test_m0|next_wr_burst_addr[11] ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.049      ;
; 2.897 ; mem_test:mem_test_m0|next_wr_burst_addr[11] ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.049      ;
; 2.901 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.039      ;
; 2.901 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.039      ;
; 2.901 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.039      ;
; 2.901 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.039      ;
; 2.901 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.039      ;
; 2.901 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.039      ;
; 2.901 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.039      ;
; 2.901 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.039      ;
; 2.901 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.039      ;
; 2.914 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.026      ;
; 2.922 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.025      ;
; 2.922 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.025      ;
; 2.922 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.025      ;
; 2.922 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.025      ;
; 2.922 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.025      ;
; 2.922 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.025      ;
; 2.922 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.025      ;
; 2.923 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[16] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.023      ;
; 2.923 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.023      ;
; 2.923 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.017      ;
; 2.952 ; mem_test:mem_test_m0|next_rd_burst_addr[8]  ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.988      ;
; 2.954 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.979      ;
; 2.954 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.979      ;
; 2.954 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.979      ;
; 2.954 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.979      ;
; 2.954 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.979      ;
; 2.954 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[16] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.979      ;
; 2.954 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[17] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.979      ;
; 2.954 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[21] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.979      ;
; 2.958 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.988      ;
; 2.958 ; mem_test:mem_test_m0|next_rd_burst_addr[21] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.983      ;
; 2.962 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[17] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.978      ;
; 2.963 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.970      ;
; 2.963 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.970      ;
; 2.963 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.970      ;
; 2.963 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.970      ;
; 2.963 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.970      ;
; 2.963 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[16] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.970      ;
; 2.963 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[17] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.970      ;
; 2.963 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[21] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.970      ;
; 2.965 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[23] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.980      ;
; 2.965 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[21] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.980      ;
; 2.965 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[19] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.980      ;
; 2.965 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[18] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.980      ;
; 2.966 ; mem_test:mem_test_m0|next_rd_burst_addr[15] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.975      ;
; 2.968 ; mem_test:mem_test_m0|next_rd_burst_addr[22] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.973      ;
; 2.981 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[9]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.959      ;
; 2.990 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[9]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.950      ;
; 2.998 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[9]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.937      ;
; 2.998 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[8]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.937      ;
; 2.998 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[7]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.937      ;
; 2.998 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[6]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.937      ;
; 2.998 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[5]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.937      ;
; 2.998 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[4]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.937      ;
; 2.998 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[3]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.937      ;
; 2.998 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[2]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.937      ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+---------------------------------------------+--------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; mem_test:mem_test_m0|error                  ; mem_test:mem_test_m0|error                 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|heartbeat              ; mem_test:mem_test_m0|heartbeat             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[15]           ; mem_test:mem_test_m0|test_cnt[15]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[14]           ; mem_test:mem_test_m0|test_cnt[14]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[13]           ; mem_test:mem_test_m0|test_cnt[13]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[12]           ; mem_test:mem_test_m0|test_cnt[12]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[11]           ; mem_test:mem_test_m0|test_cnt[11]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[10]           ; mem_test:mem_test_m0|test_cnt[10]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[9]            ; mem_test:mem_test_m0|test_cnt[9]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[8]            ; mem_test:mem_test_m0|test_cnt[8]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[7]            ; mem_test:mem_test_m0|test_cnt[7]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[6]            ; mem_test:mem_test_m0|test_cnt[6]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[5]            ; mem_test:mem_test_m0|test_cnt[5]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[4]            ; mem_test:mem_test_m0|test_cnt[4]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[3]            ; mem_test:mem_test_m0|test_cnt[3]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[2]            ; mem_test:mem_test_m0|test_cnt[2]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[1]            ; mem_test:mem_test_m0|test_cnt[1]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|test_cnt[0]            ; mem_test:mem_test_m0|test_cnt[0]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_TDAL       ; sdram_core:sdram_core_m0|state.S_TDAL      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|rd_burst_req           ; mem_test:mem_test_m0|rd_burst_req          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_RD         ; sdram_core:sdram_core_m0|state.S_RD        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_CL         ; sdram_core:sdram_core_m0|state.S_CL        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|wr_burst_req           ; mem_test:mem_test_m0|wr_burst_req          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|state.MEM_READ        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|sdram_addr_r[10]   ; sdram_core:sdram_core_m0|sdram_addr_r[10]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|state.S_WD         ; sdram_core:sdram_core_m0|state.S_WD        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|state.S_INIT_TRP   ; sdram_core:sdram_core_m0|state.S_INIT_TRP  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|state.S_TRFC       ; sdram_core:sdram_core_m0|state.S_TRFC      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|state.S_INIT_TMRD  ; sdram_core:sdram_core_m0|state.S_INIT_TMRD ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1  ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2  ; sdram_core:sdram_core_m0|state.S_INIT_TRF2 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|read_flag          ; sdram_core:sdram_core_m0|read_flag         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|sdram_ref_req      ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|state.S_INIT_NOP   ; sdram_core:sdram_core_m0|state.S_INIT_NOP  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_core:sdram_core_m0|cnt_200us[0]       ; sdram_core:sdram_core_m0|cnt_200us[0]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.508 ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; mem_test:mem_test_m0|wr_burst_addr[7]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; mem_test:mem_test_m0|rd_cnt[9]              ; mem_test:mem_test_m0|rd_cnt[9]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|wr_burst_addr[8]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; mem_test:mem_test_m0|wr_burst_addr[7]       ; mem_test:mem_test_m0|next_wr_burst_addr[7] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.519 ; sdram_core:sdram_core_m0|state.S_WD         ; sdram_core:sdram_core_m0|we_n_r            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.527 ; sdram_core:sdram_core_m0|sdram_ref_req      ; sdram_core:sdram_core_m0|state.S_ACTIVE    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; sdram_core:sdram_core_m0|state.S_INIT_TRP   ; sdram_core:sdram_core_m0|state.S_INIT_AR1  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.538 ; sdram_core:sdram_core_m0|state.S_INIT_AR1   ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.830      ;
; 0.540 ; sdram_core:sdram_core_m0|cnt_clk_r[8]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.833      ;
; 0.567 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[22]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.860      ;
; 0.568 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[23]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.861      ;
; 0.569 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[20]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.862      ;
; 0.571 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[19]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.864      ;
; 0.605 ; sdram_core:sdram_core_m0|state.S_WRITE      ; sdram_core:sdram_core_m0|sdram_addr_r[11]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.898      ;
; 0.675 ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_core:sdram_core_m0|state.S_READ      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.968      ;
; 0.675 ; sdram_core:sdram_core_m0|state.S_INIT_PRE   ; sdram_core:sdram_core_m0|ras_n_r           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.967      ;
; 0.676 ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.969      ;
; 0.684 ; mem_test:mem_test_m0|wr_burst_data[9]       ; sdram_core:sdram_core_m0|sdr_dq_out[9]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.976      ;
; 0.685 ; mem_test:mem_test_m0|wr_burst_data[4]       ; sdram_core:sdram_core_m0|sdr_dq_out[4]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.977      ;
; 0.687 ; mem_test:mem_test_m0|wr_burst_data[7]       ; sdram_core:sdram_core_m0|sdr_dq_out[7]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.979      ;
; 0.695 ; sdram_core:sdram_core_m0|state.S_AR         ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.987      ;
; 0.707 ; mem_test:mem_test_m0|wr_burst_data[1]       ; sdram_core:sdram_core_m0|sdr_dq_out[1]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.999      ;
; 0.709 ; mem_test:mem_test_m0|wr_burst_data[14]      ; sdram_core:sdram_core_m0|sdr_dq_out[14]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.001      ;
; 0.712 ; mem_test:mem_test_m0|wr_burst_data[6]       ; sdram_core:sdram_core_m0|sdr_dq_out[6]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.712 ; mem_test:mem_test_m0|wr_burst_data[5]       ; sdram_core:sdram_core_m0|sdr_dq_out[5]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.715 ; mem_test:mem_test_m0|wr_burst_data[10]      ; sdram_core:sdram_core_m0|sdr_dq_out[10]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.007      ;
; 0.718 ; mem_test:mem_test_m0|wr_burst_data[12]      ; sdram_core:sdram_core_m0|sdr_dq_out[12]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.010      ;
; 0.726 ; mem_test:mem_test_m0|next_wr_burst_addr[18] ; mem_test:mem_test_m0|wr_burst_addr[18]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
; 0.727 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[0]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.020      ;
; 0.727 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[2]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.020      ;
; 0.727 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[4]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.020      ;
; 0.727 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[5]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.020      ;
; 0.729 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[9]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.022      ;
; 0.730 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[12]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.023      ;
; 0.735 ; mem_test:mem_test_m0|heartbeat_cnt[3]       ; mem_test:mem_test_m0|heartbeat_cnt[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; mem_test:mem_test_m0|heartbeat_cnt[1]       ; mem_test:mem_test_m0|heartbeat_cnt[1]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; mem_test:mem_test_m0|heartbeat_cnt[5]       ; mem_test:mem_test_m0|heartbeat_cnt[5]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.738 ; mem_test:mem_test_m0|heartbeat_cnt[2]       ; mem_test:mem_test_m0|heartbeat_cnt[2]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; mem_test:mem_test_m0|heartbeat_cnt[6]       ; mem_test:mem_test_m0|heartbeat_cnt[6]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; mem_test:mem_test_m0|heartbeat_cnt[7]       ; mem_test:mem_test_m0|heartbeat_cnt[7]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; mem_test:mem_test_m0|heartbeat_cnt[4]       ; mem_test:mem_test_m0|heartbeat_cnt[4]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.746 ; sdram_core:sdram_core_m0|cnt_200us[2]       ; sdram_core:sdram_core_m0|cnt_200us[2]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.748 ; sdram_core:sdram_core_m0|state.S_CL         ; sdram_core:sdram_core_m0|state.S_RD        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; sdram_core:sdram_core_m0|cnt_200us[3]       ; sdram_core:sdram_core_m0|cnt_200us[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.752 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.752 ; sdram_core:sdram_core_m0|cnt_7p5us[3]       ; sdram_core:sdram_core_m0|cnt_7p5us[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.044      ;
; 0.752 ; sdram_core:sdram_core_m0|cnt_200us[12]      ; sdram_core:sdram_core_m0|cnt_200us[12]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.044      ;
; 0.753 ; sdram_core:sdram_core_m0|cnt_7p5us[1]       ; sdram_core:sdram_core_m0|cnt_7p5us[1]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.045      ;
; 0.754 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; sdram_core:sdram_core_m0|cnt_7p5us[2]       ; sdram_core:sdram_core_m0|cnt_7p5us[2]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.755 ; sdram_core:sdram_core_m0|cnt_200us[13]      ; sdram_core:sdram_core_m0|cnt_200us[13]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.756 ; sdram_core:sdram_core_m0|cnt_7p5us[7]       ; sdram_core:sdram_core_m0|cnt_7p5us[7]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; sdram_core:sdram_core_m0|cnt_7p5us[6]       ; sdram_core:sdram_core_m0|cnt_7p5us[6]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.757 ; sdram_core:sdram_core_m0|cnt_7p5us[4]       ; sdram_core:sdram_core_m0|cnt_7p5us[4]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.760 ; mem_test:mem_test_m0|heartbeat_cnt[15]      ; mem_test:mem_test_m0|heartbeat_cnt[15]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; mem_test:mem_test_m0|heartbeat_cnt[19]      ; mem_test:mem_test_m0|heartbeat_cnt[19]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; mem_test:mem_test_m0|heartbeat_cnt[0]       ; mem_test:mem_test_m0|heartbeat_cnt[0]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; mem_test:mem_test_m0|heartbeat_cnt[11]      ; mem_test:mem_test_m0|heartbeat_cnt[11]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; mem_test:mem_test_m0|heartbeat_cnt[13]      ; mem_test:mem_test_m0|heartbeat_cnt[13]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; mem_test:mem_test_m0|rd_cnt[3]              ; mem_test:mem_test_m0|rd_cnt[3]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; mem_test:mem_test_m0|heartbeat_cnt[27]      ; mem_test:mem_test_m0|heartbeat_cnt[27]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; mem_test:mem_test_m0|heartbeat_cnt[17]      ; mem_test:mem_test_m0|heartbeat_cnt[17]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; mem_test:mem_test_m0|heartbeat_cnt[29]      ; mem_test:mem_test_m0|heartbeat_cnt[29]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; mem_test:mem_test_m0|heartbeat_cnt[21]      ; mem_test:mem_test_m0|heartbeat_cnt[21]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
+-------+---------------------------------------------+--------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 142.76 MHz ; 142.76 MHz      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 2.995 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.719 ; 0.000         ;
; clk                                                      ; 9.855 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.995 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.955      ;
; 3.000 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.950      ;
; 3.037 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.919      ;
; 3.037 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.919      ;
; 3.038 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.912      ;
; 3.043 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.907      ;
; 3.051 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.899      ;
; 3.051 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.899      ;
; 3.051 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.899      ;
; 3.051 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.899      ;
; 3.051 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.899      ;
; 3.051 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.899      ;
; 3.051 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.899      ;
; 3.051 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.899      ;
; 3.051 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.899      ;
; 3.201 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.741      ;
; 3.201 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.741      ;
; 3.201 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.741      ;
; 3.201 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.741      ;
; 3.201 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[18] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.741      ;
; 3.206 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.736      ;
; 3.206 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.736      ;
; 3.206 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.736      ;
; 3.206 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.736      ;
; 3.206 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[18] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.736      ;
; 3.210 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.740      ;
; 3.215 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[13]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.735      ;
; 3.265 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.691      ;
; 3.265 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.691      ;
; 3.277 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.673      ;
; 3.277 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.673      ;
; 3.277 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.673      ;
; 3.277 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.673      ;
; 3.277 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.673      ;
; 3.277 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.673      ;
; 3.277 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.673      ;
; 3.277 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.673      ;
; 3.277 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.673      ;
; 3.295 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.655      ;
; 3.303 ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; mem_test:mem_test_m0|rd_burst_addr[22] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.653      ;
; 3.303 ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; mem_test:mem_test_m0|rd_burst_addr[20] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.653      ;
; 3.306 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.635      ;
; 3.306 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.635      ;
; 3.306 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.635      ;
; 3.306 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.635      ;
; 3.306 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.635      ;
; 3.306 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[16] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.635      ;
; 3.306 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[17] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.635      ;
; 3.306 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[21] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.635      ;
; 3.311 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.630      ;
; 3.311 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.630      ;
; 3.311 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.630      ;
; 3.311 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.630      ;
; 3.311 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.630      ;
; 3.311 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[16] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.630      ;
; 3.311 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[17] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.630      ;
; 3.311 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[21] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.630      ;
; 3.314 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[8]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.636      ;
; 3.319 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[8]       ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.631      ;
; 3.322 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.628      ;
; 3.330 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[14] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.628      ;
; 3.330 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[13] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.628      ;
; 3.330 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.628      ;
; 3.330 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[10] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.628      ;
; 3.330 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.628      ;
; 3.330 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.628      ;
; 3.330 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.628      ;
; 3.331 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.619      ;
; 3.332 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.618      ;
; 3.336 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[16] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.621      ;
; 3.336 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[15] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.621      ;
; 3.337 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[11]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.613      ;
; 3.338 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.612      ;
; 3.365 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.585      ;
; 3.366 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.591      ;
; 3.370 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[17] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.579      ;
; 3.371 ; mem_test:mem_test_m0|next_rd_burst_addr[8]  ; mem_test:mem_test_m0|test_cnt[14]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.579      ;
; 3.374 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[15]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.576      ;
; 3.376 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.574      ;
; 3.376 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.574      ;
; 3.376 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.574      ;
; 3.376 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.574      ;
; 3.376 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.574      ;
; 3.376 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.574      ;
; 3.376 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.574      ;
; 3.376 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.574      ;
; 3.376 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.574      ;
; 3.377 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[23] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.578      ;
; 3.377 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[21] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.578      ;
; 3.377 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[19] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.578      ;
; 3.377 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[18] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.578      ;
; 3.378 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.572      ;
; 3.383 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[12]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.567      ;
; 3.393 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[9]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.554      ;
; 3.393 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[8]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.554      ;
; 3.393 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[7]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.554      ;
; 3.393 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[6]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.554      ;
; 3.393 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[5]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.554      ;
; 3.393 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[4]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.554      ;
; 3.393 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; mem_test:mem_test_m0|rd_cnt[3]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.554      ;
+-------+---------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+---------------------------------------------+--------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|sdram_addr_r[10]   ; sdram_core:sdram_core_m0|sdram_addr_r[10]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|error                  ; mem_test:mem_test_m0|error                 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|heartbeat              ; mem_test:mem_test_m0|heartbeat             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[15]           ; mem_test:mem_test_m0|test_cnt[15]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[14]           ; mem_test:mem_test_m0|test_cnt[14]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[13]           ; mem_test:mem_test_m0|test_cnt[13]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[12]           ; mem_test:mem_test_m0|test_cnt[12]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[11]           ; mem_test:mem_test_m0|test_cnt[11]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[10]           ; mem_test:mem_test_m0|test_cnt[10]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[9]            ; mem_test:mem_test_m0|test_cnt[9]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[8]            ; mem_test:mem_test_m0|test_cnt[8]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[7]            ; mem_test:mem_test_m0|test_cnt[7]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[6]            ; mem_test:mem_test_m0|test_cnt[6]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[5]            ; mem_test:mem_test_m0|test_cnt[5]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[4]            ; mem_test:mem_test_m0|test_cnt[4]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[3]            ; mem_test:mem_test_m0|test_cnt[3]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[2]            ; mem_test:mem_test_m0|test_cnt[2]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[1]            ; mem_test:mem_test_m0|test_cnt[1]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|test_cnt[0]            ; mem_test:mem_test_m0|test_cnt[0]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_TDAL       ; sdram_core:sdram_core_m0|state.S_TDAL      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_WD         ; sdram_core:sdram_core_m0|state.S_WD        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|rd_burst_req           ; mem_test:mem_test_m0|rd_burst_req          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_RD         ; sdram_core:sdram_core_m0|state.S_RD        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_CL         ; sdram_core:sdram_core_m0|state.S_CL        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_INIT_TRP   ; sdram_core:sdram_core_m0|state.S_INIT_TRP  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_TRFC       ; sdram_core:sdram_core_m0|state.S_TRFC      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_INIT_TMRD  ; sdram_core:sdram_core_m0|state.S_INIT_TMRD ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1  ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2  ; sdram_core:sdram_core_m0|state.S_INIT_TRF2 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|read_flag          ; sdram_core:sdram_core_m0|read_flag         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|sdram_ref_req      ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|wr_burst_req           ; mem_test:mem_test_m0|wr_burst_req          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|state.MEM_READ        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|state.S_INIT_NOP   ; sdram_core:sdram_core_m0|state.S_INIT_NOP  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_core:sdram_core_m0|cnt_200us[0]       ; sdram_core:sdram_core_m0|cnt_200us[0]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; mem_test:mem_test_m0|rd_cnt[9]              ; mem_test:mem_test_m0|rd_cnt[9]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; mem_test:mem_test_m0|wr_burst_addr[7]       ; mem_test:mem_test_m0|next_wr_burst_addr[7] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.477 ; sdram_core:sdram_core_m0|state.S_WD         ; sdram_core:sdram_core_m0|we_n_r            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|wr_burst_addr[8]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; mem_test:mem_test_m0|wr_burst_addr[7]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.486 ; sdram_core:sdram_core_m0|sdram_ref_req      ; sdram_core:sdram_core_m0|state.S_ACTIVE    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.493 ; sdram_core:sdram_core_m0|state.S_INIT_TRP   ; sdram_core:sdram_core_m0|state.S_INIT_AR1  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.499 ; sdram_core:sdram_core_m0|cnt_clk_r[8]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.766      ;
; 0.501 ; sdram_core:sdram_core_m0|state.S_INIT_AR1   ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.524 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[22]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.525 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[23]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.526 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[20]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.529 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[19]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.796      ;
; 0.582 ; sdram_core:sdram_core_m0|state.S_WRITE      ; sdram_core:sdram_core_m0|sdram_addr_r[11]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.850      ;
; 0.606 ; mem_test:mem_test_m0|wr_burst_data[9]       ; sdram_core:sdram_core_m0|sdr_dq_out[9]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.607 ; mem_test:mem_test_m0|wr_burst_data[4]       ; sdram_core:sdram_core_m0|sdr_dq_out[4]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.609 ; mem_test:mem_test_m0|wr_burst_data[7]       ; sdram_core:sdram_core_m0|sdr_dq_out[7]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.624 ; mem_test:mem_test_m0|wr_burst_data[1]       ; sdram_core:sdram_core_m0|sdr_dq_out[1]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.626 ; mem_test:mem_test_m0|wr_burst_data[14]      ; sdram_core:sdram_core_m0|sdr_dq_out[14]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.893      ;
; 0.628 ; mem_test:mem_test_m0|wr_burst_data[5]       ; sdram_core:sdram_core_m0|sdr_dq_out[5]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.628 ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.628 ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_core:sdram_core_m0|state.S_READ      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.628 ; sdram_core:sdram_core_m0|state.S_INIT_PRE   ; sdram_core:sdram_core_m0|ras_n_r           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.629 ; mem_test:mem_test_m0|wr_burst_data[6]       ; sdram_core:sdram_core_m0|sdr_dq_out[6]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.631 ; mem_test:mem_test_m0|wr_burst_data[10]      ; sdram_core:sdram_core_m0|sdr_dq_out[10]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.898      ;
; 0.634 ; mem_test:mem_test_m0|wr_burst_data[12]      ; sdram_core:sdram_core_m0|sdr_dq_out[12]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.901      ;
; 0.642 ; mem_test:mem_test_m0|next_wr_burst_addr[18] ; mem_test:mem_test_m0|wr_burst_addr[18]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.647 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[9]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[12]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.916      ;
; 0.653 ; sdram_core:sdram_core_m0|state.S_AR         ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.683 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[0]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[2]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[4]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[5]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; mem_test:mem_test_m0|heartbeat_cnt[3]       ; mem_test:mem_test_m0|heartbeat_cnt[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; mem_test:mem_test_m0|heartbeat_cnt[5]       ; mem_test:mem_test_m0|heartbeat_cnt[5]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; mem_test:mem_test_m0|heartbeat_cnt[1]       ; mem_test:mem_test_m0|heartbeat_cnt[1]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; mem_test:mem_test_m0|heartbeat_cnt[6]       ; mem_test:mem_test_m0|heartbeat_cnt[6]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; mem_test:mem_test_m0|heartbeat_cnt[7]       ; mem_test:mem_test_m0|heartbeat_cnt[7]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; mem_test:mem_test_m0|heartbeat_cnt[2]       ; mem_test:mem_test_m0|heartbeat_cnt[2]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; mem_test:mem_test_m0|heartbeat_cnt[4]       ; mem_test:mem_test_m0|heartbeat_cnt[4]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.692 ; sdram_core:sdram_core_m0|cnt_200us[2]       ; sdram_core:sdram_core_m0|cnt_200us[2]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.698 ; sdram_core:sdram_core_m0|state.S_CL         ; sdram_core:sdram_core_m0|state.S_RD        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; sdram_core:sdram_core_m0|cnt_7p5us[1]       ; sdram_core:sdram_core_m0|cnt_7p5us[1]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; sdram_core:sdram_core_m0|cnt_200us[3]       ; sdram_core:sdram_core_m0|cnt_200us[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; sdram_core:sdram_core_m0|cnt_7p5us[3]       ; sdram_core:sdram_core_m0|cnt_7p5us[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.701 ; sdram_core:sdram_core_m0|cnt_200us[12]      ; sdram_core:sdram_core_m0|cnt_200us[12]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.704 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; mem_test:mem_test_m0|heartbeat_cnt[13]      ; mem_test:mem_test_m0|heartbeat_cnt[13]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; mem_test:mem_test_m0|heartbeat_cnt[15]      ; mem_test:mem_test_m0|heartbeat_cnt[15]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; sdram_core:sdram_core_m0|cnt_7p5us[2]       ; sdram_core:sdram_core_m0|cnt_7p5us[2]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; sdram_core:sdram_core_m0|cnt_7p5us[7]       ; sdram_core:sdram_core_m0|cnt_7p5us[7]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; sdram_core:sdram_core_m0|cnt_7p5us[6]       ; sdram_core:sdram_core_m0|cnt_7p5us[6]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; sdram_core:sdram_core_m0|cnt_200us[13]      ; sdram_core:sdram_core_m0|cnt_200us[13]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; mem_test:mem_test_m0|wr_cnt[1]              ; mem_test:mem_test_m0|wr_cnt[1]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; mem_test:mem_test_m0|heartbeat_cnt[19]      ; mem_test:mem_test_m0|heartbeat_cnt[19]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; mem_test:mem_test_m0|heartbeat_cnt[11]      ; mem_test:mem_test_m0|heartbeat_cnt[11]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; mem_test:mem_test_m0|heartbeat_cnt[29]      ; mem_test:mem_test_m0|heartbeat_cnt[29]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; mem_test:mem_test_m0|heartbeat_cnt[21]      ; mem_test:mem_test_m0|heartbeat_cnt[21]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_core:sdram_core_m0|cnt_7p5us[4]       ; sdram_core:sdram_core_m0|cnt_7p5us[4]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_core:sdram_core_m0|cnt_200us[4]       ; sdram_core:sdram_core_m0|cnt_200us[4]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; mem_test:mem_test_m0|wr_cnt[3]              ; mem_test:mem_test_m0|wr_cnt[3]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; mem_test:mem_test_m0|rd_cnt[3]              ; mem_test:mem_test_m0|rd_cnt[3]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
+-------+---------------------------------------------+--------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 6.750 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.796 ; 0.000         ;
; clk                                                      ; 9.423 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+---------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.750 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[14]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.221      ;
; 6.750 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[14]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.221      ;
; 6.752 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[22]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.224      ;
; 6.752 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[20]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.224      ;
; 6.831 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.140      ;
; 6.831 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.140      ;
; 6.831 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.140      ;
; 6.831 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.140      ;
; 6.831 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.140      ;
; 6.831 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.140      ;
; 6.831 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.140      ;
; 6.831 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.140      ;
; 6.831 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.140      ;
; 6.846 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[22]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.130      ;
; 6.846 ; mem_test:mem_test_m0|next_wr_burst_addr[10] ; mem_test:mem_test_m0|rd_burst_addr[20]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.130      ;
; 6.851 ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; mem_test:mem_test_m0|rd_burst_addr[22]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.125      ;
; 6.851 ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; mem_test:mem_test_m0|rd_burst_addr[20]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.125      ;
; 6.857 ; mem_test:mem_test_m0|next_rd_burst_addr[14] ; mem_test:mem_test_m0|test_cnt[14]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.114      ;
; 6.863 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[14]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.108      ;
; 6.874 ; mem_test:mem_test_m0|next_rd_burst_addr[8]  ; mem_test:mem_test_m0|test_cnt[14]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.097      ;
; 6.882 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[14]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.094      ;
; 6.882 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[13]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.094      ;
; 6.882 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[11]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.094      ;
; 6.882 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[10]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.094      ;
; 6.882 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[9]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.094      ;
; 6.882 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[8]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.094      ;
; 6.882 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[7]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.094      ;
; 6.886 ; mem_test:mem_test_m0|next_wr_burst_addr[11] ; mem_test:mem_test_m0|rd_burst_addr[22]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.090      ;
; 6.886 ; mem_test:mem_test_m0|next_wr_burst_addr[11] ; mem_test:mem_test_m0|rd_burst_addr[20]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.090      ;
; 6.891 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[16]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.085      ;
; 6.891 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[15]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.085      ;
; 6.894 ; mem_test:mem_test_m0|next_rd_burst_addr[11] ; mem_test:mem_test_m0|test_cnt[14]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.077      ;
; 6.895 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[15]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.076      ;
; 6.895 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[15]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.076      ;
; 6.900 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[17]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.070      ;
; 6.900 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[12]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.076      ;
; 6.914 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.057      ;
; 6.914 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.057      ;
; 6.914 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.057      ;
; 6.914 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.057      ;
; 6.914 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.057      ;
; 6.914 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.057      ;
; 6.914 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.057      ;
; 6.914 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.057      ;
; 6.914 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.057      ;
; 6.924 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[7]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.041      ;
; 6.924 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[8]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.041      ;
; 6.924 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[10]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.041      ;
; 6.924 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[11]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.041      ;
; 6.924 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[18]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.041      ;
; 6.924 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[7]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.041      ;
; 6.924 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[8]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.041      ;
; 6.924 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[10]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.041      ;
; 6.924 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[11]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.041      ;
; 6.924 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[18]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.041      ;
; 6.925 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[23]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.050      ;
; 6.925 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[21]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.050      ;
; 6.925 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[19]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.050      ;
; 6.925 ; mem_test:mem_test_m0|next_wr_burst_addr[9]  ; mem_test:mem_test_m0|rd_burst_addr[18]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.050      ;
; 6.944 ; mem_test:mem_test_m0|next_rd_burst_addr[21] ; mem_test:mem_test_m0|test_cnt[14]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.028      ;
; 6.944 ; mem_test:mem_test_m0|next_rd_burst_addr[22] ; mem_test:mem_test_m0|test_cnt[14]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.028      ;
; 6.950 ; mem_test:mem_test_m0|next_rd_burst_addr[15] ; mem_test:mem_test_m0|test_cnt[14]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.022      ;
; 6.960 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|test_cnt[8]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.011      ;
; 6.960 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|test_cnt[8]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.011      ;
; 6.961 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|sdram_addr_r[0]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.009      ;
; 6.961 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|sdram_addr_r[1]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.009      ;
; 6.961 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|sdram_addr_r[2]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.009      ;
; 6.961 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|sdram_addr_r[3]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.009      ;
; 6.961 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|sdram_addr_r[4]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.009      ;
; 6.961 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|sdram_addr_r[5]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.009      ;
; 6.961 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|sdram_addr_r[6]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.009      ;
; 6.961 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|sdram_addr_r[9]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.009      ;
; 6.961 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|sdram_addr_r[11] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.009      ;
; 6.961 ; sdram_core:sdram_core_m0|cnt_clk_r[4]       ; sdram_core:sdram_core_m0|sdram_addr_r[12] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.009      ;
; 6.963 ; mem_test:mem_test_m0|next_wr_burst_addr[12] ; mem_test:mem_test_m0|rd_burst_addr[22]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.013      ;
; 6.963 ; mem_test:mem_test_m0|next_wr_burst_addr[12] ; mem_test:mem_test_m0|rd_burst_addr[20]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.013      ;
; 6.974 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[1]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.997      ;
; 6.974 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[2]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.997      ;
; 6.974 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[0]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.997      ;
; 6.974 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[6]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.997      ;
; 6.974 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.997      ;
; 6.974 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[4]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.997      ;
; 6.974 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.997      ;
; 6.974 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[7]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.997      ;
; 6.974 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.997      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[9]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[12]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[13]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[14]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[15]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[16]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[17]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[10] ; mem_test:mem_test_m0|wr_burst_addr[21]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[13] ; mem_test:mem_test_m0|test_cnt[15]         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.996      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[9]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[12]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[13]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[14]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[15]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
; 6.975 ; mem_test:mem_test_m0|next_rd_burst_addr[9]  ; mem_test:mem_test_m0|wr_burst_addr[16]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.989      ;
+-------+---------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+---------------------------------------------+--------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; mem_test:mem_test_m0|error                  ; mem_test:mem_test_m0|error                 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mem_test:mem_test_m0|rd_burst_req           ; mem_test:mem_test_m0|rd_burst_req          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_core:sdram_core_m0|state.S_TRCD      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|sdram_addr_r[10]   ; sdram_core:sdram_core_m0|sdram_addr_r[10]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|heartbeat              ; mem_test:mem_test_m0|heartbeat             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[15]           ; mem_test:mem_test_m0|test_cnt[15]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[14]           ; mem_test:mem_test_m0|test_cnt[14]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[13]           ; mem_test:mem_test_m0|test_cnt[13]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[12]           ; mem_test:mem_test_m0|test_cnt[12]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[11]           ; mem_test:mem_test_m0|test_cnt[11]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[10]           ; mem_test:mem_test_m0|test_cnt[10]          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[9]            ; mem_test:mem_test_m0|test_cnt[9]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[8]            ; mem_test:mem_test_m0|test_cnt[8]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[7]            ; mem_test:mem_test_m0|test_cnt[7]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[6]            ; mem_test:mem_test_m0|test_cnt[6]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[5]            ; mem_test:mem_test_m0|test_cnt[5]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[4]            ; mem_test:mem_test_m0|test_cnt[4]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[3]            ; mem_test:mem_test_m0|test_cnt[3]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[2]            ; mem_test:mem_test_m0|test_cnt[2]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[1]            ; mem_test:mem_test_m0|test_cnt[1]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|test_cnt[0]            ; mem_test:mem_test_m0|test_cnt[0]           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_TDAL       ; sdram_core:sdram_core_m0|state.S_TDAL      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_WD         ; sdram_core:sdram_core_m0|state.S_WD        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_RD         ; sdram_core:sdram_core_m0|state.S_RD        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_CL         ; sdram_core:sdram_core_m0|state.S_CL        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_INIT_TRP   ; sdram_core:sdram_core_m0|state.S_INIT_TRP  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_TRFC       ; sdram_core:sdram_core_m0|state.S_TRFC      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_INIT_TMRD  ; sdram_core:sdram_core_m0|state.S_INIT_TMRD ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_INIT_TRF1  ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_INIT_TRF2  ; sdram_core:sdram_core_m0|state.S_INIT_TRF2 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|read_flag          ; sdram_core:sdram_core_m0|read_flag         ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|sdram_ref_req      ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|wr_burst_req           ; mem_test:mem_test_m0|wr_burst_req          ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|state.MEM_READ        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|state.S_INIT_NOP   ; sdram_core:sdram_core_m0|state.S_INIT_NOP  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_core:sdram_core_m0|cnt_200us[0]       ; sdram_core:sdram_core_m0|cnt_200us[0]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.198 ; mem_test:mem_test_m0|next_wr_burst_addr[7]  ; mem_test:mem_test_m0|wr_burst_addr[7]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; mem_test:mem_test_m0|next_wr_burst_addr[8]  ; mem_test:mem_test_m0|wr_burst_addr[8]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.204 ; mem_test:mem_test_m0|rd_cnt[9]              ; mem_test:mem_test_m0|rd_cnt[9]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; sdram_core:sdram_core_m0|state.S_INIT_TRP   ; sdram_core:sdram_core_m0|state.S_INIT_AR1  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.210 ; mem_test:mem_test_m0|wr_burst_addr[7]       ; mem_test:mem_test_m0|next_wr_burst_addr[7] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; sdram_core:sdram_core_m0|state.S_INIT_AR1   ; sdram_core:sdram_core_m0|state.S_INIT_TRF1 ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; sdram_core:sdram_core_m0|state.S_WD         ; sdram_core:sdram_core_m0|we_n_r            ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.219 ; sdram_core:sdram_core_m0|sdram_ref_req      ; sdram_core:sdram_core_m0|state.S_ACTIVE    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.221 ; sdram_core:sdram_core_m0|cnt_clk_r[8]       ; sdram_core:sdram_core_m0|cnt_clk_r[8]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.241 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[22]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.361      ;
; 0.242 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[20]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.362      ;
; 0.242 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[23]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.362      ;
; 0.244 ; mem_test:mem_test_m0|state.MEM_READ         ; mem_test:mem_test_m0|wr_burst_addr[19]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.364      ;
; 0.252 ; sdram_core:sdram_core_m0|state.S_WRITE      ; sdram_core:sdram_core_m0|sdram_addr_r[11]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.259 ; mem_test:mem_test_m0|wr_burst_data[9]       ; sdram_core:sdram_core_m0|sdr_dq_out[9]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; mem_test:mem_test_m0|wr_burst_data[4]       ; sdram_core:sdram_core_m0|sdr_dq_out[4]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; mem_test:mem_test_m0|wr_burst_data[7]       ; sdram_core:sdram_core_m0|sdr_dq_out[7]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.265 ; mem_test:mem_test_m0|wr_burst_data[1]       ; sdram_core:sdram_core_m0|sdr_dq_out[1]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; mem_test:mem_test_m0|wr_burst_data[14]      ; sdram_core:sdram_core_m0|sdr_dq_out[14]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; mem_test:mem_test_m0|wr_burst_data[5]       ; sdram_core:sdram_core_m0|sdr_dq_out[5]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; mem_test:mem_test_m0|wr_burst_data[6]       ; sdram_core:sdram_core_m0|sdr_dq_out[6]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; mem_test:mem_test_m0|wr_burst_data[10]      ; sdram_core:sdram_core_m0|sdr_dq_out[10]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; sdram_core:sdram_core_m0|state.S_INIT_PRE   ; sdram_core:sdram_core_m0|ras_n_r           ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sdram_core:sdram_core_m0|state.S_AR         ; sdram_core:sdram_core_m0|sdram_ref_req     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_core:sdram_core_m0|state.S_WRITE     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sdram_core:sdram_core_m0|state.S_TRCD       ; sdram_core:sdram_core_m0|state.S_READ      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; mem_test:mem_test_m0|wr_burst_data[12]      ; sdram_core:sdram_core_m0|sdr_dq_out[12]    ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.274 ; mem_test:mem_test_m0|next_wr_burst_addr[18] ; mem_test:mem_test_m0|wr_burst_addr[18]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.280 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[9]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[12]  ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.292 ; mem_test:mem_test_m0|heartbeat_cnt[1]       ; mem_test:mem_test_m0|heartbeat_cnt[1]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; mem_test:mem_test_m0|heartbeat_cnt[3]       ; mem_test:mem_test_m0|heartbeat_cnt[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; mem_test:mem_test_m0|heartbeat_cnt[5]       ; mem_test:mem_test_m0|heartbeat_cnt[5]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; mem_test:mem_test_m0|heartbeat_cnt[6]       ; mem_test:mem_test_m0|heartbeat_cnt[6]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; mem_test:mem_test_m0|heartbeat_cnt[7]       ; mem_test:mem_test_m0|heartbeat_cnt[7]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; mem_test:mem_test_m0|heartbeat_cnt[2]       ; mem_test:mem_test_m0|heartbeat_cnt[2]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; mem_test:mem_test_m0|heartbeat_cnt[4]       ; mem_test:mem_test_m0|heartbeat_cnt[4]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.298 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[2]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sdram_core:sdram_core_m0|cnt_200us[2]       ; sdram_core:sdram_core_m0|cnt_200us[2]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[0]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[4]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sdram_core:sdram_core_m0|state.S_READ       ; sdram_core:sdram_core_m0|sdram_addr_r[5]   ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; sdram_core:sdram_core_m0|cnt_7p5us[1]       ; sdram_core:sdram_core_m0|cnt_7p5us[1]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; sdram_core:sdram_core_m0|cnt_200us[3]       ; sdram_core:sdram_core_m0|cnt_200us[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; sdram_core:sdram_core_m0|state.S_CL         ; sdram_core:sdram_core_m0|state.S_RD        ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; mem_test:mem_test_m0|heartbeat_cnt[15]      ; mem_test:mem_test_m0|heartbeat_cnt[15]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; sdram_core:sdram_core_m0|cnt_200us[12]      ; sdram_core:sdram_core_m0|cnt_200us[12]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; mem_test:mem_test_m0|heartbeat_cnt[13]      ; mem_test:mem_test_m0|heartbeat_cnt[13]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sdram_core:sdram_core_m0|cnt_clk_r[5]       ; sdram_core:sdram_core_m0|cnt_clk_r[5]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; sdram_core:sdram_core_m0|cnt_7p5us[3]       ; sdram_core:sdram_core_m0|cnt_7p5us[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; sdram_core:sdram_core_m0|cnt_200us[13]      ; sdram_core:sdram_core_m0|cnt_200us[13]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; mem_test:mem_test_m0|wr_cnt[9]              ; mem_test:mem_test_m0|wr_cnt[9]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; mem_test:mem_test_m0|wr_cnt[3]              ; mem_test:mem_test_m0|wr_cnt[3]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; mem_test:mem_test_m0|wr_cnt[1]              ; mem_test:mem_test_m0|wr_cnt[1]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; mem_test:mem_test_m0|rd_cnt[3]              ; mem_test:mem_test_m0|rd_cnt[3]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; mem_test:mem_test_m0|heartbeat_cnt[0]       ; mem_test:mem_test_m0|heartbeat_cnt[0]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; mem_test:mem_test_m0|heartbeat_cnt[11]      ; mem_test:mem_test_m0|heartbeat_cnt[11]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; mem_test:mem_test_m0|heartbeat_cnt[31]      ; mem_test:mem_test_m0|heartbeat_cnt[31]     ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_core:sdram_core_m0|cnt_clk_r[3]       ; sdram_core:sdram_core_m0|cnt_clk_r[3]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_core:sdram_core_m0|cnt_7p5us[2]       ; sdram_core:sdram_core_m0|cnt_7p5us[2]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_core:sdram_core_m0|cnt_7p5us[7]       ; sdram_core:sdram_core_m0|cnt_7p5us[7]      ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; mem_test:mem_test_m0|wr_cnt[5]              ; mem_test:mem_test_m0|wr_cnt[5]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; mem_test:mem_test_m0|wr_cnt[4]              ; mem_test:mem_test_m0|wr_cnt[4]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; mem_test:mem_test_m0|rd_cnt[8]              ; mem_test:mem_test_m0|rd_cnt[8]             ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
+-------+---------------------------------------------+--------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 2.457 ; 0.186 ; N/A      ; N/A     ; 4.719               ;
;  clk                                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 2.457 ; 0.186 ; N/A      ; N/A     ; 4.719               ;
; Design-wide TNS                                           ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; sdram_dq[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 7565     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 7565     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 312   ; 312  ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 53    ; 53   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; clk                                                      ; clk                                                      ; Base      ; Constrained ;
; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Mar 22 15:24:32 2018
Info: Command: quartus_sta sdram_test -c sdram_test
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'sdram_test.sdc'
Warning (332174): Ignored filter at sdram_test.sdc(13): altera_reserved_tck could not be matched with a port File: D:/intel_project/AX4010/demo/13_sdram_test/sdram_test.sdc Line: 13
Warning (332049): Ignored create_clock at sdram_test.sdc(13): Argument <targets> is an empty collection File: D:/intel_project/AX4010/demo/13_sdram_test/sdram_test.sdc Line: 13
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}] File: D:/intel_project/AX4010/demo/13_sdram_test/sdram_test.sdc Line: 13
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sdram_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
Warning (332174): Ignored filter at sdram_test.sdc(51): altera_reserved_tck could not be matched with a clock File: D:/intel_project/AX4010/demo/13_sdram_test/sdram_test.sdc Line: 51
Warning (332049): Ignored set_clock_groups at sdram_test.sdc(51): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: D:/intel_project/AX4010/demo/13_sdram_test/sdram_test.sdc Line: 51
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]  File: D:/intel_project/AX4010/demo/13_sdram_test/sdram_test.sdc Line: 51
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) to sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.457               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.720               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) to sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.995
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.995               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.719               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) to sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.750               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.796               0.000 sdram_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 645 megabytes
    Info: Processing ended: Thu Mar 22 15:24:36 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


