
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DESKTOP-4E0F6V3
Date:        Sat Nov 12 14:22:55 2022
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro adders_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "adders_syn.tcl"
New HDL Analyst: enabled
log file: "D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adders.srr"
Running: synthesis in foreground

Running adders_syn|synthesis

Running: compile (Compile) on adders_syn|synthesis
# Sat Nov 12 14:23:05 2022

Running: compile_flow (Compile Process) on adders_syn|synthesis
# Sat Nov 12 14:23:05 2022

Running: compiler (Compile Input) on adders_syn|synthesis
# Sat Nov 12 14:23:05 2022

compiler completed
# Sat Nov 12 14:23:06 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on adders_syn|synthesis
# Sat Nov 12 14:23:06 2022
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on adders_syn|synthesis

Running: premap (Pre-mapping) on adders_syn|synthesis
# Sat Nov 12 14:23:06 2022

premap completed
# Sat Nov 12 14:23:07 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on adders_syn|synthesis

Running: map (Map) on adders_syn|synthesis
# Sat Nov 12 14:23:07 2022

Running: fpga_mapper (Map & Optimize) on adders_syn|synthesis
# Sat Nov 12 14:23:07 2022
Copied D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\synwork\adders_m.srm to D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adders.srm

fpga_mapper completed
# Sat Nov 12 14:23:08 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on adders_syn|synthesis
Complete: Logic Synthesis on adders_syn|synthesis
Note: Opening local project RTL file 'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adders.srs'
exit status=0
License checkin: synplifypro_actel
