Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 28 21:24:51 2025
| Host         : Laptoptycles running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     185         
DPIR-1     Warning           Asynchronous driver check       40          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   5           
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (429)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (466)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (429)
--------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: ff0/BUFFER_WRITE_TRIGGER_OUT_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff15/temp_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ff2a/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff5/tick_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff6/tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (466)
--------------------------------------------------
 There are 466 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.826        0.000                      0                  504        0.117        0.000                      0                  504        4.500        0.000                       0                   337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.826        0.000                      0                  504        0.117        0.000                      0                  504        4.500        0.000                       0                   337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 ff18/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff18/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 3.038ns (50.234%)  route 3.010ns (49.766%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.723     5.326    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  ff18/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff18/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.867     6.710    ff18/debounce_counter_reg[1]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.366 r  ff18/DEBOUNCED_OUT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.366    ff18/DEBOUNCED_OUT0_carry_i_10_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.480 r  ff18/DEBOUNCED_OUT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.480    ff18/DEBOUNCED_OUT0_carry_i_9_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.594 r  ff18/DEBOUNCED_OUT0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.594    ff18/DEBOUNCED_OUT0_carry__0_i_3_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  ff18/DEBOUNCED_OUT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.708    ff18/DEBOUNCED_OUT0_carry__0_i_9_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  ff18/DEBOUNCED_OUT0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.822    ff18/DEBOUNCED_OUT0_carry__1_i_4_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  ff18/DEBOUNCED_OUT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.936    ff18/DEBOUNCED_OUT0_carry__1_i_9_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.270 f  ff18/DEBOUNCED_OUT0_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.042     9.313    ff18/p_0_in[26]
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.303     9.616 r  ff18/DEBOUNCED_OUT0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.616    ff18/DEBOUNCED_OUT0_carry__2_i_7_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.149 r  ff18/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.101    11.249    ff18/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X9Y95          LUT3 (Prop_lut3_I1_O)        0.124    11.373 r  ff18/DEBOUNCED_OUT_i_1/O
                         net (fo=1, routed)           0.000    11.373    ff18/DEBOUNCED_OUT_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.524    14.947    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y95          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.029    15.199    ff18/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 ff21/debounce_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 2.859ns (47.007%)  route 3.223ns (52.993%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.721     5.324    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ff21/debounce_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ff21/debounce_counter_reg[3]/Q
                         net (fo=2, routed)           0.953     6.733    ff21/debounce_counter_reg[3]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.255 r  ff21/DEBOUNCED_OUT0_carry_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     7.255    ff21/DEBOUNCED_OUT0_carry_i_10__2_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  ff21/DEBOUNCED_OUT0_carry_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    ff21/DEBOUNCED_OUT0_carry_i_9__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  ff21/DEBOUNCED_OUT0_carry__0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.483    ff21/DEBOUNCED_OUT0_carry__0_i_3__2_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  ff21/DEBOUNCED_OUT0_carry__0_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.597    ff21/DEBOUNCED_OUT0_carry__0_i_9__2_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  ff21/DEBOUNCED_OUT0_carry__1_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     7.711    ff21/DEBOUNCED_OUT0_carry__1_i_4__2_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  ff21/DEBOUNCED_OUT0_carry__1_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.825    ff21/DEBOUNCED_OUT0_carry__1_i_9__2_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.159 f  ff21/DEBOUNCED_OUT0_carry__2_i_10__2/O[1]
                         net (fo=2, routed)           0.972     9.131    ff21/p_0_in[26]
    SLICE_X1Y92          LUT2 (Prop_lut2_I0_O)        0.303     9.434 r  ff21/DEBOUNCED_OUT0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.434    ff21/DEBOUNCED_OUT0_carry__2_i_7__2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.984 r  ff21/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.298    11.282    ff21/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I1_O)        0.124    11.406 r  ff21/DEBOUNCED_OUT_i_1__2/O
                         net (fo=1, routed)           0.000    11.406    ff21/DEBOUNCED_OUT_i_1__2_n_0
    SLICE_X4Y95          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.603    15.026    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.029    15.278    ff21/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 ff20/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 2.907ns (49.340%)  route 2.985ns (50.660%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.717     5.320    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  ff20/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff20/debounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.319    ff20/debounce_counter_reg[0]
    SLICE_X2Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.914 r  ff20/DEBOUNCED_OUT0_carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     6.914    ff20/DEBOUNCED_OUT0_carry_i_10__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  ff20/DEBOUNCED_OUT0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.031    ff20/DEBOUNCED_OUT0_carry_i_9__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.148 r  ff20/DEBOUNCED_OUT0_carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.148    ff20/DEBOUNCED_OUT0_carry__0_i_3__1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  ff20/DEBOUNCED_OUT0_carry__0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.265    ff20/DEBOUNCED_OUT0_carry__0_i_9__1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.382 r  ff20/DEBOUNCED_OUT0_carry__1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     7.382    ff20/DEBOUNCED_OUT0_carry__1_i_4__1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  ff20/DEBOUNCED_OUT0_carry__1_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.499    ff20/DEBOUNCED_OUT0_carry__1_i_9__1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.616 r  ff20/DEBOUNCED_OUT0_carry__2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.616    ff20/DEBOUNCED_OUT0_carry__2_i_10__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.939 f  ff20/DEBOUNCED_OUT0_carry__2_i_9__1/O[1]
                         net (fo=2, routed)           1.308     9.248    ff20/p_0_in[30]
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.306     9.554 r  ff20/DEBOUNCED_OUT0_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000     9.554    ff20/DEBOUNCED_OUT0_carry__2_i_5__1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.955 r  ff20/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.133    11.088    ff20/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124    11.212 r  ff20/DEBOUNCED_OUT_i_1__1/O
                         net (fo=1, routed)           0.000    11.212    ff20/DEBOUNCED_OUT_i_1__1_n_0
    SLICE_X7Y90          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.601    15.024    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.031    15.278    ff20/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 ff22/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff22/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 2.652ns (47.004%)  route 2.990ns (52.996%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724     5.327    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  ff22/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  ff22/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.424     6.207    ff22/debounce_counter_reg[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.844 r  ff22/DEBOUNCED_OUT0_carry_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     6.844    ff22/DEBOUNCED_OUT0_carry_i_10__3_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.961 r  ff22/DEBOUNCED_OUT0_carry_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     6.961    ff22/DEBOUNCED_OUT0_carry_i_9__3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.200 f  ff22/DEBOUNCED_OUT0_carry__0_i_3__3/O[2]
                         net (fo=2, routed)           1.289     8.488    ff22/p_0_in[11]
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.301     8.789 r  ff22/DEBOUNCED_OUT0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     8.789    ff22/DEBOUNCED_OUT0_carry__0_i_7__3_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.339 r  ff22/DEBOUNCED_OUT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.339    ff22/DEBOUNCED_OUT0_carry__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  ff22/DEBOUNCED_OUT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.453    ff22/DEBOUNCED_OUT0_carry__1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  ff22/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.277    10.845    ff22/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I1_O)        0.124    10.969 r  ff22/DEBOUNCED_OUT_i_1__3/O
                         net (fo=1, routed)           0.000    10.969    ff22/DEBOUNCED_OUT_i_1__3_n_0
    SLICE_X4Y95          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.603    15.026    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.031    15.280    ff22/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 ff19/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff19/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 2.981ns (53.547%)  route 2.586ns (46.453%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.717     5.320    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ff19/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff19/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.667     6.443    ff19/debounce_counter_reg[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.080 r  ff19/DEBOUNCED_OUT0_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    ff19/DEBOUNCED_OUT0_carry_i_10__0_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  ff19/DEBOUNCED_OUT0_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    ff19/DEBOUNCED_OUT0_carry_i_9__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  ff19/DEBOUNCED_OUT0_carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    ff19/DEBOUNCED_OUT0_carry__0_i_3__0_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  ff19/DEBOUNCED_OUT0_carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.431    ff19/DEBOUNCED_OUT0_carry__0_i_9__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  ff19/DEBOUNCED_OUT0_carry__1_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    ff19/DEBOUNCED_OUT0_carry__1_i_4__0_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  ff19/DEBOUNCED_OUT0_carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    ff19/DEBOUNCED_OUT0_carry__1_i_9__0_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.988 f  ff19/DEBOUNCED_OUT0_carry__2_i_10__0/O[1]
                         net (fo=2, routed)           0.812     8.800    ff19/p_0_in[26]
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.306     9.106 r  ff19/DEBOUNCED_OUT0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     9.106    ff19/DEBOUNCED_OUT0_carry__2_i_7__0_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.656 r  ff19/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.107    10.763    ff19/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124    10.887 r  ff19/DEBOUNCED_OUT_i_1__0/O
                         net (fo=1, routed)           0.000    10.887    ff19/DEBOUNCED_OUT_i_1__0_n_0
    SLICE_X7Y90          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.601    15.024    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.029    15.293    ff19/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.349ns (36.915%)  route 2.305ns (63.085%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.629     5.232    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.824    ff1/count_reg[15]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.948 r  ff1/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.948    ff1/count0_carry__0_i_3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.498 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.498    ff1/count0_carry__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.655 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.231     8.886    ff1/clear
    SLICE_X8Y74          FDRE                                         r  ff1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.507    14.930    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  ff1/count_reg[0]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y74          FDRE (Setup_fdre_C_R)       -0.729    14.424    ff1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.349ns (36.915%)  route 2.305ns (63.085%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.629     5.232    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.824    ff1/count_reg[15]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.948 r  ff1/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.948    ff1/count0_carry__0_i_3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.498 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.498    ff1/count0_carry__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.655 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.231     8.886    ff1/clear
    SLICE_X8Y74          FDRE                                         r  ff1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.507    14.930    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  ff1/count_reg[1]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y74          FDRE (Setup_fdre_C_R)       -0.729    14.424    ff1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.349ns (36.915%)  route 2.305ns (63.085%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.629     5.232    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.824    ff1/count_reg[15]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.948 r  ff1/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.948    ff1/count0_carry__0_i_3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.498 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.498    ff1/count0_carry__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.655 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.231     8.886    ff1/clear
    SLICE_X8Y74          FDRE                                         r  ff1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.507    14.930    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  ff1/count_reg[2]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y74          FDRE (Setup_fdre_C_R)       -0.729    14.424    ff1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.349ns (36.915%)  route 2.305ns (63.085%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.629     5.232    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.824    ff1/count_reg[15]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.948 r  ff1/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.948    ff1/count0_carry__0_i_3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.498 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.498    ff1/count0_carry__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.655 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.231     8.886    ff1/clear
    SLICE_X8Y74          FDRE                                         r  ff1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.507    14.930    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  ff1/count_reg[3]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y74          FDRE (Setup_fdre_C_R)       -0.729    14.424    ff1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.349ns (36.793%)  route 2.317ns (63.207%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.629     5.232    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.824    ff1/count_reg[15]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.948 r  ff1/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.948    ff1/count0_carry__0_i_3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.498 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.498    ff1/count0_carry__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.655 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.244     8.898    ff1/clear
    SLICE_X8Y75          FDRE                                         r  ff1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.507    14.930    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  ff1/count_reg[4]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y75          FDRE (Setup_fdre_C_R)       -0.729    14.442    ff1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ff15/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ff15/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff15/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.799    ff15/count_reg[18]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  ff15/count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.960    ff15/count_reg[16]_i_1__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  ff15/count_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.014    ff15/count_reg[20]_i_1__1_n_7
    SLICE_X0Y100         FDRE                                         r  ff15/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ff15/count_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ff15/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.512ns  (logic 0.249ns (48.666%)  route 0.263ns (51.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 7.043 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.599     6.518    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  ff16/bcds_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.151     6.669 r  ff16/bcds_reg[16]/Q
                         net (fo=5, routed)           0.263     6.932    ff16/bcds_reg_n_0_[16]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.098     7.030 r  ff16/bcds[20]_i_1/O
                         net (fo=1, routed)           0.000     7.030    ff16/bcds[20]_i_1_n_0
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.245     6.797    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.114     6.911    ff16/bcds_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.911    
                         arrival time                           7.030    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ff15/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ff15/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff15/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.799    ff15/count_reg[18]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  ff15/count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.960    ff15/count_reg[16]_i_1__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  ff15/count_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.025    ff15/count_reg[20]_i_1__1_n_5
    SLICE_X0Y100         FDRE                                         r  ff15/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ff15/count_reg[22]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ff15/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.512ns  (logic 0.249ns (48.666%)  route 0.263ns (51.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 7.043 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.599     6.518    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  ff16/bcds_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.151     6.669 r  ff16/bcds_reg[16]/Q
                         net (fo=5, routed)           0.263     6.932    ff16/bcds_reg_n_0_[16]
    SLICE_X1Y98          LUT5 (Prop_lut5_I2_O)        0.098     7.030 r  ff16/bcds[19]_i_1/O
                         net (fo=1, routed)           0.000     7.030    ff16/bcds[19]_i_1_n_0
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.245     6.797    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.099     6.896    ff16/bcds_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.896    
                         arrival time                           7.030    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_out_reg_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.133ns (31.365%)  route 0.291ns (68.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 6.524 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     6.524    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.133     6.657 r  ff16/bcds_reg[18]/Q
                         net (fo=5, routed)           0.291     6.948    ff16/bcds_reg_n_0_[18]
    SLICE_X3Y100         FDCE                                         r  ff16/bcds_out_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     7.037    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  ff16/bcds_out_reg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.245     6.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.023     6.814    ff16/bcds_out_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -6.814    
                         arrival time                           6.948    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ff15/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ff15/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff15/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.799    ff15/count_reg[18]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  ff15/count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.960    ff15/count_reg[16]_i_1__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.050 r  ff15/count_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.050    ff15/count_reg[20]_i_1__1_n_6
    SLICE_X0Y100         FDRE                                         r  ff15/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ff15/count_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ff15/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ff15/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ff15/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff15/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.799    ff15/count_reg[18]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  ff15/count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.960    ff15/count_reg[16]_i_1__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.050 r  ff15/count_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.050    ff15/count_reg[20]_i_1__1_n_4
    SLICE_X0Y100         FDRE                                         r  ff15/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  ff15/count_reg[23]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ff15/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ff15/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  ff15/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff15/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.799    ff15/count_reg[18]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  ff15/count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.960    ff15/count_reg[16]_i_1__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  ff15/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.999    ff15/count_reg[20]_i_1__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.053 r  ff15/count_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.053    ff15/count_reg[24]_i_1__1_n_7
    SLICE_X0Y101         FDRE                                         r  ff15/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  ff15/count_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    ff15/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ff16/FSM_onehot_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.535ns  (logic 0.191ns (35.726%)  route 0.344ns (64.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 7.040 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     6.517    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  ff16/FSM_onehot_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.146     6.663 r  ff16/FSM_onehot_state_reg[1]/Q
                         net (fo=59, routed)          0.344     7.007    ff16/FSM_onehot_state_reg_n_0_[1]
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.045     7.052 r  ff16/binary[2]_i_1/O
                         net (fo=1, routed)           0.000     7.052    ff16/binary[2]_i_1_n_0
    SLICE_X5Y99          FDCE                                         r  ff16/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     7.040    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.245     6.794    
    SLICE_X5Y99          FDCE (Hold_fdce_C_D)         0.099     6.893    ff16/binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.893    
                         arrival time                           7.052    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ff16/binary_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.303ns  (logic 0.191ns (63.129%)  route 0.112ns (36.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 7.043 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     6.523    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.146     6.669 r  ff16/binary_reg[2]/Q
                         net (fo=1, routed)           0.112     6.781    ff16/in3[3]
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.045     6.826 r  ff16/binary[3]_i_1/O
                         net (fo=1, routed)           0.000     6.826    ff16/binary[3]_i_1_n_0
    SLICE_X3Y99          FDCE                                         r  ff16/binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  ff16/binary_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.563    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.098     6.661    ff16/binary_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.661    
                         arrival time                           6.826    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y74     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y76     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y76     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y77     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y77     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y77     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y77     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y78     ff1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y78     ff1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y74     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y74     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y74     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y74     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           477 Endpoints
Min Delay           477 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.700ns  (logic 15.355ns (70.760%)  route 6.345ns (29.240%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.591     1.010    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.016     5.026 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.843    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.663 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.101    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[1])
                                                      1.820     9.921 r  ff5/plusOp__1/P[1]
                         net (fo=1, routed)           0.864    10.785    ff5/plusOp__1_n_104
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[1]_P[18])
                                                      1.820    12.605 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.043    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.863 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.728    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.548 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    17.986    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[22])
                                                      1.820    19.806 r  ff5/plusOp__5/P[22]
                         net (fo=3, routed)           1.894    21.700    ff6/NUMBER_2_OUT_reg[27]_0[22]
    SLICE_X11Y103        FDCE                                         r  ff6/NUMBER_2_OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.660ns  (logic 15.355ns (70.891%)  route 6.305ns (29.109%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.591     1.010    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.016     5.026 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.843    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.663 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.101    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[1])
                                                      1.820     9.921 r  ff5/plusOp__1/P[1]
                         net (fo=1, routed)           0.864    10.785    ff5/plusOp__1_n_104
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[1]_P[18])
                                                      1.820    12.605 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.043    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.863 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.728    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.548 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    17.986    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[27])
                                                      1.820    19.806 r  ff5/plusOp__5/P[27]
                         net (fo=3, routed)           1.854    21.660    ff6/NUMBER_2_OUT_reg[27]_0[27]
    SLICE_X13Y103        FDCE                                         r  ff6/NUMBER_1_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.537ns  (logic 15.355ns (71.296%)  route 6.182ns (28.704%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.591     1.010    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.016     5.026 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.843    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.663 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.101    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[1])
                                                      1.820     9.921 r  ff5/plusOp__1/P[1]
                         net (fo=1, routed)           0.864    10.785    ff5/plusOp__1_n_104
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[1]_P[18])
                                                      1.820    12.605 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.043    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.863 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.728    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.548 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    17.986    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[22])
                                                      1.820    19.806 r  ff5/plusOp__5/P[22]
                         net (fo=3, routed)           1.731    21.537    ff6/NUMBER_2_OUT_reg[27]_0[22]
    SLICE_X9Y102         FDCE                                         r  ff6/NUMBER_3_OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.536ns  (logic 15.355ns (71.299%)  route 6.181ns (28.701%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.591     1.010    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.016     5.026 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.843    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.663 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.101    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[1])
                                                      1.820     9.921 r  ff5/plusOp__1/P[1]
                         net (fo=1, routed)           0.864    10.785    ff5/plusOp__1_n_104
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[1]_P[18])
                                                      1.820    12.605 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.043    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.863 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.728    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.548 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    17.986    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[12])
                                                      1.820    19.806 r  ff5/plusOp__5/P[12]
                         net (fo=3, routed)           1.730    21.536    ff6/NUMBER_2_OUT_reg[27]_0[12]
    SLICE_X14Y100        FDCE                                         r  ff6/NUMBER_2_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.523ns  (logic 15.355ns (71.343%)  route 6.168ns (28.657%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.591     1.010    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.016     5.026 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.843    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.663 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.101    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[1])
                                                      1.820     9.921 r  ff5/plusOp__1/P[1]
                         net (fo=1, routed)           0.864    10.785    ff5/plusOp__1_n_104
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[1]_P[18])
                                                      1.820    12.605 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.043    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.863 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.728    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.548 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    17.986    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[21])
                                                      1.820    19.806 r  ff5/plusOp__5/P[21]
                         net (fo=3, routed)           1.717    21.523    ff6/NUMBER_2_OUT_reg[27]_0[21]
    SLICE_X12Y103        FDCE                                         r  ff6/NUMBER_3_OUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.516ns  (logic 15.355ns (71.366%)  route 6.161ns (28.634%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.591     1.010    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.016     5.026 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.843    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.663 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.101    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[1])
                                                      1.820     9.921 r  ff5/plusOp__1/P[1]
                         net (fo=1, routed)           0.864    10.785    ff5/plusOp__1_n_104
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[1]_P[18])
                                                      1.820    12.605 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.043    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.863 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.728    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.548 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    17.986    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[1])
                                                      1.820    19.806 r  ff5/plusOp__5/P[1]
                         net (fo=3, routed)           1.710    21.516    ff6/NUMBER_2_OUT_reg[27]_0[1]
    SLICE_X8Y95          FDCE                                         r  ff6/NUMBER_2_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.510ns  (logic 15.355ns (71.387%)  route 6.155ns (28.613%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.591     1.010    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.016     5.026 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.843    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.663 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.101    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[1])
                                                      1.820     9.921 r  ff5/plusOp__1/P[1]
                         net (fo=1, routed)           0.864    10.785    ff5/plusOp__1_n_104
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[1]_P[18])
                                                      1.820    12.605 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.043    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.863 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.728    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.548 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    17.986    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[10])
                                                      1.820    19.806 r  ff5/plusOp__5/P[10]
                         net (fo=3, routed)           1.704    21.510    ff6/NUMBER_2_OUT_reg[27]_0[10]
    SLICE_X8Y101         FDCE                                         r  ff6/NUMBER_3_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.460ns  (logic 15.355ns (71.551%)  route 6.105ns (28.449%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.591     1.010    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.016     5.026 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.843    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.663 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.101    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[1])
                                                      1.820     9.921 r  ff5/plusOp__1/P[1]
                         net (fo=1, routed)           0.864    10.785    ff5/plusOp__1_n_104
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[1]_P[18])
                                                      1.820    12.605 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.043    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.863 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.728    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.548 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    17.986    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[17])
                                                      1.820    19.806 r  ff5/plusOp__5/P[17]
                         net (fo=3, routed)           1.655    21.460    ff6/NUMBER_2_OUT_reg[27]_0[17]
    SLICE_X12Y102        FDCE                                         r  ff6/NUMBER_1_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.421ns  (logic 15.355ns (71.682%)  route 6.066ns (28.318%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.591     1.010    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.016     5.026 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.843    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.663 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.101    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[1])
                                                      1.820     9.921 r  ff5/plusOp__1/P[1]
                         net (fo=1, routed)           0.864    10.785    ff5/plusOp__1_n_104
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[1]_P[18])
                                                      1.820    12.605 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.043    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.863 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.728    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.548 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    17.986    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[27])
                                                      1.820    19.806 r  ff5/plusOp__5/P[27]
                         net (fo=3, routed)           1.615    21.421    ff6/NUMBER_2_OUT_reg[27]_0[27]
    SLICE_X13Y102        FDCE                                         r  ff6/NUMBER_2_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.393ns  (logic 15.355ns (71.776%)  route 6.038ns (28.224%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.591     1.010    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.016     5.026 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.843    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.663 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.101    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[1])
                                                      1.820     9.921 r  ff5/plusOp__1/P[1]
                         net (fo=1, routed)           0.864    10.785    ff5/plusOp__1_n_104
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[1]_P[18])
                                                      1.820    12.605 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.043    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.863 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.728    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.548 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    17.986    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[23])
                                                      1.820    19.806 r  ff5/plusOp__5/P[23]
                         net (fo=3, routed)           1.587    21.393    ff6/NUMBER_2_OUT_reg[27]_0[23]
    SLICE_X12Y103        FDCE                                         r  ff6/NUMBER_3_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE                         0.000     0.000 r  ff0/next_state_reg[1]/C
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff0/next_state_reg[1]/Q
                         net (fo=2, routed)           0.065     0.211    ff0/next_state_reg_n_0_[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  ff0/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.256    ff0/current_state[1]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  ff0/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff4/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff4/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE                         0.000     0.000 r  ff4/ff4/tick_reg__0/C
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff4/tick_reg__0/Q
                         net (fo=1, routed)           0.087     0.228    ff4/ff4/tick_reg__0_n_0
    SLICE_X10Y78         LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  ff4/ff4/tick_i_1__3/O
                         net (fo=1, routed)           0.000     0.273    ff4/ff4/tick_i_1__3_n_0
    SLICE_X10Y78         FDRE                                         r  ff4/ff4/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff14/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/current_rand_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.939%)  route 0.124ns (43.061%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  ff14/current_rand_reg[4]/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff14/current_rand_reg[4]/Q
                         net (fo=3, routed)           0.124     0.288    ff14/Q[4]
    SLICE_X1Y99          FDRE                                         r  ff14/current_rand_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff14/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/current_rand_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.947%)  route 0.147ns (51.053%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE                         0.000     0.000 r  ff14/current_rand_reg[7]/C
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff14/current_rand_reg[7]/Q
                         net (fo=2, routed)           0.147     0.288    ff14/Q[7]
    SLICE_X2Y99          FDRE                                         r  ff14/current_rand_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff2/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff2/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE                         0.000     0.000 r  ff4/ff2/tick_reg__0/C
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff2/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff2/tick_reg__0_n_0
    SLICE_X13Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff2/tick_i_1__1/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff2/tick_i_1__1_n_0
    SLICE_X13Y72         FDRE                                         r  ff4/ff2/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff6/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff6/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE                         0.000     0.000 r  ff4/ff6/tick_reg__0/C
    SLICE_X14Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff6/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff6/tick_reg__0_n_0
    SLICE_X15Y85         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff6/tick_i_1__5/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff6/tick_i_1__5_n_0
    SLICE_X15Y85         FDRE                                         r  ff4/ff6/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.191ns (65.589%)  route 0.100ns (34.411%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE                         0.000     0.000 r  ff0/next_state_reg[2]/C
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff0/next_state_reg[2]/Q
                         net (fo=2, routed)           0.100     0.246    ff0/next_state_reg_n_0_[2]
    SLICE_X8Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.291 r  ff0/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.291    ff0/current_state[2]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  ff0/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff14/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE                         0.000     0.000 r  ff14/current_rand_reg[0]/C
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ff14/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.070     0.198    ff14/Q[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.099     0.297 r  ff14/p_0_out/O
                         net (fo=1, routed)           0.000     0.297    ff14/p_0_out__0[7]
    SLICE_X1Y99          FDRE                                         r  ff14/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff6/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff6/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.191ns (63.383%)  route 0.110ns (36.617%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE                         0.000     0.000 r  ff4/ff6/tick_reg/C
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff6/tick_reg/Q
                         net (fo=7, routed)           0.110     0.256    ff4/ff6/CLK
    SLICE_X14Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  ff4/ff6/tick__0_i_1__5/O
                         net (fo=1, routed)           0.000     0.301    ff4/ff6/tick__0_i_1__5_n_0
    SLICE_X14Y85         FDRE                                         r  ff4/ff6/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/write_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/write_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDCE                         0.000     0.000 r  ff6/write_index_reg[0]/C
    SLICE_X15Y103        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ff6/write_index_reg[0]/Q
                         net (fo=4, routed)           0.083     0.211    ff6/write_index[0]
    SLICE_X15Y103        LUT2 (Prop_lut2_I1_O)        0.099     0.310 r  ff6/write_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.310    ff6/write_index[1]_i_1_n_0
    SLICE_X15Y103        FDCE                                         r  ff6/write_index_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.946ns  (logic 1.407ns (23.664%)  route 4.539ns (76.336%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726    10.329    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  ff16/bcds_out_reg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.524    10.853 r  ff16/bcds_out_reg_reg[21]/Q
                         net (fo=1, routed)           0.818    11.671    ff16/BCD_8_DIGIT_OUT[26]
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.124    11.795 r  ff16/g0_b0_i_32/O
                         net (fo=2, routed)           1.254    13.049    ff3/g0_b0_i_10_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    13.173    ff3/g0_b0_i_24_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    13.387 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.784    14.171    ff0/g0_b7_3
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.297    14.468 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.866    15.334    ff3/SEGMENT_LIGHT_OUT_reg[0][0]
    SLICE_X4Y84          LUT5 (Prop_lut5_I1_O)        0.124    15.458 r  ff3/g0_b2/O
                         net (fo=1, routed)           0.817    16.274    ff13/ff1/out[2]
    SLICE_X1Y89          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.864ns  (logic 1.407ns (23.992%)  route 4.457ns (76.008%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726    10.329    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  ff16/bcds_out_reg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.524    10.853 r  ff16/bcds_out_reg_reg[21]/Q
                         net (fo=1, routed)           0.818    11.671    ff16/BCD_8_DIGIT_OUT[26]
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.124    11.795 r  ff16/g0_b0_i_32/O
                         net (fo=2, routed)           1.254    13.049    ff3/g0_b0_i_10_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    13.173    ff3/g0_b0_i_24_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    13.387 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.784    14.171    ff0/g0_b7_3
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.297    14.468 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.751    15.219    ff3/SEGMENT_LIGHT_OUT_reg[0][0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124    15.343 r  ff3/g0_b6/O
                         net (fo=1, routed)           0.850    16.193    ff13/ff1/out[6]
    SLICE_X1Y89          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 1.433ns (24.640%)  route 4.383ns (75.360%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726    10.329    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  ff16/bcds_out_reg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.524    10.853 r  ff16/bcds_out_reg_reg[21]/Q
                         net (fo=1, routed)           0.818    11.671    ff16/BCD_8_DIGIT_OUT[26]
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.124    11.795 r  ff16/g0_b0_i_32/O
                         net (fo=2, routed)           1.254    13.049    ff3/g0_b0_i_10_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    13.173    ff3/g0_b0_i_24_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    13.387 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.784    14.171    ff0/g0_b7_3
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.297    14.468 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.751    15.219    ff3/SEGMENT_LIGHT_OUT_reg[0][0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.150    15.369 r  ff3/g0_b7/O
                         net (fo=1, routed)           0.776    16.145    ff13/ff1/out[7]
    SLICE_X1Y89          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.705ns  (logic 1.407ns (24.663%)  route 4.298ns (75.337%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726    10.329    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  ff16/bcds_out_reg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.524    10.853 r  ff16/bcds_out_reg_reg[21]/Q
                         net (fo=1, routed)           0.818    11.671    ff16/BCD_8_DIGIT_OUT[26]
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.124    11.795 r  ff16/g0_b0_i_32/O
                         net (fo=2, routed)           1.254    13.049    ff3/g0_b0_i_10_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    13.173    ff3/g0_b0_i_24_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    13.387 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.784    14.171    ff0/g0_b7_3
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.297    14.468 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.669    15.137    ff3/SEGMENT_LIGHT_OUT_reg[0][0]
    SLICE_X4Y84          LUT5 (Prop_lut5_I1_O)        0.124    15.261 r  ff3/g0_b4/O
                         net (fo=1, routed)           0.773    16.034    ff13/ff1/out[4]
    SLICE_X1Y84          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.691ns  (logic 1.435ns (25.216%)  route 4.256ns (74.784%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726    10.329    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  ff16/bcds_out_reg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.524    10.853 r  ff16/bcds_out_reg_reg[21]/Q
                         net (fo=1, routed)           0.818    11.671    ff16/BCD_8_DIGIT_OUT[26]
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.124    11.795 r  ff16/g0_b0_i_32/O
                         net (fo=2, routed)           1.254    13.049    ff3/g0_b0_i_10_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    13.173    ff3/g0_b0_i_24_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    13.387 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.784    14.171    ff0/g0_b7_3
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.297    14.468 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.866    15.334    ff3/SEGMENT_LIGHT_OUT_reg[0][0]
    SLICE_X4Y84          LUT5 (Prop_lut5_I1_O)        0.152    15.486 r  ff3/g0_b3/O
                         net (fo=1, routed)           0.534    16.019    ff13/ff1/out[3]
    SLICE_X1Y89          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.639ns  (logic 1.433ns (25.413%)  route 4.206ns (74.587%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726    10.329    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  ff16/bcds_out_reg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.524    10.853 r  ff16/bcds_out_reg_reg[21]/Q
                         net (fo=1, routed)           0.818    11.671    ff16/BCD_8_DIGIT_OUT[26]
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.124    11.795 r  ff16/g0_b0_i_32/O
                         net (fo=2, routed)           1.254    13.049    ff3/g0_b0_i_10_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    13.173    ff3/g0_b0_i_24_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    13.387 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.784    14.171    ff0/g0_b7_3
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.297    14.468 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.874    15.342    ff3/SEGMENT_LIGHT_OUT_reg[0][0]
    SLICE_X4Y84          LUT5 (Prop_lut5_I1_O)        0.150    15.492 r  ff3/g0_b0/O
                         net (fo=1, routed)           0.476    15.968    ff13/ff1/out[0]
    SLICE_X1Y84          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.608ns  (logic 1.407ns (25.087%)  route 4.201ns (74.913%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726    10.329    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  ff16/bcds_out_reg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.524    10.853 r  ff16/bcds_out_reg_reg[21]/Q
                         net (fo=1, routed)           0.818    11.671    ff16/BCD_8_DIGIT_OUT[26]
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.124    11.795 r  ff16/g0_b0_i_32/O
                         net (fo=2, routed)           1.254    13.049    ff3/g0_b0_i_10_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    13.173    ff3/g0_b0_i_24_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    13.387 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.784    14.171    ff0/g0_b7_3
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.297    14.468 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.874    15.342    ff3/SEGMENT_LIGHT_OUT_reg[0][0]
    SLICE_X4Y84          LUT5 (Prop_lut5_I1_O)        0.124    15.466 r  ff3/g0_b1/O
                         net (fo=1, routed)           0.471    15.937    ff13/ff1/out[1]
    SLICE_X1Y84          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.497ns  (logic 1.436ns (26.124%)  route 4.061ns (73.876%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726    10.329    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  ff16/bcds_out_reg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.524    10.853 r  ff16/bcds_out_reg_reg[21]/Q
                         net (fo=1, routed)           0.818    11.671    ff16/BCD_8_DIGIT_OUT[26]
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.124    11.795 r  ff16/g0_b0_i_32/O
                         net (fo=2, routed)           1.254    13.049    ff3/g0_b0_i_10_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124    13.173 r  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    13.173    ff3/g0_b0_i_24_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    13.387 r  ff3/g0_b0_i_10/O
                         net (fo=1, routed)           0.784    14.171    ff0/g0_b7_3
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.297    14.468 r  ff0/g0_b0_i_2/O
                         net (fo=8, routed)           0.669    15.137    ff3/SEGMENT_LIGHT_OUT_reg[0][0]
    SLICE_X4Y84          LUT5 (Prop_lut5_I1_O)        0.153    15.290 r  ff3/g0_b5/O
                         net (fo=1, routed)           0.536    15.826    ff13/ff1/out[5]
    SLICE_X1Y84          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.266ns  (logic 1.304ns (20.810%)  route 4.962ns (79.190%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.722     5.325    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          0.927     6.708    ff0/BTNR_debounced
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124     6.832 r  ff0/last_triggers[5]_i_4/O
                         net (fo=1, routed)           0.796     7.628    ff0/last_triggers[5]_i_4_n_0
    SLICE_X5Y94          LUT2 (Prop_lut2_I1_O)        0.124     7.752 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           1.436     9.188    ff18/current_state[3]_i_3
    SLICE_X9Y95          LUT2 (Prop_lut2_I1_O)        0.150     9.338 r  ff18/current_state[3]_i_5/O
                         net (fo=1, routed)           0.465     9.802    ff0/current_state_reg[0]_1
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.326    10.128 r  ff0/current_state[3]_i_3/O
                         net (fo=1, routed)           0.808    10.936    ff0/current_state[3]_i_3_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    11.060 r  ff0/current_state[3]_i_1/O
                         net (fo=4, routed)           0.531    11.591    ff0/current_state
    SLICE_X8Y92          FDRE                                         r  ff0/current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.266ns  (logic 1.304ns (20.810%)  route 4.962ns (79.190%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.722     5.325    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          0.927     6.708    ff0/BTNR_debounced
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124     6.832 r  ff0/last_triggers[5]_i_4/O
                         net (fo=1, routed)           0.796     7.628    ff0/last_triggers[5]_i_4_n_0
    SLICE_X5Y94          LUT2 (Prop_lut2_I1_O)        0.124     7.752 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           1.436     9.188    ff18/current_state[3]_i_3
    SLICE_X9Y95          LUT2 (Prop_lut2_I1_O)        0.150     9.338 r  ff18/current_state[3]_i_5/O
                         net (fo=1, routed)           0.465     9.802    ff0/current_state_reg[0]_1
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.326    10.128 r  ff0/current_state[3]_i_3/O
                         net (fo=1, routed)           0.808    10.936    ff0/current_state[3]_i_3_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    11.060 r  ff0/current_state[3]_i_1/O
                         net (fo=4, routed)           0.531    11.591    ff0/current_state
    SLICE_X8Y92          FDRE                                         r  ff0/current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff22/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.141ns (35.371%)  route 0.258ns (64.629%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     1.522    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff22/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           0.258     1.921    ff0/BTND_debounced
    SLICE_X4Y94          FDRE                                         r  ff0/last_triggers_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.857%)  route 0.220ns (54.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  ff15/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff15/temp_reg/Q
                         net (fo=10, routed)          0.220     1.884    ff0/CLK
    SLICE_X5Y94          LUT5 (Prop_lut5_I0_O)        0.045     1.929 r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.929    ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.186ns (41.976%)  route 0.257ns (58.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.575     1.494    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y95          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.635 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.257     1.892    ff0/DEBOUNCED_OUT
    SLICE_X9Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  ff0/current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.937    ff0/current_state[3]_i_2_n_0
    SLICE_X9Y93          FDRE                                         r  ff0/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.186ns (38.348%)  route 0.299ns (61.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.575     1.494    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y95          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.635 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.299     1.934    ff0/DEBOUNCED_OUT
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.045     1.979 r  ff0/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    ff0/next_state[1]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  ff0/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.141ns (30.709%)  route 0.318ns (69.291%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     1.522    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.318     1.981    ff0/BTNU_debounced
    SLICE_X4Y94          FDRE                                         r  ff0/last_triggers_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.141ns (29.555%)  route 0.336ns (70.445%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.602     1.521    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          0.336     1.998    ff0/BTNR_debounced
    SLICE_X5Y93          FDRE                                         r  ff0/last_triggers_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.141ns (28.662%)  route 0.351ns (71.338%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.602     1.521    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.351     2.013    ff0/BTNL_debounced
    SLICE_X4Y94          FDRE                                         r  ff0/last_triggers_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/BUFFER_WRITE_TRIGGER_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.857%)  route 0.363ns (66.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.575     1.494    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y95          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.363     1.999    ff0/DEBOUNCED_OUT
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.045     2.044 r  ff0/BUFFER_WRITE_TRIGGER_OUT_i_1/O
                         net (fo=1, routed)           0.000     2.044    ff0/BUFFER_WRITE_TRIGGER_OUT_i_1_n_0
    SLICE_X10Y93         FDRE                                         r  ff0/BUFFER_WRITE_TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.153%)  route 0.375ns (66.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.575     1.494    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y95          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.375     2.010    ff0/DEBOUNCED_OUT
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.055 r  ff0/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.055    ff0/current_state[0]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  ff0/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.186ns (31.896%)  route 0.397ns (68.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.575     1.494    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y95          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.635 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.397     2.032    ff0/DEBOUNCED_OUT
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.045     2.077 r  ff0/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.077    ff0/next_state[2]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  ff0/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.385ns  (logic 3.403ns (19.575%)  route 13.982ns (80.425%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[2]/C
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[2]/Q
                         net (fo=10, routed)          1.415     1.933    ff6/NUMBER_3_OUT[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.124     2.057 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.711     2.767    ff7/binary[0]_i_8_0[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.163 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.163    ff7/sum__0_carry_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.280 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.281    ff7/sum__0_carry__0_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.398    ff7/sum__0_carry__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.515 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.515    ff7/sum__0_carry__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.632 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ff7/sum__0_carry__3_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.749 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.749    ff7/sum__0_carry__4_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.988 r  ff7/sum__0_carry__5/O[2]
                         net (fo=11, routed)          1.578     5.567    ff7/sum[26]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.301     5.868 r  ff7/binary[20]_i_12/O
                         net (fo=4, routed)           1.033     6.901    ff7/binary[20]_i_12_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  ff7/binary[18]_i_12/O
                         net (fo=5, routed)           0.984     8.008    ff7/binary[18]_i_12_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  ff7/binary[16]_i_10/O
                         net (fo=6, routed)           0.853     8.986    ff7/binary[16]_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I1_O)        0.124     9.110 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           1.120    10.230    ff7/binary[11]_i_12_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I3_O)        0.124    10.354 r  ff7/binary[9]_i_12/O
                         net (fo=5, routed)           1.426    11.780    ff7/binary[9]_i_12_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  ff7/binary[5]_i_12/O
                         net (fo=4, routed)           0.987    12.891    ff7/binary[5]_i_12_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.015 r  ff7/binary[2]_i_11/O
                         net (fo=3, routed)           1.261    14.277    ff7/binary[2]_i_11_n_0
    SLICE_X15Y97         LUT5 (Prop_lut5_I2_O)        0.124    14.401 r  ff7/binary[2]_i_9/O
                         net (fo=1, routed)           0.807    15.208    ff7/binary[2]_i_9_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I2_O)        0.124    15.332 r  ff7/binary[2]_i_5/O
                         net (fo=1, routed)           1.240    16.572    ff6/binary_reg[2]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124    16.696 r  ff6/binary[2]_i_3/O
                         net (fo=1, routed)           0.564    17.261    ff16/binary_reg[2]_1
    SLICE_X5Y99          LUT6 (Prop_lut6_I4_O)        0.124    17.385 r  ff16/binary[2]_i_1/O
                         net (fo=1, routed)           0.000    17.385    ff16/binary[2]_i_1_n_0
    SLICE_X5Y99          FDCE                                         r  ff16/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.604    10.027    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.834ns  (logic 3.605ns (21.415%)  route 13.229ns (78.585%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=2 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[2]/C
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[2]/Q
                         net (fo=10, routed)          1.415     1.933    ff6/NUMBER_3_OUT[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.124     2.057 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.711     2.767    ff7/binary[0]_i_8_0[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.163 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.163    ff7/sum__0_carry_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.280 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.281    ff7/sum__0_carry__0_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.398    ff7/sum__0_carry__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.515 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.515    ff7/sum__0_carry__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.632 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ff7/sum__0_carry__3_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.749 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.749    ff7/sum__0_carry__4_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.968 r  ff7/sum__0_carry__5/O[0]
                         net (fo=10, routed)          1.720     5.689    ff7/sum[24]
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.295     5.984 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           0.854     6.838    ff7/binary[22]_i_9_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  ff7/binary[19]_i_9/O
                         net (fo=6, routed)           1.019     7.980    ff7/binary[19]_i_9_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           0.894     8.998    ff7/binary[16]_i_9_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I3_O)        0.124     9.122 r  ff7/binary[12]_i_11/O
                         net (fo=5, routed)           0.824     9.946    ff7/binary[12]_i_11_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  ff7/binary[8]_i_11/O
                         net (fo=4, routed)           1.245    11.315    ff7/binary[8]_i_11_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.124    11.439 r  ff7/binary[5]_i_11/O
                         net (fo=4, routed)           1.199    12.638    ff7/binary[5]_i_11_n_0
    SLICE_X14Y98         LUT6 (Prop_lut6_I5_O)        0.124    12.762 r  ff7/binary[3]_i_10/O
                         net (fo=4, routed)           0.889    13.651    ff7/binary[3]_i_10_n_0
    SLICE_X14Y97         LUT3 (Prop_lut3_I0_O)        0.148    13.799 r  ff7/binary[3]_i_8/O
                         net (fo=1, routed)           0.659    14.458    ff7/binary[3]_i_8_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I0_O)        0.328    14.786 r  ff7/binary[3]_i_5/O
                         net (fo=1, routed)           0.767    15.553    ff6/binary_reg[3]
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.124    15.677 r  ff6/binary[3]_i_3/O
                         net (fo=1, routed)           1.034    16.710    ff16/binary_reg[3]_1
    SLICE_X3Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.834 r  ff16/binary[3]_i_1/O
                         net (fo=1, routed)           0.000    16.834    ff16/binary[3]_i_1_n_0
    SLICE_X3Y99          FDCE                                         r  ff16/binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.606    10.029    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  ff16/binary_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.683ns  (logic 3.403ns (20.398%)  route 13.280ns (79.602%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=1 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[2]/C
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[2]/Q
                         net (fo=10, routed)          1.415     1.933    ff6/NUMBER_3_OUT[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.124     2.057 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.711     2.767    ff7/binary[0]_i_8_0[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.163 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.163    ff7/sum__0_carry_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.280 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.281    ff7/sum__0_carry__0_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.398    ff7/sum__0_carry__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.515 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.515    ff7/sum__0_carry__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.632 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ff7/sum__0_carry__3_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.749 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.749    ff7/sum__0_carry__4_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.988 r  ff7/sum__0_carry__5/O[2]
                         net (fo=11, routed)          1.578     5.567    ff7/sum[26]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.301     5.868 r  ff7/binary[20]_i_12/O
                         net (fo=4, routed)           1.033     6.901    ff7/binary[20]_i_12_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  ff7/binary[18]_i_12/O
                         net (fo=5, routed)           0.984     8.008    ff7/binary[18]_i_12_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  ff7/binary[16]_i_10/O
                         net (fo=6, routed)           0.853     8.986    ff7/binary[16]_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I1_O)        0.124     9.110 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           1.120    10.230    ff7/binary[11]_i_12_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I3_O)        0.124    10.354 r  ff7/binary[9]_i_12/O
                         net (fo=5, routed)           1.426    11.780    ff7/binary[9]_i_12_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  ff7/binary[5]_i_12/O
                         net (fo=4, routed)           0.987    12.891    ff7/binary[5]_i_12_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.015 r  ff7/binary[2]_i_11/O
                         net (fo=3, routed)           1.147    14.163    ff7/binary[2]_i_11_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124    14.287 r  ff7/binary[1]_i_9/O
                         net (fo=2, routed)           0.659    14.946    ff7/binary[1]_i_9_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124    15.070 r  ff7/binary[0]_i_8/O
                         net (fo=1, routed)           0.459    15.529    ff7/binary[0]_i_8_n_0
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.124    15.653 r  ff7/binary[0]_i_4/O
                         net (fo=1, routed)           0.906    16.559    ff6/binary_reg[0]
    SLICE_X3Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.683 r  ff6/binary[0]_i_1/O
                         net (fo=1, routed)           0.000    16.683    ff16/D[0]
    SLICE_X3Y99          FDCE                                         r  ff16/binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.606    10.029    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  ff16/binary_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.682ns  (logic 3.403ns (20.399%)  route 13.279ns (79.601%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=1 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[2]/C
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[2]/Q
                         net (fo=10, routed)          1.415     1.933    ff6/NUMBER_3_OUT[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.124     2.057 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.711     2.767    ff7/binary[0]_i_8_0[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.163 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.163    ff7/sum__0_carry_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.280 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.281    ff7/sum__0_carry__0_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.398    ff7/sum__0_carry__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.515 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.515    ff7/sum__0_carry__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.632 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ff7/sum__0_carry__3_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.749 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.749    ff7/sum__0_carry__4_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.988 r  ff7/sum__0_carry__5/O[2]
                         net (fo=11, routed)          1.578     5.567    ff7/sum[26]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.301     5.868 r  ff7/binary[20]_i_12/O
                         net (fo=4, routed)           1.033     6.901    ff7/binary[20]_i_12_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  ff7/binary[18]_i_12/O
                         net (fo=5, routed)           0.984     8.008    ff7/binary[18]_i_12_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  ff7/binary[16]_i_10/O
                         net (fo=6, routed)           0.853     8.986    ff7/binary[16]_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I1_O)        0.124     9.110 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           1.120    10.230    ff7/binary[11]_i_12_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I3_O)        0.124    10.354 r  ff7/binary[9]_i_12/O
                         net (fo=5, routed)           1.426    11.780    ff7/binary[9]_i_12_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  ff7/binary[5]_i_12/O
                         net (fo=4, routed)           0.987    12.891    ff7/binary[5]_i_12_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.015 r  ff7/binary[2]_i_11/O
                         net (fo=3, routed)           1.147    14.163    ff7/binary[2]_i_11_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124    14.287 r  ff7/binary[1]_i_9/O
                         net (fo=2, routed)           0.377    14.664    ff7/binary[1]_i_9_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I2_O)        0.124    14.788 r  ff7/binary[1]_i_5/O
                         net (fo=1, routed)           0.604    15.392    ff6/binary_reg[1]
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.124    15.516 r  ff6/binary[1]_i_3/O
                         net (fo=1, routed)           1.042    16.558    ff16/binary_reg[1]_1
    SLICE_X5Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.682 r  ff16/binary[1]_i_1/O
                         net (fo=1, routed)           0.000    16.682    ff16/binary[1]_i_1_n_0
    SLICE_X5Y99          FDCE                                         r  ff16/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.604    10.027    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  ff16/binary_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.600ns  (logic 3.666ns (22.084%)  route 12.934ns (77.916%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=1 LUT4=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[2]/C
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[2]/Q
                         net (fo=10, routed)          1.415     1.933    ff6/NUMBER_3_OUT[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.124     2.057 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.711     2.767    ff7/binary[0]_i_8_0[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.163 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.163    ff7/sum__0_carry_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.280 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.281    ff7/sum__0_carry__0_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.398    ff7/sum__0_carry__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.515 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.515    ff7/sum__0_carry__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.632 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ff7/sum__0_carry__3_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.749 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.749    ff7/sum__0_carry__4_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.988 r  ff7/sum__0_carry__5/O[2]
                         net (fo=11, routed)          1.578     5.567    ff7/sum[26]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.301     5.868 r  ff7/binary[20]_i_12/O
                         net (fo=4, routed)           1.033     6.901    ff7/binary[20]_i_12_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  ff7/binary[18]_i_12/O
                         net (fo=5, routed)           0.984     8.008    ff7/binary[18]_i_12_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  ff7/binary[16]_i_10/O
                         net (fo=6, routed)           0.853     8.986    ff7/binary[16]_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I1_O)        0.124     9.110 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           1.120    10.230    ff7/binary[11]_i_12_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I3_O)        0.124    10.354 r  ff7/binary[9]_i_12/O
                         net (fo=5, routed)           1.426    11.780    ff7/binary[9]_i_12_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  ff7/binary[5]_i_12/O
                         net (fo=4, routed)           0.978    12.882    ff7/binary[5]_i_12_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I1_O)        0.124    13.006 r  ff7/binary[4]_i_10/O
                         net (fo=5, routed)           0.687    13.694    ff7/binary[4]_i_10_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I2_O)        0.124    13.818 r  ff7/binary[4]_i_6/O
                         net (fo=1, routed)           0.984    14.802    ff6/binary_reg[4]_i_2_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.124    14.926 r  ff6/binary[4]_i_4/O
                         net (fo=1, routed)           0.000    14.926    ff6/binary[4]_i_4_n_0
    SLICE_X8Y97          MUXF7 (Prop_muxf7_I1_O)      0.214    15.140 r  ff6/binary_reg[4]_i_2/O
                         net (fo=1, routed)           1.163    16.303    ff16/binary_reg[4]_0
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.297    16.600 r  ff16/binary[4]_i_1/O
                         net (fo=1, routed)           0.000    16.600    ff16/binary[4]_i_1_n_0
    SLICE_X1Y100         FDCE                                         r  ff16/binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.590    10.012    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  ff16/binary_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.132ns  (logic 3.777ns (23.413%)  route 12.355ns (76.587%))
  Logic Levels:           19  (CARRY4=7 FDCE=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[2]/C
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[2]/Q
                         net (fo=10, routed)          1.415     1.933    ff6/NUMBER_3_OUT[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.124     2.057 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.711     2.767    ff7/binary[0]_i_8_0[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.163 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.163    ff7/sum__0_carry_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.280 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.281    ff7/sum__0_carry__0_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.398    ff7/sum__0_carry__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.515 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.515    ff7/sum__0_carry__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.632 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ff7/sum__0_carry__3_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.749 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.749    ff7/sum__0_carry__4_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.988 r  ff7/sum__0_carry__5/O[2]
                         net (fo=11, routed)          1.578     5.567    ff7/sum[26]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.301     5.868 r  ff7/binary[20]_i_12/O
                         net (fo=4, routed)           1.033     6.901    ff7/binary[20]_i_12_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  ff7/binary[18]_i_12/O
                         net (fo=5, routed)           0.984     8.008    ff7/binary[18]_i_12_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  ff7/binary[16]_i_10/O
                         net (fo=6, routed)           0.853     8.986    ff7/binary[16]_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I1_O)        0.124     9.110 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           1.120    10.230    ff7/binary[11]_i_12_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I3_O)        0.124    10.354 r  ff7/binary[9]_i_12/O
                         net (fo=5, routed)           1.427    11.781    ff7/binary[9]_i_12_n_0
    SLICE_X15Y102        LUT3 (Prop_lut3_I2_O)        0.152    11.933 r  ff7/binary[9]_i_10/O
                         net (fo=1, routed)           0.801    12.734    ff7/binary[9]_i_10_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I2_O)        0.326    13.060 r  ff7/binary[9]_i_6/O
                         net (fo=1, routed)           1.164    14.224    ff6/binary_reg[9]_i_2_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.348 r  ff6/binary[9]_i_4/O
                         net (fo=1, routed)           0.000    14.348    ff6/binary[9]_i_4_n_0
    SLICE_X11Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    14.565 r  ff6/binary_reg[9]_i_2/O
                         net (fo=1, routed)           1.268    15.833    ff16/binary_reg[9]_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.299    16.132 r  ff16/binary[9]_i_1/O
                         net (fo=1, routed)           0.000    16.132    ff16/binary[9]_i_1_n_0
    SLICE_X4Y100         FDCE                                         r  ff16/binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.588    10.010    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  ff16/binary_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.895ns  (logic 3.671ns (23.096%)  route 12.224ns (76.904%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[2]/C
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[2]/Q
                         net (fo=10, routed)          1.415     1.933    ff6/NUMBER_3_OUT[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.124     2.057 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.711     2.767    ff7/binary[0]_i_8_0[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.163 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.163    ff7/sum__0_carry_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.280 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.281    ff7/sum__0_carry__0_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.398    ff7/sum__0_carry__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.515 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.515    ff7/sum__0_carry__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.632 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ff7/sum__0_carry__3_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.749 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.749    ff7/sum__0_carry__4_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.988 r  ff7/sum__0_carry__5/O[2]
                         net (fo=11, routed)          1.578     5.567    ff7/sum[26]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.301     5.868 r  ff7/binary[20]_i_12/O
                         net (fo=4, routed)           1.033     6.901    ff7/binary[20]_i_12_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  ff7/binary[18]_i_12/O
                         net (fo=5, routed)           0.984     8.008    ff7/binary[18]_i_12_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  ff7/binary[16]_i_10/O
                         net (fo=6, routed)           0.853     8.986    ff7/binary[16]_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I1_O)        0.124     9.110 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           1.120    10.230    ff7/binary[11]_i_12_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I3_O)        0.124    10.354 r  ff7/binary[9]_i_12/O
                         net (fo=5, routed)           1.426    11.780    ff7/binary[9]_i_12_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  ff7/binary[5]_i_12/O
                         net (fo=4, routed)           0.985    12.889    ff7/binary[5]_i_12_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I2_O)        0.124    13.013 r  ff7/binary[5]_i_10/O
                         net (fo=1, routed)           0.797    13.811    ff7/binary[5]_i_10_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    13.935 r  ff7/binary[5]_i_6/O
                         net (fo=1, routed)           0.566    14.501    ff6/binary_reg[5]_i_2_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.625 r  ff6/binary[5]_i_4/O
                         net (fo=1, routed)           0.000    14.625    ff6/binary[5]_i_4_n_0
    SLICE_X13Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    14.842 r  ff6/binary_reg[5]_i_2/O
                         net (fo=1, routed)           0.754    15.596    ff16/binary_reg[5]_0
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.299    15.895 r  ff16/binary[5]_i_1/O
                         net (fo=1, routed)           0.000    15.895    ff16/binary[5]_i_1_n_0
    SLICE_X1Y100         FDCE                                         r  ff16/binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.590    10.012    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  ff16/binary_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.723ns  (logic 3.866ns (24.588%)  route 11.857ns (75.412%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=2 LUT4=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[2]/C
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[2]/Q
                         net (fo=10, routed)          1.415     1.933    ff6/NUMBER_3_OUT[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.124     2.057 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.711     2.767    ff7/binary[0]_i_8_0[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.163 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.163    ff7/sum__0_carry_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.280 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.281    ff7/sum__0_carry__0_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.398    ff7/sum__0_carry__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.515 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.515    ff7/sum__0_carry__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.632 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ff7/sum__0_carry__3_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.749 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.749    ff7/sum__0_carry__4_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.968 r  ff7/sum__0_carry__5/O[0]
                         net (fo=10, routed)          1.720     5.689    ff7/sum[24]
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.295     5.984 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           0.854     6.838    ff7/binary[22]_i_9_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  ff7/binary[19]_i_9/O
                         net (fo=6, routed)           1.019     7.980    ff7/binary[19]_i_9_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           0.894     8.998    ff7/binary[16]_i_9_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I3_O)        0.124     9.122 r  ff7/binary[12]_i_11/O
                         net (fo=5, routed)           0.824     9.946    ff7/binary[12]_i_11_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  ff7/binary[8]_i_11/O
                         net (fo=4, routed)           1.116    11.186    ff7/binary[8]_i_11_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I1_O)        0.124    11.310 r  ff7/binary[7]_i_9/O
                         net (fo=6, routed)           1.018    12.328    ff7/binary[7]_i_9_n_0
    SLICE_X14Y98         LUT3 (Prop_lut3_I2_O)        0.146    12.474 r  ff7/binary[6]_i_9/O
                         net (fo=1, routed)           0.652    13.126    ff7/binary[6]_i_9_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I0_O)        0.328    13.454 r  ff7/binary[6]_i_6/O
                         net (fo=1, routed)           0.763    14.217    ff6/binary_reg[6]_i_2_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  ff6/binary[6]_i_4/O
                         net (fo=1, routed)           0.000    14.341    ff6/binary[6]_i_4_n_0
    SLICE_X10Y97         MUXF7 (Prop_muxf7_I1_O)      0.214    14.555 r  ff6/binary_reg[6]_i_2/O
                         net (fo=1, routed)           0.871    15.426    ff16/binary_reg[6]_0
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.297    15.723 r  ff16/binary[6]_i_1/O
                         net (fo=1, routed)           0.000    15.723    ff16/binary[6]_i_1_n_0
    SLICE_X1Y100         FDCE                                         r  ff16/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.590    10.012    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  ff16/binary_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.654ns  (logic 3.516ns (22.460%)  route 12.138ns (77.540%))
  Logic Levels:           19  (CARRY4=7 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[2]/C
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[2]/Q
                         net (fo=10, routed)          1.415     1.933    ff6/NUMBER_3_OUT[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.124     2.057 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.711     2.767    ff7/binary[0]_i_8_0[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.163 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.163    ff7/sum__0_carry_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.280 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.281    ff7/sum__0_carry__0_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.398    ff7/sum__0_carry__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.515 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.515    ff7/sum__0_carry__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.632 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ff7/sum__0_carry__3_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.749 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.749    ff7/sum__0_carry__4_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.968 r  ff7/sum__0_carry__5/O[0]
                         net (fo=10, routed)          1.720     5.689    ff7/sum[24]
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.295     5.984 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           0.854     6.838    ff7/binary[22]_i_9_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.124     6.962 r  ff7/binary[19]_i_9/O
                         net (fo=6, routed)           1.019     7.980    ff7/binary[19]_i_9_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           0.903     9.007    ff7/binary[16]_i_9_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I5_O)        0.124     9.131 r  ff7/binary[13]_i_9/O
                         net (fo=6, routed)           0.844     9.975    ff7/binary[13]_i_9_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.099 r  ff7/binary[10]_i_9/O
                         net (fo=6, routed)           1.594    11.693    ff7/binary[10]_i_9_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I4_O)        0.124    11.817 r  ff7/binary[8]_i_9/O
                         net (fo=1, routed)           0.762    12.579    ff7/binary[8]_i_9_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.703 r  ff7/binary[8]_i_6/O
                         net (fo=1, routed)           1.198    13.901    ff6/binary_reg[8]_i_2_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.025 r  ff6/binary[8]_i_4/O
                         net (fo=1, routed)           0.000    14.025    ff6/binary[8]_i_4_n_0
    SLICE_X14Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    14.239 r  ff6/binary_reg[8]_i_2/O
                         net (fo=1, routed)           1.118    15.357    ff16/binary_reg[8]_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I0_O)        0.297    15.654 r  ff16/binary[8]_i_1/O
                         net (fo=1, routed)           0.000    15.654    ff16/binary[8]_i_1_n_0
    SLICE_X4Y100         FDCE                                         r  ff16/binary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.588    10.010    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  ff16/binary_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.510ns  (logic 3.542ns (22.837%)  route 11.968ns (77.163%))
  Logic Levels:           19  (CARRY4=7 FDCE=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[2]/C
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[2]/Q
                         net (fo=10, routed)          1.415     1.933    ff6/NUMBER_3_OUT[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.124     2.057 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.711     2.767    ff7/binary[0]_i_8_0[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.163 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.163    ff7/sum__0_carry_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.280 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.281    ff7/sum__0_carry__0_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.398    ff7/sum__0_carry__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.515 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.515    ff7/sum__0_carry__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.632 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ff7/sum__0_carry__3_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.749 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.749    ff7/sum__0_carry__4_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.988 r  ff7/sum__0_carry__5/O[2]
                         net (fo=11, routed)          1.578     5.567    ff7/sum[26]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.301     5.868 r  ff7/binary[20]_i_12/O
                         net (fo=4, routed)           1.033     6.901    ff7/binary[20]_i_12_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  ff7/binary[18]_i_12/O
                         net (fo=5, routed)           0.984     8.008    ff7/binary[18]_i_12_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  ff7/binary[16]_i_10/O
                         net (fo=6, routed)           0.853     8.986    ff7/binary[16]_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I1_O)        0.124     9.110 r  ff7/binary[11]_i_12/O
                         net (fo=4, routed)           1.120    10.230    ff7/binary[11]_i_12_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I3_O)        0.124    10.354 r  ff7/binary[9]_i_12/O
                         net (fo=5, routed)           1.229    11.582    ff7/binary[9]_i_12_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.706 r  ff7/binary[7]_i_10/O
                         net (fo=6, routed)           0.954    12.660    ff7/binary[7]_i_10_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.784 r  ff7/binary[7]_i_6/O
                         net (fo=1, routed)           1.132    13.916    ff6/binary_reg[7]_i_2_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.040 r  ff6/binary[7]_i_4/O
                         net (fo=1, routed)           0.000    14.040    ff6/binary[7]_i_4_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    14.254 r  ff6/binary_reg[7]_i_2/O
                         net (fo=1, routed)           0.959    15.213    ff16/binary_reg[7]_0
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.297    15.510 r  ff16/binary[7]_i_1/O
                         net (fo=1, routed)           0.000    15.510    ff16/binary[7]_i_1_n_0
    SLICE_X1Y100         FDCE                                         r  ff16/binary_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.590    10.012    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  ff16/binary_reg[7]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.146ns (32.122%)  route 0.309ns (67.878%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.309     0.455    ff16/AR[0]
    SLICE_X4Y98          FDCE                                         f  ff16/bcds_out_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     7.040    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  ff16/bcds_out_reg_reg[16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.146ns (32.122%)  route 0.309ns (67.878%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.309     0.455    ff16/AR[0]
    SLICE_X4Y98          FDCE                                         f  ff16/bcds_out_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     7.040    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  ff16/bcds_out_reg_reg[17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.146ns (29.841%)  route 0.343ns (70.159%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.343     0.489    ff16/AR[0]
    SLICE_X1Y98          FDCE                                         f  ff16/bcds_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.146ns (29.841%)  route 0.343ns (70.159%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.343     0.489    ff16/AR[0]
    SLICE_X1Y98          FDCE                                         f  ff16/bcds_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.146ns (29.841%)  route 0.343ns (70.159%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.343     0.489    ff16/AR[0]
    SLICE_X1Y98          FDCE                                         f  ff16/bcds_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.146ns (29.841%)  route 0.343ns (70.159%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.343     0.489    ff16/AR[0]
    SLICE_X1Y98          FDCE                                         f  ff16/bcds_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.146ns (29.841%)  route 0.343ns (70.159%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.343     0.489    ff16/AR[0]
    SLICE_X1Y98          FDCE                                         f  ff16/bcds_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[21]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.146ns (29.841%)  route 0.343ns (70.159%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.343     0.489    ff16/AR[0]
    SLICE_X1Y98          FDCE                                         f  ff16/bcds_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[22]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.146ns (29.841%)  route 0.343ns (70.159%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.343     0.489    ff16/AR[0]
    SLICE_X1Y98          FDCE                                         f  ff16/bcds_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  ff16/bcds_reg[23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/binary_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.146ns (29.539%)  route 0.348ns (70.461%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.348     0.494    ff16/AR[0]
    SLICE_X1Y100         FDCE                                         f  ff16/binary_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     7.037    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  ff16/binary_reg[4]/C  (IS_INVERTED)





