Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 14 01:20:13 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1556 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.891     -139.997                    126                 8434        0.028        0.000                      0                 8434        3.000        0.000                       0                  2253  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 5.000}        10.000          100.000         
clock                   {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0_1  {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
fpga_clk                {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0    {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    3.863        0.000                      0                 1423        0.028        0.000                      0                 1423        4.020        0.000                       0                   690  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0_1       -6.890     -139.863                    126                 5022        0.123        0.000                      0                 5022        3.750        0.000                       0                  1345  
  clk_25M_clk_wiz_0_1        17.899        0.000                      0                 1147        0.192        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_out3_clk_wiz_0_1       39.546        0.000                      0                   10        0.201        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_out4_clk_wiz_0_1      179.824        0.000                      0                  798        0.228        0.000                      0                  798       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0         -6.891     -139.997                    126                 5022        0.123        0.000                      0                 5022        3.750        0.000                       0                  1345  
  clk_25M_clk_wiz_0          17.897        0.000                      0                 1147        0.192        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_out3_clk_wiz_0         39.543        0.000                      0                   10        0.201        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_out4_clk_wiz_0        179.820        0.000                      0                  798        0.228        0.000                      0                  798       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100M_clk_wiz_0_1  clk_fpga_0                  6.729        0.000                      0                    1        0.347        0.000                      0                    1  
clk_100M_clk_wiz_0    clk_fpga_0                  6.728        0.000                      0                    1        0.347        0.000                      0                    1  
clk_fpga_0            clk_100M_clk_wiz_0_1        0.354        0.000                      0                   62        1.639        0.000                      0                   62  
clk_25M_clk_wiz_0_1   clk_100M_clk_wiz_0_1        3.809        0.000                      0                    7        0.273        0.000                      0                    7  
clk_out4_clk_wiz_0_1  clk_100M_clk_wiz_0_1        3.960        0.000                      0                   33        0.342        0.000                      0                   33  
clk_100M_clk_wiz_0    clk_100M_clk_wiz_0_1       -6.891     -139.997                    126                 5022        0.040        0.000                      0                 5022  
clk_25M_clk_wiz_0     clk_100M_clk_wiz_0_1        3.807        0.000                      0                    7        0.271        0.000                      0                    7  
clk_out4_clk_wiz_0    clk_100M_clk_wiz_0_1        3.956        0.000                      0                   33        0.338        0.000                      0                   33  
clk_25M_clk_wiz_0     clk_25M_clk_wiz_0_1        17.897        0.000                      0                 1147        0.086        0.000                      0                 1147  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       39.543        0.000                      0                   10        0.094        0.000                      0                   10  
clk_100M_clk_wiz_0_1  clk_out4_clk_wiz_0_1        5.822        0.000                      0                    3        0.407        0.000                      0                    3  
clk_100M_clk_wiz_0    clk_out4_clk_wiz_0_1        5.822        0.000                      0                    3        0.407        0.000                      0                    3  
clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1      179.820        0.000                      0                  798        0.086        0.000                      0                  798  
clk_fpga_0            clk_100M_clk_wiz_0          0.354        0.000                      0                   62        1.638        0.000                      0                   62  
clk_100M_clk_wiz_0_1  clk_100M_clk_wiz_0         -6.891     -139.997                    126                 5022        0.040        0.000                      0                 5022  
clk_25M_clk_wiz_0_1   clk_100M_clk_wiz_0          3.809        0.000                      0                    7        0.273        0.000                      0                    7  
clk_out4_clk_wiz_0_1  clk_100M_clk_wiz_0          3.960        0.000                      0                   33        0.342        0.000                      0                   33  
clk_25M_clk_wiz_0     clk_100M_clk_wiz_0          3.807        0.000                      0                    7        0.271        0.000                      0                    7  
clk_out4_clk_wiz_0    clk_100M_clk_wiz_0          3.956        0.000                      0                   33        0.338        0.000                      0                   33  
clk_25M_clk_wiz_0_1   clk_25M_clk_wiz_0          17.897        0.000                      0                 1147        0.086        0.000                      0                 1147  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         39.543        0.000                      0                   10        0.094        0.000                      0                   10  
clk_100M_clk_wiz_0_1  clk_out4_clk_wiz_0          5.817        0.000                      0                    3        0.403        0.000                      0                    3  
clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0        179.820        0.000                      0                  798        0.086        0.000                      0                  798  
clk_100M_clk_wiz_0    clk_out4_clk_wiz_0          5.817        0.000                      0                    3        0.403        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.120ns (20.466%)  route 4.353ns (79.534%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.844     3.138    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          1.206     4.862    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     5.014 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.988     6.002    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.326     6.328 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.305     7.633    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.854     8.611    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.120ns (20.466%)  route 4.353ns (79.534%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.844     3.138    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          1.206     4.862    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     5.014 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.988     6.002    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.326     6.328 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.305     7.633    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.854     8.611    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.120ns (20.466%)  route 4.353ns (79.534%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.844     3.138    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          1.206     4.862    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     5.014 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.988     6.002    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.326     6.328 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.305     7.633    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.854     8.611    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.120ns (20.466%)  route 4.353ns (79.534%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.844     3.138    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          1.206     4.862    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     5.014 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.988     6.002    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.326     6.328 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.305     7.633    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.854     8.611    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.120ns (20.466%)  route 4.353ns (79.534%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.844     3.138    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          1.206     4.862    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     5.014 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.988     6.002    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.326     6.328 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.305     7.633    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.854     8.611    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.120ns (20.466%)  route 4.353ns (79.534%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.844     3.138    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          1.206     4.862    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     5.014 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.988     6.002    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.326     6.328 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.305     7.633    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.854     8.611    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.120ns (20.466%)  route 4.353ns (79.534%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.844     3.138    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          1.206     4.862    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     5.014 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.988     6.002    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.326     6.328 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.305     7.633    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.854     8.611    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.120ns (20.466%)  route 4.353ns (79.534%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.844     3.138    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=11, routed)          1.206     4.862    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     5.014 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.988     6.002    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.326     6.328 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.305     7.633    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.854     8.611    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 2.339ns (40.142%)  route 3.488ns (59.858%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.891     3.185    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.073     4.677    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X35Y103        LUT3 (Prop_lut3_I1_O)        0.299     4.976 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           1.091     6.067    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124     6.191 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.675     6.865    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X30Y103        LUT6 (Prop_lut6_I3_O)        0.124     6.989 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     6.989    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.416 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.649     8.066    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[1]
    SLICE_X29Y103        LUT5 (Prop_lut5_I4_O)        0.306     8.372 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_9/O
                         net (fo=1, routed)           0.000     8.372    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_9_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.012 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.012    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/O[3]
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.699    12.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.285    13.163    
                         clock uncertainty           -0.154    13.009    
    SLICE_X29Y103        FDRE (Setup_fdre_C_D)        0.062    13.071    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 0.958ns (19.032%)  route 4.076ns (80.968%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.891     3.185    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.073     4.677    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X35Y103        LUT3 (Prop_lut3_I1_O)        0.299     4.976 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           1.091     6.067    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124     6.191 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.708     6.899    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X32Y103        LUT2 (Prop_lut2_I0_O)        0.116     7.015 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.204     8.219    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X30Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.526    12.705    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X30Y99         FDRE (Setup_fdre_C_CE)      -0.373    12.307    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  4.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.695%)  route 0.174ns (55.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.174     1.310    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.025%)  route 0.291ns (60.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.577     0.913    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          0.291     1.344    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.045     1.389 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__1/O
                         net (fo=1, routed)           0.000     1.389    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y104        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y104        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y104        FDRE (Hold_fdre_C_D)         0.091     1.352    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.879%)  route 0.173ns (55.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.173     1.309    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.571     0.907    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.116     1.164    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.842     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.559     0.895    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.110     1.169    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.095%)  route 0.139ns (37.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=5, routed)           0.139     1.262    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/si_rs_bvalid
    SLICE_X29Y99         LUT4 (Prop_lut4_I2_O)        0.099     1.361 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i0
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.845     1.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.559     0.895    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3_reg[18]/Q
                         net (fo=1, routed)           0.054     1.090    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg3[18]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.135 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.135    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X32Y97         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.826     1.192    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.121     1.029    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.572     0.908    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X27Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.842     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y90         FDRE (Hold_fdre_C_D)         0.078     0.986    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.572     0.908    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X27Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.842     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y90         FDRE (Hold_fdre_C_D)         0.076     0.984    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.235%)  route 0.357ns (65.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/Q
                         net (fo=7, routed)           0.357     1.410    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[2]
    SLICE_X33Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.455 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_boundary_axaddr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.455    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][2]
    SLICE_X33Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.911     1.277    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X33Y103        FDRE (Hold_fdre_C_D)         0.092     1.334    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y97    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y97    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y97    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y100   design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y100   design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y100   design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y100   design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y92    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y97    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :          126  Failing Endpoints,  Worst Slack       -6.890ns,  Total Violation     -139.863ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.890ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.842ns  (logic 8.460ns (50.232%)  route 8.382ns (49.768%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.876 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.876    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_6
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.082     8.924    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                 -6.890    

Slack (VIOLATED) :        -6.795ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 8.365ns (49.950%)  route 8.382ns (50.050%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.781 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.781    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_5
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.082     8.924    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 -6.795    

Slack (VIOLATED) :        -6.779ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.731ns  (logic 8.349ns (49.902%)  route 8.382ns (50.098%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.765 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.765    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_7
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.082     8.924    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -6.779    

Slack (VIOLATED) :        -6.775ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.728ns  (logic 8.346ns (49.893%)  route 8.382ns (50.107%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.762 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.762    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_6
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.082     8.925    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                         -15.762    
  -------------------------------------------------------------------
                         slack                                 -6.775    

Slack (VIOLATED) :        -6.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.707ns  (logic 8.325ns (49.830%)  route 8.382ns (50.170%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.741 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.741    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_4
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.082     8.925    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                 -6.754    

Slack (VIOLATED) :        -6.680ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.633ns  (logic 8.251ns (49.607%)  route 8.382ns (50.393%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.667 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.667    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_5
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.082     8.925    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                 -6.680    

Slack (VIOLATED) :        -6.664ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.617ns  (logic 8.235ns (49.558%)  route 8.382ns (50.442%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.651 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.651    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_7
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.082     8.925    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.987    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -6.664    

Slack (VIOLATED) :        -6.528ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.483ns  (logic 8.101ns (49.148%)  route 8.382ns (50.852%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.517 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.517    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_4
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.082     8.927    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.989    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                 -6.528    

Slack (VIOLATED) :        -6.469ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.424ns  (logic 8.042ns (48.965%)  route 8.382ns (51.035%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.458 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.458    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_5
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.082     8.927    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.989    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 -6.469    

Slack (VIOLATED) :        -6.320ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.275ns  (logic 7.893ns (48.498%)  route 8.382ns (51.502%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.309 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.309    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_6
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.082     8.927    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.989    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                 -6.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.812%)  route 0.162ns (52.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.162    -0.313    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129    -0.436    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.479%)  route 0.164ns (52.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.557    -0.622    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.164    -0.310    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.433    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.718%)  route 0.162ns (52.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.557    -0.622    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.162    -0.311    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129    -0.436    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.212    -0.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.379    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.212    -0.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.379    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.245    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.379    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.245    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.379    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.211    -0.248    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.382    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.211    -0.248    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.382    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.247    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.382    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28     design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28     design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y28     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y1      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y57     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y57     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y57     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y57     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y58     design_1_i/custom_logic/inst/mqp_top/disp/block3_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y58     design_1_i/custom_logic/inst/mqp_top/disp/block3_reg_0_7_1_1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.899ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.648ns  (logic 7.281ns (33.634%)  route 14.367ns (66.366%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 38.743 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.224    19.075    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y119        LUT6 (Prop_lut6_I2_O)        0.124    19.199 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           1.574    20.773    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/enb_array[20]
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.816    38.743    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.219    
                         clock uncertainty           -0.104    39.115    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.672    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -20.773    
  -------------------------------------------------------------------
                         slack                                 17.899    

Slack (MET) :             18.326ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.978ns  (logic 7.281ns (34.708%)  route 13.697ns (65.292%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.321    19.172    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.296 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.807    20.103    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/enb_array[36]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.573    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.975    
                         clock uncertainty           -0.104    38.872    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.429    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -20.103    
  -------------------------------------------------------------------
                         slack                                 18.326    

Slack (MET) :             18.391ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.984ns  (logic 7.281ns (34.697%)  route 13.703ns (65.303%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.057    18.908    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.032 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           1.077    20.109    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/enb_array[44]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.645    38.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.047    
                         clock uncertainty           -0.104    38.944    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.501    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 18.391    

Slack (MET) :             19.731ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.821ns  (logic 7.281ns (36.735%)  route 12.540ns (63.265%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 38.747 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           1.477    18.328    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y112       LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.493    18.945    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/enb_array[28]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.820    38.747    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.223    
                         clock uncertainty           -0.104    39.119    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.676    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                         -18.945    
  -------------------------------------------------------------------
                         slack                                 19.731    

Slack (MET) :             20.232ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 7.157ns (37.380%)  route 11.990ns (62.620%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         11.403    17.563    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y97        LUT6 (Prop_lut6_I1_O)        0.124    17.687 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.585    18.272    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[1]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.648    38.574    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.050    
                         clock uncertainty           -0.104    38.947    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.504    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                 20.232    

Slack (MET) :             20.576ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.801ns  (logic 7.157ns (38.068%)  route 11.644ns (61.932%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         11.200    17.360    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y92        LUT6 (Prop_lut6_I1_O)        0.124    17.484 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    17.925    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[5]
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.646    38.572    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.048    
                         clock uncertainty           -0.104    38.945    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -17.925    
  -------------------------------------------------------------------
                         slack                                 20.576    

Slack (MET) :             20.725ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 7.281ns (38.949%)  route 11.413ns (61.051%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          6.309    12.469    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X87Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.593 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.407    17.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/p_1_out
    SLICE_X34Y132        LUT6 (Prop_lut6_I2_O)        0.124    17.124 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.695    17.818    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/enb_array[56]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.104    38.986    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -17.818    
  -------------------------------------------------------------------
                         slack                                 20.725    

Slack (MET) :             20.866ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.508ns  (logic 7.157ns (38.670%)  route 11.351ns (61.330%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.764    16.924    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    17.048 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.585    17.633    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/enb_array[9]
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    38.569    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.104    38.942    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -17.633    
  -------------------------------------------------------------------
                         slack                                 20.866    

Slack (MET) :             20.970ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.392ns  (logic 7.281ns (39.588%)  route 11.111ns (60.412%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)          4.892    11.052    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[15]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    11.176 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.724    16.900    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y77        LUT6 (Prop_lut6_I2_O)        0.124    17.024 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           0.493    17.517    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.631    38.557    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.033    
                         clock uncertainty           -0.104    38.930    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.487    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -17.517    
  -------------------------------------------------------------------
                         slack                                 20.970    

Slack (MET) :             21.307ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 7.281ns (40.077%)  route 10.887ns (59.923%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          6.309    12.469    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X87Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.593 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.842    16.435    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/p_1_out
    SLICE_X54Y132        LUT6 (Prop_lut6_I1_O)        0.124    16.559 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.733    17.293    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/enb_array[57]
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.744    38.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.147    
                         clock uncertainty           -0.104    39.043    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.600    
                         arrival time                         -17.293    
  -------------------------------------------------------------------
                         slack                                 21.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.422%)  route 0.144ns (50.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.144    -0.313    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X58Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.272    -0.565    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.059    -0.506    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.059    -0.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.326    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.052    -0.550    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.306%)  route 0.176ns (45.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=10, routed)          0.176    -0.287    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X38Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.000    -0.242    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.121    -0.493    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.918%)  route 0.152ns (42.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.152    -0.311    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[0]
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.266 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_12/O
                         net (fo=2, routed)           0.000    -0.266    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[2]
    SLICE_X39Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.092    -0.522    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.031%)  route 0.186ns (49.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.186    -0.300    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X41Y68         LUT5 (Prop_lut5_I1_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_3/O
                         net (fo=2, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[9]
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.092    -0.522    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=8, routed)           0.179    -0.307    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_10/O
                         net (fo=2, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091    -0.537    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.944%)  route 0.194ns (51.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.194    -0.293    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X43Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X43Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.254    -0.615    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.091    -0.524    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.175%)  route 0.210ns (59.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.210    -0.247    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.070    -0.528    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.261    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.236    -0.602    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.059    -0.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y28     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y21     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y24     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y23     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y26     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y23     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y18     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y91     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y91     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y91     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y91     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y66     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y66     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y66     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y69     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y69     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.546ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.580ns (32.408%)  route 1.210ns (67.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.043    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.104    40.794    
    SLICE_X111Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.589    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.589    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 39.546    

Slack (MET) :             39.757ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.611    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.757    

Slack (MET) :             39.757ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.611    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.757    

Slack (MET) :             39.757ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.611    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.757    

Slack (MET) :             39.757ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.611    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.757    

Slack (MET) :             40.061ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.718ns (46.873%)  route 0.814ns (53.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.419    -0.328 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.814     0.486    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X110Y61        LUT4 (Prop_lut4_I2_O)        0.299     0.785 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.785    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.031    40.847    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.847    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                 40.061    

Slack (MET) :             40.079ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.744ns (47.760%)  route 0.814ns (52.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.419    -0.328 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.814     0.486    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.325     0.811 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.811    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.075    40.891    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 40.079    

Slack (MET) :             40.111ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.580ns (39.762%)  route 0.879ns (60.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.879     0.588    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT2 (Prop_lut2_I0_O)        0.124     0.712 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.712    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.104    40.794    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.029    40.823    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.823    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 40.111    

Slack (MET) :             40.129ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.608ns (40.896%)  route 0.879ns (59.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.879     0.588    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.152     0.740 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.740    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.104    40.794    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.075    40.869    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.869    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 40.129    

Slack (MET) :             40.485ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.580ns (52.431%)  route 0.526ns (47.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.526     0.236    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X111Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.360 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X111Y61        FDRE (Setup_fdre_C_D)        0.029    40.845    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.845    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 40.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.195%)  route 0.131ns (40.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.049    -0.222 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.107    -0.423    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.092    -0.438    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.196    -0.206    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT3 (Prop_lut3_I1_O)        0.042    -0.164 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.107    -0.436    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.212    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X111Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X111Y61        FDRE (Hold_fdre_C_D)         0.091    -0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.196    -0.206    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT2 (Prop_lut2_I1_O)        0.045    -0.161 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.091    -0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.582    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.582    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.582    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.582    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.226ns (47.267%)  route 0.252ns (52.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.064    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X111Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.504    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X111Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X111Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X111Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X111Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X111Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      179.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.824ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.537ns  (logic 7.787ns (39.858%)  route 11.750ns (60.142%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.007    17.587    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y7         LUT6 (Prop_lut6_I5_O)        0.326    17.913 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.745    18.657    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.660   198.586    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.138   198.924    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.481    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.481    
                         arrival time                         -18.657    
  -------------------------------------------------------------------
                         slack                                179.824    

Slack (MET) :             180.084ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.275ns  (logic 7.787ns (40.399%)  route 11.488ns (59.601%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.997    17.577    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y7         LUT6 (Prop_lut6_I0_O)        0.326    17.903 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.493    18.396    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.138   198.922    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.479    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.479    
                         arrival time                         -18.396    
  -------------------------------------------------------------------
                         slack                                180.084    

Slack (MET) :             180.223ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.133ns  (logic 7.787ns (40.700%)  route 11.346ns (59.300%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.796    17.375    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y12        LUT6 (Prop_lut6_I3_O)        0.326    17.701 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.552    18.253    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.655   198.581    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.138   198.919    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.476    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.476    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                180.223    

Slack (MET) :             180.359ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 7.787ns (40.984%)  route 11.213ns (59.016%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.663    17.243    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y37        LUT6 (Prop_lut6_I3_O)        0.326    17.569 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.552    18.121    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.138   198.922    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.479    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.479    
                         arrival time                         -18.121    
  -------------------------------------------------------------------
                         slack                                180.359    

Slack (MET) :             180.438ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.920ns  (logic 7.557ns (39.942%)  route 11.363ns (60.058%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.443    16.842    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.966 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           1.074    18.040    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.657   198.583    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.059    
                         clock uncertainty           -0.138   198.921    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.478    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.478    
                         arrival time                         -18.040    
  -------------------------------------------------------------------
                         slack                                180.438    

Slack (MET) :             180.562ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.793ns  (logic 7.557ns (40.212%)  route 11.236ns (59.788%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.838    17.237    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X104Y32        LUT6 (Prop_lut6_I1_O)        0.124    17.361 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.552    17.913    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.138   198.918    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                180.562    

Slack (MET) :             180.624ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 7.557ns (40.341%)  route 11.176ns (59.659%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.446    16.845    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.969 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.884    17.853    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656   198.582    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.138   198.920    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -17.853    
  -------------------------------------------------------------------
                         slack                                180.624    

Slack (MET) :             180.725ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.619ns  (logic 7.787ns (41.822%)  route 10.832ns (58.178%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.283    16.862    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y22        LUT6 (Prop_lut6_I3_O)        0.326    17.188 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.552    17.740    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.643   198.569    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.045    
                         clock uncertainty           -0.138   198.907    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.464    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.464    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                180.725    

Slack (MET) :             180.836ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.514ns  (logic 7.557ns (40.819%)  route 10.957ns (59.181%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.559    16.958    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X104Y27        LUT6 (Prop_lut6_I4_O)        0.124    17.082 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.552    17.634    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.138   198.913    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.470    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                         -17.634    
  -------------------------------------------------------------------
                         slack                                180.836    

Slack (MET) :             180.916ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.434ns  (logic 7.787ns (42.242%)  route 10.647ns (57.758%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.098    16.677    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y17        LUT6 (Prop_lut6_I0_O)        0.326    17.003 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.552    17.555    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.138   198.913    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.470    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                180.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/Q
                         net (fo=5, routed)           0.134    -0.322    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.277 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.092    -0.505    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.704%)  route 0.136ns (42.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.583    -0.596    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=9, routed)           0.136    -0.318    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.273 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X27Y32         FDRE (Hold_fdre_C_D)         0.091    -0.505    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.131%)  route 0.180ns (45.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.048    -0.227 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.255    -0.603    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.133    -0.470    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/Q
                         net (fo=3, routed)           0.168    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.042    -0.247 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.846    -0.839    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
                         clock pessimism              0.240    -0.599    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.105    -0.494    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.576%)  route 0.168ns (47.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=9, routed)           0.168    -0.291    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                         clock pessimism              0.240    -0.600    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.092    -0.508    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.168    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst
    SLICE_X29Y29         LUT5 (Prop_lut5_I3_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.240    -0.600    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.091    -0.509    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.175    -0.283    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X32Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.242    -0.623    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.120    -0.503    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.175    -0.284    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.239 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.242    -0.624    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120    -0.504    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/Q
                         net (fo=9, routed)           0.180    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.230 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1_n_0
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.091    -0.506    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.200    -0.233    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.043    -0.190 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[7]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.131    -0.466    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y9      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y1      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y6      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y2      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y6      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y5      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y7      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y4      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y3      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y3      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X26Y30     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :          126  Failing Endpoints,  Worst Slack       -6.891ns,  Total Violation     -139.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.891ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.842ns  (logic 8.460ns (50.232%)  route 8.382ns (49.768%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.876 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.876    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_6
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.084     8.923    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.985    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                 -6.891    

Slack (VIOLATED) :        -6.796ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 8.365ns (49.950%)  route 8.382ns (50.050%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.781 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.781    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_5
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.084     8.923    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.985    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 -6.796    

Slack (VIOLATED) :        -6.780ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.731ns  (logic 8.349ns (49.902%)  route 8.382ns (50.098%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.765 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.765    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_7
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.084     8.923    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.985    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -6.780    

Slack (VIOLATED) :        -6.776ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.728ns  (logic 8.346ns (49.893%)  route 8.382ns (50.107%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.762 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.762    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_6
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.762    
  -------------------------------------------------------------------
                         slack                                 -6.776    

Slack (VIOLATED) :        -6.755ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.707ns  (logic 8.325ns (49.830%)  route 8.382ns (50.170%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.741 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.741    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_4
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                 -6.755    

Slack (VIOLATED) :        -6.681ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.633ns  (logic 8.251ns (49.607%)  route 8.382ns (50.393%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.667 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.667    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_5
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                 -6.681    

Slack (VIOLATED) :        -6.665ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.617ns  (logic 8.235ns (49.558%)  route 8.382ns (50.442%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.651 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.651    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_7
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -6.665    

Slack (VIOLATED) :        -6.529ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.483ns  (logic 8.101ns (49.148%)  route 8.382ns (50.852%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.517 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.517    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_4
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.988    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                 -6.529    

Slack (VIOLATED) :        -6.470ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.424ns  (logic 8.042ns (48.965%)  route 8.382ns (51.035%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.458 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.458    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_5
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.988    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 -6.470    

Slack (VIOLATED) :        -6.321ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.275ns  (logic 7.893ns (48.498%)  route 8.382ns (51.502%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.309 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.309    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_6
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.988    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                 -6.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.812%)  route 0.162ns (52.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.162    -0.313    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129    -0.436    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.479%)  route 0.164ns (52.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.557    -0.622    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.164    -0.310    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.433    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.718%)  route 0.162ns (52.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.557    -0.622    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.162    -0.311    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129    -0.436    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.212    -0.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.379    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.212    -0.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.379    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.245    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.379    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.245    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.379    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.211    -0.248    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.382    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.211    -0.248    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.382    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.247    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.382    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28     design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28     design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y28     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y1      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y55     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y57     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y57     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y57     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y57     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y58     design_1_i/custom_logic/inst/mqp_top/disp/template3_reg_0_7_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y58     design_1_i/custom_logic/inst/mqp_top/disp/block3_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y58     design_1_i/custom_logic/inst/mqp_top/disp/block3_reg_0_7_1_1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.897ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.648ns  (logic 7.281ns (33.634%)  route 14.367ns (66.366%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 38.743 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.224    19.075    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y119        LUT6 (Prop_lut6_I2_O)        0.124    19.199 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           1.574    20.773    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/enb_array[20]
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.816    38.743    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.219    
                         clock uncertainty           -0.106    39.113    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.670    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                         -20.773    
  -------------------------------------------------------------------
                         slack                                 17.897    

Slack (MET) :             18.323ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.978ns  (logic 7.281ns (34.708%)  route 13.697ns (65.292%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.321    19.172    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.296 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.807    20.103    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/enb_array[36]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.573    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.975    
                         clock uncertainty           -0.106    38.869    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.426    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -20.103    
  -------------------------------------------------------------------
                         slack                                 18.323    

Slack (MET) :             18.389ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.984ns  (logic 7.281ns (34.697%)  route 13.703ns (65.303%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.057    18.908    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.032 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           1.077    20.109    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/enb_array[44]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.645    38.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.047    
                         clock uncertainty           -0.106    38.941    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.498    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 18.389    

Slack (MET) :             19.728ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.821ns  (logic 7.281ns (36.735%)  route 12.540ns (63.265%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 38.747 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           1.477    18.328    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y112       LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.493    18.945    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/enb_array[28]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.820    38.747    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.223    
                         clock uncertainty           -0.106    39.117    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.674    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -18.945    
  -------------------------------------------------------------------
                         slack                                 19.728    

Slack (MET) :             20.230ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 7.157ns (37.380%)  route 11.990ns (62.620%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         11.403    17.563    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y97        LUT6 (Prop_lut6_I1_O)        0.124    17.687 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.585    18.272    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[1]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.648    38.574    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.050    
                         clock uncertainty           -0.106    38.944    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.501    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                 20.230    

Slack (MET) :             20.574ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.801ns  (logic 7.157ns (38.068%)  route 11.644ns (61.932%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         11.200    17.360    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y92        LUT6 (Prop_lut6_I1_O)        0.124    17.484 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    17.925    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[5]
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.646    38.572    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -17.925    
  -------------------------------------------------------------------
                         slack                                 20.574    

Slack (MET) :             20.722ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 7.281ns (38.949%)  route 11.413ns (61.051%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          6.309    12.469    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X87Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.593 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.407    17.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/p_1_out
    SLICE_X34Y132        LUT6 (Prop_lut6_I2_O)        0.124    17.124 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.695    17.818    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/enb_array[56]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.106    38.984    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.541    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                         -17.818    
  -------------------------------------------------------------------
                         slack                                 20.722    

Slack (MET) :             20.863ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.508ns  (logic 7.157ns (38.670%)  route 11.351ns (61.330%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.764    16.924    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    17.048 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.585    17.633    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/enb_array[9]
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    38.569    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -17.633    
  -------------------------------------------------------------------
                         slack                                 20.863    

Slack (MET) :             20.967ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.392ns  (logic 7.281ns (39.588%)  route 11.111ns (60.412%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)          4.892    11.052    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[15]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    11.176 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.724    16.900    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y77        LUT6 (Prop_lut6_I2_O)        0.124    17.024 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           0.493    17.517    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.631    38.557    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.033    
                         clock uncertainty           -0.106    38.927    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.484    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                         -17.517    
  -------------------------------------------------------------------
                         slack                                 20.967    

Slack (MET) :             21.305ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 7.281ns (40.077%)  route 10.887ns (59.923%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          6.309    12.469    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X87Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.593 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.842    16.435    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/p_1_out
    SLICE_X54Y132        LUT6 (Prop_lut6_I1_O)        0.124    16.559 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.733    17.293    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/enb_array[57]
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.744    38.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.147    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                         -17.293    
  -------------------------------------------------------------------
                         slack                                 21.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.422%)  route 0.144ns (50.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.144    -0.313    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X58Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.272    -0.565    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.059    -0.506    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.059    -0.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.326    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.052    -0.550    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.306%)  route 0.176ns (45.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=10, routed)          0.176    -0.287    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X38Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.000    -0.242    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.121    -0.493    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.918%)  route 0.152ns (42.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.152    -0.311    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[0]
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.266 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_12/O
                         net (fo=2, routed)           0.000    -0.266    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[2]
    SLICE_X39Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.092    -0.522    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.031%)  route 0.186ns (49.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.186    -0.300    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X41Y68         LUT5 (Prop_lut5_I1_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_3/O
                         net (fo=2, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[9]
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.092    -0.522    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=8, routed)           0.179    -0.307    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_10/O
                         net (fo=2, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091    -0.537    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.944%)  route 0.194ns (51.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.194    -0.293    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X43Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X43Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.254    -0.615    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.091    -0.524    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.175%)  route 0.210ns (59.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.210    -0.247    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.070    -0.528    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.261    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.236    -0.602    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.059    -0.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y28     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y21     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y24     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y23     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y26     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y23     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y18     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y91     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y91     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y91     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y91     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y66     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y66     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y66     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y69     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y69     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y68     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.543ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.580ns (32.408%)  route 1.210ns (67.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.043    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X111Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 39.543    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             40.059ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.718ns (46.873%)  route 0.814ns (53.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.419    -0.328 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.814     0.486    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X110Y61        LUT4 (Prop_lut4_I2_O)        0.299     0.785 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.785    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.031    40.844    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.844    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                 40.059    

Slack (MET) :             40.077ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.744ns (47.760%)  route 0.814ns (52.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.419    -0.328 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.814     0.486    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.325     0.811 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.811    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.075    40.888    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 40.077    

Slack (MET) :             40.108ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.580ns (39.762%)  route 0.879ns (60.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.879     0.588    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT2 (Prop_lut2_I0_O)        0.124     0.712 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.712    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.029    40.820    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.820    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 40.108    

Slack (MET) :             40.126ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.608ns (40.896%)  route 0.879ns (59.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.879     0.588    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.152     0.740 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.740    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.075    40.866    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 40.126    

Slack (MET) :             40.482ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.580ns (52.431%)  route 0.526ns (47.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.526     0.236    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X111Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.360 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X111Y61        FDRE (Setup_fdre_C_D)        0.029    40.842    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 40.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.195%)  route 0.131ns (40.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.049    -0.222 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.107    -0.423    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.092    -0.438    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.196    -0.206    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT3 (Prop_lut3_I1_O)        0.042    -0.164 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.107    -0.436    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.212    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X111Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X111Y61        FDRE (Hold_fdre_C_D)         0.091    -0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.196    -0.206    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT2 (Prop_lut2_I1_O)        0.045    -0.161 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.091    -0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.582    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.582    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.582    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.582    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.226ns (47.267%)  route 0.252ns (52.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.064    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X111Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.504    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X111Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X111Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X111Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X111Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X111Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      179.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.820ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.537ns  (logic 7.787ns (39.858%)  route 11.750ns (60.142%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.007    17.587    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y7         LUT6 (Prop_lut6_I5_O)        0.326    17.913 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.745    18.657    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.660   198.586    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.142   198.920    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -18.657    
  -------------------------------------------------------------------
                         slack                                179.820    

Slack (MET) :             180.079ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.275ns  (logic 7.787ns (40.399%)  route 11.488ns (59.601%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.997    17.577    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y7         LUT6 (Prop_lut6_I0_O)        0.326    17.903 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.493    18.396    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -18.396    
  -------------------------------------------------------------------
                         slack                                180.079    

Slack (MET) :             180.219ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.133ns  (logic 7.787ns (40.700%)  route 11.346ns (59.300%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.796    17.375    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y12        LUT6 (Prop_lut6_I3_O)        0.326    17.701 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.552    18.253    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.655   198.581    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                180.219    

Slack (MET) :             180.354ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 7.787ns (40.984%)  route 11.213ns (59.016%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.663    17.243    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y37        LUT6 (Prop_lut6_I3_O)        0.326    17.569 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.552    18.121    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -18.121    
  -------------------------------------------------------------------
                         slack                                180.354    

Slack (MET) :             180.434ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.920ns  (logic 7.557ns (39.942%)  route 11.363ns (60.058%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.443    16.842    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.966 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           1.074    18.040    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.657   198.583    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.059    
                         clock uncertainty           -0.142   198.917    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.474    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                         -18.040    
  -------------------------------------------------------------------
                         slack                                180.434    

Slack (MET) :             180.558ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.793ns  (logic 7.557ns (40.212%)  route 11.236ns (59.788%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.838    17.237    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X104Y32        LUT6 (Prop_lut6_I1_O)        0.124    17.361 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.552    17.913    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                180.558    

Slack (MET) :             180.620ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 7.557ns (40.341%)  route 11.176ns (59.659%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.446    16.845    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.969 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.884    17.853    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656   198.582    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.473    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.473    
                         arrival time                         -17.853    
  -------------------------------------------------------------------
                         slack                                180.620    

Slack (MET) :             180.720ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.619ns  (logic 7.787ns (41.822%)  route 10.832ns (58.178%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.283    16.862    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y22        LUT6 (Prop_lut6_I3_O)        0.326    17.188 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.552    17.740    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.643   198.569    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.045    
                         clock uncertainty           -0.142   198.903    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.460    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.460    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                180.720    

Slack (MET) :             180.832ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.514ns  (logic 7.557ns (40.819%)  route 10.957ns (59.181%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.559    16.958    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X104Y27        LUT6 (Prop_lut6_I4_O)        0.124    17.082 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.552    17.634    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -17.634    
  -------------------------------------------------------------------
                         slack                                180.832    

Slack (MET) :             180.911ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.434ns  (logic 7.787ns (42.242%)  route 10.647ns (57.758%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.098    16.677    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y17        LUT6 (Prop_lut6_I0_O)        0.326    17.003 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.552    17.555    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                180.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/Q
                         net (fo=5, routed)           0.134    -0.322    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.277 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.092    -0.505    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.704%)  route 0.136ns (42.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.583    -0.596    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=9, routed)           0.136    -0.318    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.273 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X27Y32         FDRE (Hold_fdre_C_D)         0.091    -0.505    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.131%)  route 0.180ns (45.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.048    -0.227 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.255    -0.603    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.133    -0.470    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/Q
                         net (fo=3, routed)           0.168    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.042    -0.247 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.846    -0.839    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
                         clock pessimism              0.240    -0.599    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.105    -0.494    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.576%)  route 0.168ns (47.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=9, routed)           0.168    -0.291    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                         clock pessimism              0.240    -0.600    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.092    -0.508    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.168    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst
    SLICE_X29Y29         LUT5 (Prop_lut5_I3_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.240    -0.600    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.091    -0.509    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.175    -0.283    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X32Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.242    -0.623    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.120    -0.503    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.175    -0.284    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.239 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.242    -0.624    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120    -0.504    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/Q
                         net (fo=9, routed)           0.180    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.230 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1_n_0
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.091    -0.506    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.200    -0.233    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.043    -0.190 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[7]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.131    -0.466    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y9      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y1      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y6      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y2      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y6      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y5      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y7      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y4      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y3      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y3      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X26Y30     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y30     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y31     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y32     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 0.642ns (9.560%)  route 6.073ns (90.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           6.073     5.626    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X30Y92         LUT5 (Prop_lut5_I3_O)        0.124     5.750 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.750    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.524    12.703    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.703    
                         clock uncertainty           -0.303    12.400    
    SLICE_X30Y92         FDRE (Setup_fdre_C_D)        0.079    12.479    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  6.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 0.518ns (9.294%)  route 5.055ns (90.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.474    -1.600    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.418    -1.182 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.055     3.873    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X30Y92         LUT5 (Prop_lut5_I3_O)        0.100     3.973 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.973    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.698     2.992    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.992    
                         clock uncertainty            0.303     3.295    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.331     3.626    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.626    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 0.642ns (9.560%)  route 6.073ns (90.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           6.073     5.626    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X30Y92         LUT5 (Prop_lut5_I3_O)        0.124     5.750 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.750    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.524    12.703    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.703    
                         clock uncertainty           -0.304    12.399    
    SLICE_X30Y92         FDRE (Setup_fdre_C_D)        0.079    12.478    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  6.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 0.518ns (9.294%)  route 5.055ns (90.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.474    -1.600    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.418    -1.182 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.055     3.873    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X30Y92         LUT5 (Prop_lut5_I3_O)        0.100     3.973 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.973    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.698     2.992    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.992    
                         clock uncertainty            0.304     3.296    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.331     3.627    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.627    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.272ns (26.592%)  route 3.511ns (73.408%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.586     5.774    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.118     5.892 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xlocation[9]_i_3/O
                         net (fo=10, routed)          0.850     6.742    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.326     7.068 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2/O
                         net (fo=5, routed)           0.582     7.650    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I0_O)        0.124     7.774 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[5]_i_1/O
                         net (fo=1, routed)           0.000     7.774    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[5]
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[5]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X37Y83         FDRE (Setup_fdre_C_D)        0.031     8.129    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[5]
  -------------------------------------------------------------------
                         required time                          8.129    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.272ns (26.476%)  route 3.532ns (73.524%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.586     5.774    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.118     5.892 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xlocation[9]_i_3/O
                         net (fo=10, routed)          0.850     6.742    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.326     7.068 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2/O
                         net (fo=5, routed)           0.603     7.671    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.795 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[6]_i_1/O
                         net (fo=1, routed)           0.000     7.795    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[6]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[6]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.077     8.175    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[6]
  -------------------------------------------------------------------
                         required time                          8.175    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.272ns (26.492%)  route 3.529ns (73.508%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.586     5.774    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.118     5.892 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xlocation[9]_i_3/O
                         net (fo=10, routed)          0.850     6.742    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.326     7.068 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2/O
                         net (fo=5, routed)           0.600     7.668    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.792 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[7]_i_1/O
                         net (fo=1, routed)           0.000     7.792    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[7]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[7]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.081     8.179    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[7]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.298ns (26.872%)  route 3.532ns (73.128%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.586     5.774    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.118     5.892 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xlocation[9]_i_3/O
                         net (fo=10, routed)          0.850     6.742    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.326     7.068 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2/O
                         net (fo=5, routed)           0.603     7.671    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I2_O)        0.150     7.821 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_1/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[9]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.216    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[9]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.298ns (26.888%)  route 3.529ns (73.112%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.586     5.774    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.118     5.892 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xlocation[9]_i_3/O
                         net (fo=10, routed)          0.850     6.742    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.326     7.068 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2/O
                         net (fo=5, routed)           0.600     7.668    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.150     7.818 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[8]_i_1/O
                         net (fo=1, routed)           0.000     7.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[8]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[8]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.216    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[8]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.306ns (28.488%)  route 3.278ns (71.512%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.203     4.650    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y88         LUT4 (Prop_lut4_I1_O)        0.150     4.800 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.554     5.354    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.328     5.682 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=2, routed)           0.275     5.957    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.624     6.705    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X38Y84         LUT6 (Prop_lut6_I4_O)        0.124     6.829 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.622     7.451    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.575 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[7]_i_1/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[7]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.079     8.177    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.331ns (28.876%)  route 3.278ns (71.124%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.203     4.650    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y88         LUT4 (Prop_lut4_I1_O)        0.150     4.800 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.554     5.354    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.328     5.682 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=2, routed)           0.275     5.957    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.624     6.705    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X38Y84         LUT6 (Prop_lut6_I4_O)        0.124     6.829 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.622     7.451    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.149     7.600 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_2/O
                         net (fo=1, routed)           0.000     7.600    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.216    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.306ns (28.594%)  route 3.261ns (71.406%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.203     4.650    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y88         LUT4 (Prop_lut4_I1_O)        0.150     4.800 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.554     5.354    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.328     5.682 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=2, routed)           0.275     5.957    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.624     6.705    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X38Y84         LUT6 (Prop_lut6_I4_O)        0.124     6.829 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.605     7.434    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.124     7.558 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[5]_i_1/O
                         net (fo=1, routed)           0.000     7.558    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[5]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.079     8.177    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.335ns (29.045%)  route 3.261ns (70.955%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.203     4.650    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y88         LUT4 (Prop_lut4_I1_O)        0.150     4.800 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.554     5.354    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.328     5.682 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=2, routed)           0.275     5.957    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.624     6.705    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X38Y84         LUT6 (Prop_lut6_I4_O)        0.124     6.829 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.605     7.434    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I1_O)        0.153     7.587 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[6]_i_1/O
                         net (fo=1, routed)           0.000     7.587    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[6]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.216    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.952ns (21.220%)  route 3.534ns (78.780%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.590     5.778    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.902 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/leds[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.451     7.353    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]
    SLICE_X37Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.477 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/leds[5]_INST_0_i_1/O
                         net (fo=2, routed)           0.000     7.477    design_1_i/custom_logic/inst/mqp_top/rangefinder/D[0]
    SLICE_X37Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/current_state_reg[0]/C
                         clock pessimism              0.000     8.394    
                         clock uncertainty           -0.303     8.091    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)        0.032     8.123    design_1_i/custom_logic/inst/mqp_top/rangefinder/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y95         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/Q
                         net (fo=1, routed)           0.099     1.155    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[11]
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.303    -0.556    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.072    -0.484    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.771%)  route 0.174ns (55.229%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y98         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/Q
                         net (fo=1, routed)           0.174     1.208    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[10]
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[2]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.303    -0.556    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.070    -0.486    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.519%)  route 0.176ns (55.481%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y98         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/Q
                         net (fo=1, routed)           0.176     1.209    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[8]
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.303    -0.556    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.066    -0.490    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.187ns (48.193%)  route 0.201ns (51.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.641     0.977    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/Q
                         net (fo=2, routed)           0.201     1.319    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[6]
    SLICE_X34Y100        LUT2 (Prop_lut2_I0_O)        0.046     1.365 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[13]_i_1/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded0[5]
    SLICE_X34Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.914    -0.771    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X34Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.303    -0.468    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.131    -0.337    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.694%)  route 0.160ns (49.306%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/Q
                         net (fo=1, routed)           0.160     1.215    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[9]
    SLICE_X41Y94         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X41Y94         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[1]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.303    -0.556    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.066    -0.490    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.707ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y98         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/Q
                         net (fo=1, routed)           0.170     1.204    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[3]
    SLICE_X36Y98         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y98         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.303    -0.555    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.052    -0.503    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.712ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.059%)  route 0.201ns (51.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.641     0.977    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/Q
                         net (fo=2, routed)           0.201     1.319    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[6]
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.364 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[12]_i_1/O
                         net (fo=1, routed)           0.000     1.364    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded0[4]
    SLICE_X34Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.914    -0.771    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X34Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.303    -0.468    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.120    -0.348    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.741ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.814%)  route 0.186ns (53.186%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=1, routed)           0.186     1.243    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    SLICE_X36Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.303    -0.557    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.059    -0.498    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.229ns (44.923%)  route 0.281ns (55.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.577     0.913    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[25]/Q
                         net (fo=1, routed)           0.281     1.321    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[13]
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.101     1.422 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[5]_i_1/O
                         net (fo=1, routed)           0.000     1.422    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[5]_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.914    -0.771    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[5]/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.303    -0.468    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.131    -0.337    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.526%)  route 0.196ns (60.474%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.559     0.895    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/Q
                         net (fo=1, routed)           0.196     1.218    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[2]
    SLICE_X36Y98         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y98         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.303    -0.555    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.005    -0.550    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  1.768    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.058ns (20.575%)  route 4.084ns (79.425%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           1.306     2.747    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.124     2.871 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           1.302     4.174    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.058ns (22.755%)  route 3.592ns (77.245%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           1.174     2.615    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.124     2.739 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.942     3.681    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.058ns (23.187%)  route 3.505ns (76.813%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.954     2.395    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.519 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           1.075     3.594    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.058ns (23.931%)  route 3.363ns (76.069%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.670     2.111    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.235 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           1.217     3.452    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.058ns (24.196%)  route 3.315ns (75.804%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.971     2.412    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.536 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.868     3.404    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.058ns (25.493%)  route 3.092ns (74.507%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.667     2.108    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.232 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.949     3.182    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.934ns (23.593%)  route 3.025ns (76.407%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.593     1.393    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I3_O)        0.326     1.719 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           1.271     2.990    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  4.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.850%)  route 0.844ns (80.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.320    -0.143    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           0.524     0.425    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.209ns (18.576%)  route 0.916ns (81.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.505     0.042    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X50Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.087 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.411     0.498    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.209ns (17.854%)  route 0.962ns (82.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=10, routed)          0.544     0.082    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.127 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.417     0.544    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.621%)  route 0.977ns (82.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.587     0.125    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.170 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.390     0.560    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.075%)  route 1.015ns (82.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=10, routed)          0.498     0.034    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.079 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           0.517     0.596    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.209ns (16.572%)  route 1.052ns (83.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=10, routed)          0.597     0.134    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.179 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           0.455     0.635    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.209ns (16.482%)  route 1.059ns (83.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.519     0.056    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X50Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.101 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           0.540     0.641    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.495ns (27.247%)  route 3.992ns (72.753%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.511     2.939    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.063 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.520     3.584    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.708 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.710     4.417    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.541 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.682    
                         clock uncertainty           -0.258     8.424    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.077     8.501    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 1.495ns (27.590%)  route 3.924ns (72.410%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.742     4.349    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.124     4.473 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.473    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.029     8.464    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.521ns (27.936%)  route 3.924ns (72.064%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.742     4.349    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I3_O)        0.150     4.499 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.499    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.075     8.510    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.495ns (28.089%)  route 3.827ns (71.911%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.646     4.253    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     4.377 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.377    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.031     8.466    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.495ns (27.886%)  route 3.866ns (72.114%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.511     2.939    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.063 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.520     3.584    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.708 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.584     4.291    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.415 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.415    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.682    
                         clock uncertainty           -0.258     8.424    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.081     8.505    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.495ns (28.492%)  route 3.752ns (71.508%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.637     3.034    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124     3.158 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.444     3.602    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.726 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.451     4.177    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_5_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.301 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     4.301    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.031     8.466    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.247ns (26.073%)  route 3.536ns (73.927%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.553     3.837    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X44Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.258     8.437    
    SLICE_X44Y55         FDRE (Setup_fdre_C_R)       -0.429     8.008    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.258     8.437    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.008    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.258     8.437    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.008    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.258     8.437    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.008    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.209ns (21.278%)  route 0.773ns (78.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.461     0.364    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.072     0.022    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.358ns (28.932%)  route 0.879ns (71.068%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.220     0.402    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.107     0.509 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.110     0.619    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.066     0.021    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.403ns (31.146%)  route 0.891ns (68.854%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.266     0.447    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.107     0.554 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.076     0.630    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X47Y57         LUT3 (Prop_lut3_I1_O)        0.045     0.675 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.675    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.091     0.045    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.358ns (28.032%)  route 0.919ns (71.968%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.180     0.361    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.107     0.468 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.190     0.658    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070     0.025    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.358ns (27.882%)  route 0.926ns (72.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.188     0.370    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.107     0.477 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.189     0.665    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070     0.025    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.358ns (24.863%)  route 1.082ns (75.137%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.180     0.361    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.107     0.468 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.353     0.821    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.258     0.045    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     0.111    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.358ns (24.762%)  route 1.088ns (75.238%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.188     0.370    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.107     0.477 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.351     0.827    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.258     0.045    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     0.111    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.358ns (24.506%)  route 1.103ns (75.494%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.220     0.402    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.107     0.509 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.334     0.842    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.258     0.045    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     0.111    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.358ns (25.384%)  route 1.052ns (74.616%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.504     0.685    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.107     0.792 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.792    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.258    -0.047    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.092     0.045    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.406ns (27.789%)  route 1.055ns (72.211%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.266     0.447    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.107     0.554 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.240     0.794    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT5 (Prop_lut5_I3_O)        0.048     0.842 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.842    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.107     0.061    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.782    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :          126  Failing Endpoints,  Worst Slack       -6.891ns,  Total Violation     -139.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.891ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.842ns  (logic 8.460ns (50.232%)  route 8.382ns (49.768%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.876 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.876    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_6
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.084     8.923    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.985    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                 -6.891    

Slack (VIOLATED) :        -6.796ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 8.365ns (49.950%)  route 8.382ns (50.050%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.781 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.781    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_5
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.084     8.923    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.985    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 -6.796    

Slack (VIOLATED) :        -6.780ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.731ns  (logic 8.349ns (49.902%)  route 8.382ns (50.098%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.765 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.765    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_7
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.084     8.923    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.985    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -6.780    

Slack (VIOLATED) :        -6.776ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.728ns  (logic 8.346ns (49.893%)  route 8.382ns (50.107%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.762 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.762    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_6
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.762    
  -------------------------------------------------------------------
                         slack                                 -6.776    

Slack (VIOLATED) :        -6.755ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.707ns  (logic 8.325ns (49.830%)  route 8.382ns (50.170%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.741 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.741    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_4
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                 -6.755    

Slack (VIOLATED) :        -6.681ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.633ns  (logic 8.251ns (49.607%)  route 8.382ns (50.393%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.667 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.667    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_5
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                 -6.681    

Slack (VIOLATED) :        -6.665ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.617ns  (logic 8.235ns (49.558%)  route 8.382ns (50.442%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.651 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.651    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_7
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -6.665    

Slack (VIOLATED) :        -6.529ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.483ns  (logic 8.101ns (49.148%)  route 8.382ns (50.852%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.517 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.517    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_4
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.988    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                 -6.529    

Slack (VIOLATED) :        -6.470ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.424ns  (logic 8.042ns (48.965%)  route 8.382ns (51.035%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.458 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.458    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_5
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.988    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 -6.470    

Slack (VIOLATED) :        -6.321ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.275ns  (logic 7.893ns (48.498%)  route 8.382ns (51.502%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.309 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.309    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_6
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.988    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                 -6.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.812%)  route 0.162ns (52.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.162    -0.313    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.084    -0.482    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129    -0.353    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.479%)  route 0.164ns (52.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.557    -0.622    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.164    -0.310    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.084    -0.479    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.350    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.718%)  route 0.162ns (52.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.557    -0.622    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.162    -0.311    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.084    -0.482    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129    -0.353    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.212    -0.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.084    -0.479    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.296    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.212    -0.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.084    -0.479    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.296    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.245    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.084    -0.479    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.296    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.245    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.084    -0.479    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.296    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.211    -0.248    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.084    -0.482    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.299    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.211    -0.248    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.084    -0.482    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.299    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.247    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.084    -0.482    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.299    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.058ns (20.575%)  route 4.084ns (79.425%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           1.306     2.747    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.124     2.871 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           1.302     4.174    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.058ns (22.755%)  route 3.592ns (77.245%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           1.174     2.615    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.124     2.739 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.942     3.681    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.058ns (23.187%)  route 3.505ns (76.813%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.954     2.395    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.519 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           1.075     3.594    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.058ns (23.931%)  route 3.363ns (76.069%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.670     2.111    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.235 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           1.217     3.452    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.058ns (24.196%)  route 3.315ns (75.804%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.971     2.412    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.536 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.868     3.404    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.058ns (25.493%)  route 3.092ns (74.507%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.667     2.108    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.232 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.949     3.182    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.934ns (23.593%)  route 3.025ns (76.407%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.593     1.393    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I3_O)        0.326     1.719 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           1.271     2.990    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  4.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.850%)  route 0.844ns (80.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.320    -0.143    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           0.524     0.425    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.209ns (18.576%)  route 0.916ns (81.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.505     0.042    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X50Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.087 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.411     0.498    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.209ns (17.854%)  route 0.962ns (82.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=10, routed)          0.544     0.082    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.127 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.417     0.544    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.621%)  route 0.977ns (82.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.587     0.125    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.170 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.390     0.560    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.075%)  route 1.015ns (82.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=10, routed)          0.498     0.034    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.079 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           0.517     0.596    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.209ns (16.572%)  route 1.052ns (83.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=10, routed)          0.597     0.134    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.179 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           0.455     0.635    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.209ns (16.482%)  route 1.059ns (83.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.519     0.056    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X50Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.101 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           0.540     0.641    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.487    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.495ns (27.247%)  route 3.992ns (72.753%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.511     2.939    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.063 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.520     3.584    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.708 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.710     4.417    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.541 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.682    
                         clock uncertainty           -0.262     8.420    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.077     8.497    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 1.495ns (27.590%)  route 3.924ns (72.410%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.742     4.349    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.124     4.473 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.473    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.029     8.460    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.521ns (27.936%)  route 3.924ns (72.064%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.742     4.349    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I3_O)        0.150     4.499 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.499    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.075     8.506    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.495ns (28.089%)  route 3.827ns (71.911%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.646     4.253    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     4.377 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.377    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.031     8.462    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.495ns (27.886%)  route 3.866ns (72.114%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.511     2.939    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.063 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.520     3.584    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.708 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.584     4.291    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.415 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.415    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.682    
                         clock uncertainty           -0.262     8.420    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.081     8.501    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.495ns (28.492%)  route 3.752ns (71.508%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.637     3.034    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124     3.158 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.444     3.602    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.726 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.451     4.177    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_5_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.301 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     4.301    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.031     8.462    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.247ns (26.073%)  route 3.536ns (73.927%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.553     3.837    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X44Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.262     8.433    
    SLICE_X44Y55         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.262     8.433    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.262     8.433    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.262     8.433    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.209ns (21.278%)  route 0.773ns (78.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.461     0.364    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.072     0.026    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.358ns (28.932%)  route 0.879ns (71.068%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.220     0.402    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.107     0.509 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.110     0.619    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.066     0.025    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.403ns (31.146%)  route 0.891ns (68.854%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.266     0.447    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.107     0.554 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.076     0.630    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X47Y57         LUT3 (Prop_lut3_I1_O)        0.045     0.675 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.675    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.091     0.049    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.358ns (28.032%)  route 0.919ns (71.968%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.180     0.361    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.107     0.468 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.190     0.658    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070     0.029    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.358ns (27.882%)  route 0.926ns (72.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.188     0.370    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.107     0.477 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.189     0.665    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070     0.029    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.358ns (24.863%)  route 1.082ns (75.137%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.180     0.361    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.107     0.468 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.353     0.821    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.262     0.049    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     0.115    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.358ns (24.762%)  route 1.088ns (75.238%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.188     0.370    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.107     0.477 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.351     0.827    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.262     0.049    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     0.115    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.358ns (24.506%)  route 1.103ns (75.494%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.220     0.402    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.107     0.509 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.334     0.842    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.262     0.049    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     0.115    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.358ns (25.384%)  route 1.052ns (74.616%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.504     0.685    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.107     0.792 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.792    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.262    -0.043    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.092     0.049    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.406ns (27.789%)  route 1.055ns (72.211%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.266     0.447    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.107     0.554 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.240     0.794    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT5 (Prop_lut5_I3_O)        0.048     0.842 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.842    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.107     0.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.777    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.897ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.648ns  (logic 7.281ns (33.634%)  route 14.367ns (66.366%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 38.743 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.224    19.075    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y119        LUT6 (Prop_lut6_I2_O)        0.124    19.199 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           1.574    20.773    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/enb_array[20]
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.816    38.743    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.219    
                         clock uncertainty           -0.106    39.113    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.670    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                         -20.773    
  -------------------------------------------------------------------
                         slack                                 17.897    

Slack (MET) :             18.323ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.978ns  (logic 7.281ns (34.708%)  route 13.697ns (65.292%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.321    19.172    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.296 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.807    20.103    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/enb_array[36]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.573    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.975    
                         clock uncertainty           -0.106    38.869    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.426    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -20.103    
  -------------------------------------------------------------------
                         slack                                 18.323    

Slack (MET) :             18.389ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.984ns  (logic 7.281ns (34.697%)  route 13.703ns (65.303%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.057    18.908    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.032 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           1.077    20.109    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/enb_array[44]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.645    38.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.047    
                         clock uncertainty           -0.106    38.941    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.498    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 18.389    

Slack (MET) :             19.728ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.821ns  (logic 7.281ns (36.735%)  route 12.540ns (63.265%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 38.747 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           1.477    18.328    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y112       LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.493    18.945    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/enb_array[28]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.820    38.747    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.223    
                         clock uncertainty           -0.106    39.117    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.674    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -18.945    
  -------------------------------------------------------------------
                         slack                                 19.728    

Slack (MET) :             20.230ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 7.157ns (37.380%)  route 11.990ns (62.620%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         11.403    17.563    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y97        LUT6 (Prop_lut6_I1_O)        0.124    17.687 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.585    18.272    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[1]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.648    38.574    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.050    
                         clock uncertainty           -0.106    38.944    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.501    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                 20.230    

Slack (MET) :             20.574ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.801ns  (logic 7.157ns (38.068%)  route 11.644ns (61.932%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         11.200    17.360    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y92        LUT6 (Prop_lut6_I1_O)        0.124    17.484 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    17.925    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[5]
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.646    38.572    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -17.925    
  -------------------------------------------------------------------
                         slack                                 20.574    

Slack (MET) :             20.722ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 7.281ns (38.949%)  route 11.413ns (61.051%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          6.309    12.469    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X87Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.593 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.407    17.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/p_1_out
    SLICE_X34Y132        LUT6 (Prop_lut6_I2_O)        0.124    17.124 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.695    17.818    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/enb_array[56]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.106    38.984    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.541    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                         -17.818    
  -------------------------------------------------------------------
                         slack                                 20.722    

Slack (MET) :             20.863ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.508ns  (logic 7.157ns (38.670%)  route 11.351ns (61.330%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.764    16.924    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    17.048 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.585    17.633    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/enb_array[9]
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    38.569    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -17.633    
  -------------------------------------------------------------------
                         slack                                 20.863    

Slack (MET) :             20.967ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.392ns  (logic 7.281ns (39.588%)  route 11.111ns (60.412%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)          4.892    11.052    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[15]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    11.176 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.724    16.900    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y77        LUT6 (Prop_lut6_I2_O)        0.124    17.024 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           0.493    17.517    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.631    38.557    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.033    
                         clock uncertainty           -0.106    38.927    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.484    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                         -17.517    
  -------------------------------------------------------------------
                         slack                                 20.967    

Slack (MET) :             21.305ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 7.281ns (40.077%)  route 10.887ns (59.923%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          6.309    12.469    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X87Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.593 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.842    16.435    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/p_1_out
    SLICE_X54Y132        LUT6 (Prop_lut6_I1_O)        0.124    16.559 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.733    17.293    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/enb_array[57]
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.744    38.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.147    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                         -17.293    
  -------------------------------------------------------------------
                         slack                                 21.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.422%)  route 0.144ns (50.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.144    -0.313    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X58Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.272    -0.565    
                         clock uncertainty            0.106    -0.458    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.059    -0.399    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.059    -0.436    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.326    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.052    -0.443    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.306%)  route 0.176ns (45.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=10, routed)          0.176    -0.287    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X38Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.000    -0.242    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.121    -0.386    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.918%)  route 0.152ns (42.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.152    -0.311    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[0]
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.266 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_12/O
                         net (fo=2, routed)           0.000    -0.266    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[2]
    SLICE_X39Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.092    -0.415    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.031%)  route 0.186ns (49.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.186    -0.300    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X41Y68         LUT5 (Prop_lut5_I1_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_3/O
                         net (fo=2, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[9]
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.092    -0.415    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=8, routed)           0.179    -0.307    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_10/O
                         net (fo=2, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.106    -0.521    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091    -0.430    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.944%)  route 0.194ns (51.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.194    -0.293    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X43Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X43Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.106    -0.508    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.091    -0.417    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.175%)  route 0.210ns (59.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.210    -0.247    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.070    -0.421    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.261    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.236    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.059    -0.436    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.543ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.580ns (32.408%)  route 1.210ns (67.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.043    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X111Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 39.543    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             40.059ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.718ns (46.873%)  route 0.814ns (53.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.419    -0.328 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.814     0.486    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X110Y61        LUT4 (Prop_lut4_I2_O)        0.299     0.785 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.785    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.031    40.844    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.844    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                 40.059    

Slack (MET) :             40.077ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.744ns (47.760%)  route 0.814ns (52.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.419    -0.328 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.814     0.486    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.325     0.811 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.811    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.075    40.888    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 40.077    

Slack (MET) :             40.108ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.580ns (39.762%)  route 0.879ns (60.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.879     0.588    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT2 (Prop_lut2_I0_O)        0.124     0.712 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.712    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.029    40.820    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.820    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 40.108    

Slack (MET) :             40.126ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.608ns (40.896%)  route 0.879ns (59.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.879     0.588    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.152     0.740 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.740    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.075    40.866    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 40.126    

Slack (MET) :             40.482ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.580ns (52.431%)  route 0.526ns (47.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.526     0.236    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X111Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.360 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X111Y61        FDRE (Setup_fdre_C_D)        0.029    40.842    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 40.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.195%)  route 0.131ns (40.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.049    -0.222 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.107    -0.315    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.092    -0.330    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.196    -0.206    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT3 (Prop_lut3_I1_O)        0.042    -0.164 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.107    -0.328    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.212    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X111Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X111Y61        FDRE (Hold_fdre_C_D)         0.091    -0.344    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.196    -0.206    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT2 (Prop_lut2_I1_O)        0.045    -0.161 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.091    -0.344    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.474    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.474    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.474    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.474    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.226ns (47.267%)  route 0.252ns (52.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.064    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X111Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.667ns  (logic 0.580ns (15.817%)  route 3.087ns (84.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          3.087   192.580    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124   192.704 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.704    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.258   198.449    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.077   198.526    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.526    
                         arrival time                        -192.704    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.664ns  (logic 0.580ns (15.830%)  route 3.084ns (84.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          3.084   192.577    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124   192.701 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.701    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.258   198.449    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.081   198.530    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.530    
                         arrival time                        -192.701    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.376ns  (logic 0.580ns (17.180%)  route 2.796ns (82.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.796   192.289    design_1_i/custom_logic/inst/mqp_top/disp/Q[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.124   192.413 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.413    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.258   198.449    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.079   198.528    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.528    
                         arrival time                        -192.413    
  -------------------------------------------------------------------
                         slack                                  6.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.770%)  route 0.923ns (83.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.923     0.439    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.484    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.258    -0.044    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.121     0.077    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.186ns (15.748%)  route 0.995ns (84.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.995     0.511    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.556 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.556    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.258    -0.044    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.120     0.076    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.186ns (14.963%)  route 1.057ns (85.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          1.057     0.573    design_1_i/custom_logic/inst/mqp_top/disp/Q[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.618 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.618    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.258    -0.044    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.121     0.077    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.667ns  (logic 0.580ns (15.817%)  route 3.087ns (84.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          3.087   192.580    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124   192.704 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.704    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.258   198.449    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.077   198.526    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.526    
                         arrival time                        -192.704    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.664ns  (logic 0.580ns (15.830%)  route 3.084ns (84.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          3.084   192.577    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124   192.701 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.701    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.258   198.449    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.081   198.530    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.530    
                         arrival time                        -192.701    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.376ns  (logic 0.580ns (17.180%)  route 2.796ns (82.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.796   192.289    design_1_i/custom_logic/inst/mqp_top/disp/Q[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.124   192.413 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.413    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.258   198.449    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.079   198.528    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.528    
                         arrival time                        -192.413    
  -------------------------------------------------------------------
                         slack                                  6.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.770%)  route 0.923ns (83.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.923     0.439    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.484    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.258    -0.044    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.121     0.077    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.186ns (15.748%)  route 0.995ns (84.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.995     0.511    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.556 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.556    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.258    -0.044    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.120     0.076    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.186ns (14.963%)  route 1.057ns (85.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          1.057     0.573    design_1_i/custom_logic/inst/mqp_top/disp/Q[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.618 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.618    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.258    -0.044    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.121     0.077    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      179.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.820ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.537ns  (logic 7.787ns (39.858%)  route 11.750ns (60.142%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.007    17.587    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y7         LUT6 (Prop_lut6_I5_O)        0.326    17.913 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.745    18.657    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.660   198.586    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.142   198.920    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -18.657    
  -------------------------------------------------------------------
                         slack                                179.820    

Slack (MET) :             180.079ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.275ns  (logic 7.787ns (40.399%)  route 11.488ns (59.601%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.997    17.577    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y7         LUT6 (Prop_lut6_I0_O)        0.326    17.903 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.493    18.396    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -18.396    
  -------------------------------------------------------------------
                         slack                                180.079    

Slack (MET) :             180.219ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.133ns  (logic 7.787ns (40.700%)  route 11.346ns (59.300%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.796    17.375    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y12        LUT6 (Prop_lut6_I3_O)        0.326    17.701 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.552    18.253    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.655   198.581    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                180.219    

Slack (MET) :             180.354ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 7.787ns (40.984%)  route 11.213ns (59.016%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.663    17.243    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y37        LUT6 (Prop_lut6_I3_O)        0.326    17.569 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.552    18.121    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -18.121    
  -------------------------------------------------------------------
                         slack                                180.354    

Slack (MET) :             180.434ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.920ns  (logic 7.557ns (39.942%)  route 11.363ns (60.058%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.443    16.842    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.966 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           1.074    18.040    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.657   198.583    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.059    
                         clock uncertainty           -0.142   198.917    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.474    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                         -18.040    
  -------------------------------------------------------------------
                         slack                                180.434    

Slack (MET) :             180.558ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.793ns  (logic 7.557ns (40.212%)  route 11.236ns (59.788%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.838    17.237    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X104Y32        LUT6 (Prop_lut6_I1_O)        0.124    17.361 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.552    17.913    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                180.558    

Slack (MET) :             180.620ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 7.557ns (40.341%)  route 11.176ns (59.659%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.446    16.845    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.969 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.884    17.853    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656   198.582    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.473    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.473    
                         arrival time                         -17.853    
  -------------------------------------------------------------------
                         slack                                180.620    

Slack (MET) :             180.720ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.619ns  (logic 7.787ns (41.822%)  route 10.832ns (58.178%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.283    16.862    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y22        LUT6 (Prop_lut6_I3_O)        0.326    17.188 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.552    17.740    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.643   198.569    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.045    
                         clock uncertainty           -0.142   198.903    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.460    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.460    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                180.720    

Slack (MET) :             180.832ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.514ns  (logic 7.557ns (40.819%)  route 10.957ns (59.181%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.559    16.958    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X104Y27        LUT6 (Prop_lut6_I4_O)        0.124    17.082 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.552    17.634    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -17.634    
  -------------------------------------------------------------------
                         slack                                180.832    

Slack (MET) :             180.911ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.434ns  (logic 7.787ns (42.242%)  route 10.647ns (57.758%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.098    16.677    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y17        LUT6 (Prop_lut6_I0_O)        0.326    17.003 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.552    17.555    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                180.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/Q
                         net (fo=5, routed)           0.134    -0.322    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.277 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.142    -0.455    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.092    -0.363    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.704%)  route 0.136ns (42.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.583    -0.596    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=9, routed)           0.136    -0.318    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.273 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.142    -0.454    
    SLICE_X27Y32         FDRE (Hold_fdre_C_D)         0.091    -0.363    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.131%)  route 0.180ns (45.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.048    -0.227 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.142    -0.461    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.133    -0.328    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/Q
                         net (fo=3, routed)           0.168    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.042    -0.247 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.846    -0.839    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.142    -0.457    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.105    -0.352    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.576%)  route 0.168ns (47.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=9, routed)           0.168    -0.291    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.142    -0.458    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.092    -0.366    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.168    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst
    SLICE_X29Y29         LUT5 (Prop_lut5_I3_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.142    -0.458    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.091    -0.367    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.175    -0.283    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X32Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.242    -0.623    
                         clock uncertainty            0.142    -0.481    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.120    -0.361    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.175    -0.284    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.239 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.242    -0.624    
                         clock uncertainty            0.142    -0.482    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120    -0.362    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/Q
                         net (fo=9, routed)           0.180    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.230 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1_n_0
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.142    -0.455    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.091    -0.364    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.200    -0.233    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.043    -0.190 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[7]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.142    -0.455    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.131    -0.324    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.272ns (26.592%)  route 3.511ns (73.408%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.586     5.774    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.118     5.892 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xlocation[9]_i_3/O
                         net (fo=10, routed)          0.850     6.742    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.326     7.068 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2/O
                         net (fo=5, routed)           0.582     7.650    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I0_O)        0.124     7.774 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[5]_i_1/O
                         net (fo=1, routed)           0.000     7.774    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[5]
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[5]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X37Y83         FDRE (Setup_fdre_C_D)        0.031     8.128    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[5]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.272ns (26.476%)  route 3.532ns (73.524%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.586     5.774    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.118     5.892 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xlocation[9]_i_3/O
                         net (fo=10, routed)          0.850     6.742    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.326     7.068 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2/O
                         net (fo=5, routed)           0.603     7.671    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.795 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[6]_i_1/O
                         net (fo=1, routed)           0.000     7.795    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[6]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[6]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.077     8.174    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[6]
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.272ns (26.492%)  route 3.529ns (73.508%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.586     5.774    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.118     5.892 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xlocation[9]_i_3/O
                         net (fo=10, routed)          0.850     6.742    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.326     7.068 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2/O
                         net (fo=5, routed)           0.600     7.668    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.792 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[7]_i_1/O
                         net (fo=1, routed)           0.000     7.792    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[7]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[7]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.081     8.178    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[7]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.298ns (26.872%)  route 3.532ns (73.128%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.586     5.774    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.118     5.892 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xlocation[9]_i_3/O
                         net (fo=10, routed)          0.850     6.742    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.326     7.068 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2/O
                         net (fo=5, routed)           0.603     7.671    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I2_O)        0.150     7.821 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_1/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[9]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.215    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[9]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.298ns (26.888%)  route 3.529ns (73.112%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.586     5.774    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.118     5.892 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xlocation[9]_i_3/O
                         net (fo=10, routed)          0.850     6.742    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.326     7.068 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2/O
                         net (fo=5, routed)           0.600     7.668    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[9]_i_2_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.150     7.818 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[8]_i_1/O
                         net (fo=1, routed)           0.000     7.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation[8]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[8]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.215    design_1_i/custom_logic/inst/mqp_top/rangefinder/xlocation_reg[8]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.306ns (28.488%)  route 3.278ns (71.512%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.203     4.650    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y88         LUT4 (Prop_lut4_I1_O)        0.150     4.800 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.554     5.354    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.328     5.682 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=2, routed)           0.275     5.957    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.624     6.705    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X38Y84         LUT6 (Prop_lut6_I4_O)        0.124     6.829 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.622     7.451    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.575 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[7]_i_1/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[7]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.079     8.176    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.331ns (28.876%)  route 3.278ns (71.124%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.203     4.650    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y88         LUT4 (Prop_lut4_I1_O)        0.150     4.800 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.554     5.354    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.328     5.682 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=2, routed)           0.275     5.957    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.624     6.705    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X38Y84         LUT6 (Prop_lut6_I4_O)        0.124     6.829 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.622     7.451    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.149     7.600 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_2/O
                         net (fo=1, routed)           0.000     7.600    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.215    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.306ns (28.594%)  route 3.261ns (71.406%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.203     4.650    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y88         LUT4 (Prop_lut4_I1_O)        0.150     4.800 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.554     5.354    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.328     5.682 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=2, routed)           0.275     5.957    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.624     6.705    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X38Y84         LUT6 (Prop_lut6_I4_O)        0.124     6.829 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.605     7.434    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.124     7.558 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[5]_i_1/O
                         net (fo=1, routed)           0.000     7.558    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[5]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.079     8.176    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.335ns (29.045%)  route 3.261ns (70.955%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.203     4.650    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y88         LUT4 (Prop_lut4_I1_O)        0.150     4.800 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.554     5.354    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.328     5.682 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=2, routed)           0.275     5.957    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.624     6.705    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X38Y84         LUT6 (Prop_lut6_I4_O)        0.124     6.829 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.605     7.434    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I1_O)        0.153     7.587 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[6]_i_1/O
                         net (fo=1, routed)           0.000     7.587    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[6]
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.215    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.952ns (21.220%)  route 3.534ns (78.780%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.697     2.991    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=8, routed)           1.067     4.514    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.638 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=3, routed)           0.426     5.064    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.188 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=7, routed)           0.590     5.778    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.902 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/leds[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.451     7.353    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[9]
    SLICE_X37Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.477 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/leds[5]_INST_0_i_1/O
                         net (fo=2, routed)           0.000     7.477    design_1_i/custom_logic/inst/mqp_top/rangefinder/D[0]
    SLICE_X37Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/current_state_reg[0]/C
                         clock pessimism              0.000     8.394    
                         clock uncertainty           -0.304     8.090    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)        0.032     8.122    design_1_i/custom_logic/inst/mqp_top/rangefinder/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y95         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/Q
                         net (fo=1, routed)           0.099     1.155    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[11]
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.304    -0.555    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.072    -0.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.771%)  route 0.174ns (55.229%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y98         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/Q
                         net (fo=1, routed)           0.174     1.208    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[10]
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[2]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.304    -0.555    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.070    -0.485    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.698ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.519%)  route 0.176ns (55.481%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y98         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/Q
                         net (fo=1, routed)           0.176     1.209    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[8]
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X41Y95         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.304    -0.555    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.066    -0.489    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.701ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.187ns (48.193%)  route 0.201ns (51.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.641     0.977    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/Q
                         net (fo=2, routed)           0.201     1.319    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[6]
    SLICE_X34Y100        LUT2 (Prop_lut2_I0_O)        0.046     1.365 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[13]_i_1/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded0[5]
    SLICE_X34Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.914    -0.771    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X34Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.304    -0.467    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.131    -0.336    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.694%)  route 0.160ns (49.306%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/Q
                         net (fo=1, routed)           0.160     1.215    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[9]
    SLICE_X41Y94         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X41Y94         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[1]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.304    -0.555    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.066    -0.489    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y98         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/Q
                         net (fo=1, routed)           0.170     1.204    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[3]
    SLICE_X36Y98         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y98         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.304    -0.554    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.052    -0.502    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.059%)  route 0.201ns (51.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.641     0.977    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/Q
                         net (fo=2, routed)           0.201     1.319    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[6]
    SLICE_X34Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.364 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[12]_i_1/O
                         net (fo=1, routed)           0.000     1.364    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded0[4]
    SLICE_X34Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.914    -0.771    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X34Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.304    -0.467    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.120    -0.347    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.740ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.814%)  route 0.186ns (53.186%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=1, routed)           0.186     1.243    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    SLICE_X36Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.304    -0.556    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.059    -0.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.229ns (44.923%)  route 0.281ns (55.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.577     0.913    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[25]/Q
                         net (fo=1, routed)           0.281     1.321    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[13]
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.101     1.422 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[5]_i_1/O
                         net (fo=1, routed)           0.000     1.422    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[5]_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.914    -0.771    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y100        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[5]/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.304    -0.467    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.131    -0.336    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.526%)  route 0.196ns (60.474%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.559     0.895    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/Q
                         net (fo=1, routed)           0.196     1.218    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[2]
    SLICE_X36Y98         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y98         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.304    -0.554    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.005    -0.549    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  1.768    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :          126  Failing Endpoints,  Worst Slack       -6.891ns,  Total Violation     -139.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.891ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.842ns  (logic 8.460ns (50.232%)  route 8.382ns (49.768%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.876 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.876    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_6
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.084     8.923    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.985    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                 -6.891    

Slack (VIOLATED) :        -6.796ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 8.365ns (49.950%)  route 8.382ns (50.050%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.781 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.781    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_5
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.084     8.923    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.985    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 -6.796    

Slack (VIOLATED) :        -6.780ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.731ns  (logic 8.349ns (49.902%)  route 8.382ns (50.098%))
  Logic Levels:           26  (CARRY4=18 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.542 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.542    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.765 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.765    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_7
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/C
                         clock pessimism              0.610     9.006    
                         clock uncertainty           -0.084     8.923    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.062     8.985    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -6.780    

Slack (VIOLATED) :        -6.776ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.728ns  (logic 8.346ns (49.893%)  route 8.382ns (50.107%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.762 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.762    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_6
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.762    
  -------------------------------------------------------------------
                         slack                                 -6.776    

Slack (VIOLATED) :        -6.755ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.707ns  (logic 8.325ns (49.830%)  route 8.382ns (50.170%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.741 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.741    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_4
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                 -6.755    

Slack (VIOLATED) :        -6.681ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.633ns  (logic 8.251ns (49.607%)  route 8.382ns (50.393%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.667 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.667    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_5
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                 -6.681    

Slack (VIOLATED) :        -6.665ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.617ns  (logic 8.235ns (49.558%)  route 8.382ns (50.442%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.428 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.651 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.651    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_7
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.471     8.397    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                         clock pessimism              0.610     9.007    
                         clock uncertainty           -0.084     8.924    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.062     8.986    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -6.665    

Slack (VIOLATED) :        -6.529ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.483ns  (logic 8.101ns (49.148%)  route 8.382ns (50.852%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.517 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.517    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_4
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.988    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                 -6.529    

Slack (VIOLATED) :        -6.470ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.424ns  (logic 8.042ns (48.965%)  route 8.382ns (51.035%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.458 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.458    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_5
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.988    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 -6.470    

Slack (VIOLATED) :        -6.321ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.275ns  (logic 7.893ns (48.498%)  route 8.382ns (51.502%))
  Logic Levels:           24  (CARRY4=16 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.646    -0.966    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.766     0.219    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.296     0.515 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.577     1.092    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.725 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.953 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.617     2.570    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.313     2.883 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24/O
                         net (fo=1, routed)           0.000     2.883    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          0.951     4.384    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.508 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_48_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.058 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.058    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.172 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          0.928     6.100    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.224 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51/O
                         net (fo=1, routed)           0.000     6.224    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_51_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.774 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.774    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.962     7.850    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.974    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.507 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.507    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.933     9.556    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39/O
                         net (fo=1, routed)           0.000     9.680    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_39_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.230 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.230    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_19_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.344 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.958    11.302    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.426 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42/O
                         net (fo=1, routed)           0.000    11.426    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_42_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.976    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_24_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          0.895    12.986    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X48Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.566 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.566    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.794 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.472    14.265    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.313    14.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.324    14.902    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.309 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.309    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_6
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.473     8.399    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/C
                         clock pessimism              0.610     9.009    
                         clock uncertainty           -0.084     8.926    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062     8.988    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                 -6.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.812%)  route 0.162ns (52.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.162    -0.313    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.084    -0.482    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129    -0.353    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.479%)  route 0.164ns (52.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.557    -0.622    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.164    -0.310    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.084    -0.479    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.350    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.718%)  route 0.162ns (52.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.557    -0.622    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.162    -0.311    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.084    -0.482    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129    -0.353    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.212    -0.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.084    -0.479    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.296    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.212    -0.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.084    -0.479    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.296    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.245    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.084    -0.479    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.296    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.245    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.867    -0.817    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.084    -0.479    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.296    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.211    -0.248    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.084    -0.482    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.299    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.211    -0.248    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.084    -0.482    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.299    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.247    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.864    -0.820    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.084    -0.482    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.299    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.058ns (20.575%)  route 4.084ns (79.425%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           1.306     2.747    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.124     2.871 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           1.302     4.174    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.058ns (22.755%)  route 3.592ns (77.245%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           1.174     2.615    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.124     2.739 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.942     3.681    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.058ns (23.187%)  route 3.505ns (76.813%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.954     2.395    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.519 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           1.075     3.594    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.058ns (23.931%)  route 3.363ns (76.069%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.670     2.111    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.235 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           1.217     3.452    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.058ns (24.196%)  route 3.315ns (75.804%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.971     2.412    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.536 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.868     3.404    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.058ns (25.493%)  route 3.092ns (74.507%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.667     2.108    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.232 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.949     3.182    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.934ns (23.593%)  route 3.025ns (76.407%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.593     1.393    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I3_O)        0.326     1.719 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           1.271     2.990    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  4.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.850%)  route 0.844ns (80.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.320    -0.143    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           0.524     0.425    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.209ns (18.576%)  route 0.916ns (81.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.505     0.042    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X50Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.087 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.411     0.498    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.209ns (17.854%)  route 0.962ns (82.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=10, routed)          0.544     0.082    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.127 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.417     0.544    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.621%)  route 0.977ns (82.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.587     0.125    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.170 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.390     0.560    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.075%)  route 1.015ns (82.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=10, routed)          0.498     0.034    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.079 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           0.517     0.596    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.209ns (16.572%)  route 1.052ns (83.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=10, routed)          0.597     0.134    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.179 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           0.455     0.635    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.209ns (16.482%)  route 1.059ns (83.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.519     0.056    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X50Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.101 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           0.540     0.641    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.495ns (27.247%)  route 3.992ns (72.753%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.511     2.939    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.063 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.520     3.584    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.708 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.710     4.417    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.541 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.682    
                         clock uncertainty           -0.258     8.424    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.077     8.501    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 1.495ns (27.590%)  route 3.924ns (72.410%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.742     4.349    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.124     4.473 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.473    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.029     8.464    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.521ns (27.936%)  route 3.924ns (72.064%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.742     4.349    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I3_O)        0.150     4.499 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.499    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.075     8.510    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.495ns (28.089%)  route 3.827ns (71.911%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.646     4.253    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     4.377 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.377    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.031     8.466    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.495ns (27.886%)  route 3.866ns (72.114%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.511     2.939    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.063 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.520     3.584    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.708 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.584     4.291    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.415 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.415    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.682    
                         clock uncertainty           -0.258     8.424    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.081     8.505    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.495ns (28.492%)  route 3.752ns (71.508%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.637     3.034    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124     3.158 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.444     3.602    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.726 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.451     4.177    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_5_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.301 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     4.301    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.031     8.466    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.247ns (26.073%)  route 3.536ns (73.927%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.553     3.837    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X44Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.258     8.437    
    SLICE_X44Y55         FDRE (Setup_fdre_C_R)       -0.429     8.008    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.258     8.437    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.008    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.258     8.437    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.008    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.258     8.437    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.008    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.209ns (21.278%)  route 0.773ns (78.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.461     0.364    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.072     0.022    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.358ns (28.932%)  route 0.879ns (71.068%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.220     0.402    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.107     0.509 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.110     0.619    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.066     0.021    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.403ns (31.146%)  route 0.891ns (68.854%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.266     0.447    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.107     0.554 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.076     0.630    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X47Y57         LUT3 (Prop_lut3_I1_O)        0.045     0.675 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.675    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.091     0.045    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.358ns (28.032%)  route 0.919ns (71.968%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.180     0.361    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.107     0.468 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.190     0.658    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070     0.025    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.358ns (27.882%)  route 0.926ns (72.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.188     0.370    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.107     0.477 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.189     0.665    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070     0.025    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.358ns (24.863%)  route 1.082ns (75.137%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.180     0.361    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.107     0.468 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.353     0.821    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.258     0.045    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     0.111    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.358ns (24.762%)  route 1.088ns (75.238%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.188     0.370    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.107     0.477 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.351     0.827    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.258     0.045    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     0.111    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.358ns (24.506%)  route 1.103ns (75.494%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.220     0.402    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.107     0.509 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.334     0.842    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.258     0.045    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     0.111    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.358ns (25.384%)  route 1.052ns (74.616%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.504     0.685    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.107     0.792 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.792    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.258    -0.047    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.092     0.045    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.406ns (27.789%)  route 1.055ns (72.211%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.266     0.447    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.107     0.554 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.240     0.794    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT5 (Prop_lut5_I3_O)        0.048     0.842 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.842    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.107     0.061    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.782    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.058ns (20.575%)  route 4.084ns (79.425%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           1.306     2.747    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.124     2.871 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           1.302     4.174    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.058ns (22.755%)  route 3.592ns (77.245%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           1.174     2.615    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.124     2.739 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.942     3.681    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.058ns (23.187%)  route 3.505ns (76.813%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.954     2.395    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.519 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           1.075     3.594    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.058ns (23.931%)  route 3.363ns (76.069%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.670     2.111    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.235 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           1.217     3.452    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.058ns (24.196%)  route 3.315ns (75.804%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.971     2.412    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.536 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.868     3.404    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.058ns (25.493%)  route 3.092ns (74.507%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.314     1.115    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I0_O)        0.326     1.441 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.667     2.108    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_9_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.232 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.949     3.182    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.934ns (23.593%)  route 3.025ns (76.407%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    -0.969    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.513 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=7, routed)           1.161     0.648    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.152     0.800 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10/O
                         net (fo=3, routed)           0.593     1.393    design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_10_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I3_O)        0.326     1.719 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           1.271     2.990    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  4.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.850%)  route 0.844ns (80.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.320    -0.143    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           0.524     0.425    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.209ns (18.576%)  route 0.916ns (81.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.505     0.042    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X50Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.087 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.411     0.498    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.209ns (17.854%)  route 0.962ns (82.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=10, routed)          0.544     0.082    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.127 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.417     0.544    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.621%)  route 0.977ns (82.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.587     0.125    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.170 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.390     0.560    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.075%)  route 1.015ns (82.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=10, routed)          0.498     0.034    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.079 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           0.517     0.596    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.209ns (16.572%)  route 1.052ns (83.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=10, routed)          0.597     0.134    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.179 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           0.455     0.635    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.209ns (16.482%)  route 1.059ns (83.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.519     0.056    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X50Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.101 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           0.540     0.641    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.487    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.495ns (27.247%)  route 3.992ns (72.753%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.511     2.939    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.063 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.520     3.584    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.708 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.710     4.417    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.541 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.682    
                         clock uncertainty           -0.262     8.420    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.077     8.497    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 1.495ns (27.590%)  route 3.924ns (72.410%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.742     4.349    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.124     4.473 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.473    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.029     8.460    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.521ns (27.936%)  route 3.924ns (72.064%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.742     4.349    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I3_O)        0.150     4.499 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.499    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.075     8.506    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.495ns (28.089%)  route 3.827ns (71.911%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.482     2.910    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.034 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.448     3.483    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.607 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.646     4.253    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     4.377 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.377    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.031     8.462    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.495ns (27.886%)  route 3.866ns (72.114%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.484     2.097    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.332     2.429 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.511     2.939    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.063 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.520     3.584    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.708 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.584     4.291    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.415 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.415    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.682    
                         clock uncertainty           -0.262     8.420    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.081     8.501    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.495ns (28.492%)  route 3.752ns (71.508%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.637     3.034    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124     3.158 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.444     3.602    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.726 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.451     4.177    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_5_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.301 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     4.301    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.479     8.405    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.031     8.462    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.247ns (26.073%)  route 3.536ns (73.927%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.553     3.837    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X44Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.262     8.433    
    SLICE_X44Y55         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.262     8.433    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.262     8.433    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.247ns (26.097%)  route 3.531ns (73.903%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.666    -0.946    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.803     0.375    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.499 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.964     1.464    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.149     1.613 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.453     2.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.332     2.397 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.763     3.160    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.284 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.548     3.833    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.481     8.407    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.695    
                         clock uncertainty           -0.262     8.433    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  4.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.209ns (21.278%)  route 0.773ns (78.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.461     0.364    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.072     0.026    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.358ns (28.932%)  route 0.879ns (71.068%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.220     0.402    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.107     0.509 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.110     0.619    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.066     0.025    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.403ns (31.146%)  route 0.891ns (68.854%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.266     0.447    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.107     0.554 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.076     0.630    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X47Y57         LUT3 (Prop_lut3_I1_O)        0.045     0.675 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.675    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.091     0.049    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.358ns (28.032%)  route 0.919ns (71.968%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.180     0.361    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.107     0.468 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.190     0.658    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070     0.029    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.358ns (27.882%)  route 0.926ns (72.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.188     0.370    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.107     0.477 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.189     0.665    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.826    -0.859    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X40Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070     0.029    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.358ns (24.863%)  route 1.082ns (75.137%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.180     0.361    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.107     0.468 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.353     0.821    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.262     0.049    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     0.115    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.358ns (24.762%)  route 1.088ns (75.238%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.188     0.370    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.107     0.477 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.351     0.827    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.262     0.049    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     0.115    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.358ns (24.506%)  route 1.103ns (75.494%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.220     0.402    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.107     0.509 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.334     0.842    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.917    -0.768    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.556    -0.213    
                         clock uncertainty            0.262     0.049    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     0.115    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.358ns (25.384%)  route 1.052ns (74.616%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.504     0.685    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.107     0.792 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.792    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X45Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.262    -0.043    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.092     0.049    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.406ns (27.789%)  route 1.055ns (72.211%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.312    -0.143    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.237     0.139    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.181 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.266     0.447    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.107     0.554 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.240     0.794    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X48Y57         LUT5 (Prop_lut5_I3_O)        0.048     0.842 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.842    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.107     0.065    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.777    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.897ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.648ns  (logic 7.281ns (33.634%)  route 14.367ns (66.366%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 38.743 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.224    19.075    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y119        LUT6 (Prop_lut6_I2_O)        0.124    19.199 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           1.574    20.773    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/enb_array[20]
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.816    38.743    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.219    
                         clock uncertainty           -0.106    39.113    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.670    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                         -20.773    
  -------------------------------------------------------------------
                         slack                                 17.897    

Slack (MET) :             18.323ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.978ns  (logic 7.281ns (34.708%)  route 13.697ns (65.292%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.321    19.172    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.296 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.807    20.103    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/enb_array[36]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.573    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.975    
                         clock uncertainty           -0.106    38.869    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.426    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -20.103    
  -------------------------------------------------------------------
                         slack                                 18.323    

Slack (MET) :             18.389ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.984ns  (logic 7.281ns (34.697%)  route 13.703ns (65.303%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           2.057    18.908    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.032 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           1.077    20.109    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/enb_array[44]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.645    38.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.047    
                         clock uncertainty           -0.106    38.941    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.498    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 18.389    

Slack (MET) :             19.728ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.821ns  (logic 7.281ns (36.735%)  route 12.540ns (63.265%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 38.747 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.567    16.727    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[18]
    SLICE_X104Y87        LUT2 (Prop_lut2_I0_O)        0.124    16.851 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__17/O
                         net (fo=4, routed)           1.477    18.328    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y112       LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.493    18.945    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/enb_array[28]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.820    38.747    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.223    
                         clock uncertainty           -0.106    39.117    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.674    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -18.945    
  -------------------------------------------------------------------
                         slack                                 19.728    

Slack (MET) :             20.230ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 7.157ns (37.380%)  route 11.990ns (62.620%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         11.403    17.563    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y97        LUT6 (Prop_lut6_I1_O)        0.124    17.687 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.585    18.272    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[1]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.648    38.574    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.050    
                         clock uncertainty           -0.106    38.944    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.501    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                 20.230    

Slack (MET) :             20.574ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.801ns  (logic 7.157ns (38.068%)  route 11.644ns (61.932%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         11.200    17.360    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y92        LUT6 (Prop_lut6_I1_O)        0.124    17.484 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    17.925    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[5]
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.646    38.572    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -17.925    
  -------------------------------------------------------------------
                         slack                                 20.574    

Slack (MET) :             20.722ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 7.281ns (38.949%)  route 11.413ns (61.051%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          6.309    12.469    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X87Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.593 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.407    17.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/p_1_out
    SLICE_X34Y132        LUT6 (Prop_lut6_I2_O)        0.124    17.124 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.695    17.818    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/enb_array[56]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.106    38.984    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.541    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                         -17.818    
  -------------------------------------------------------------------
                         slack                                 20.722    

Slack (MET) :             20.863ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.508ns  (logic 7.157ns (38.670%)  route 11.351ns (61.330%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)         10.764    16.924    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[16]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    17.048 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.585    17.633    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/enb_array[9]
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    38.569    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -17.633    
  -------------------------------------------------------------------
                         slack                                 20.863    

Slack (MET) :             20.967ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.392ns  (logic 7.281ns (39.588%)  route 11.111ns (60.412%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)          4.892    11.052    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[15]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    11.176 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.724    16.900    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y77        LUT6 (Prop_lut6_I2_O)        0.124    17.024 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           0.493    17.517    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.631    38.557    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.033    
                         clock uncertainty           -0.106    38.927    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.484    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                         -17.517    
  -------------------------------------------------------------------
                         slack                                 20.967    

Slack (MET) :             21.305ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 7.281ns (40.077%)  route 10.887ns (59.923%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.737    -0.875    design_1_i/custom_logic/clk_25M
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.640 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.642    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.160 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          6.309    12.469    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X87Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.593 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.842    16.435    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/p_1_out
    SLICE_X54Y132        LUT6 (Prop_lut6_I1_O)        0.124    16.559 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.733    17.293    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/enb_array[57]
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.744    38.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.147    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                         -17.293    
  -------------------------------------------------------------------
                         slack                                 21.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.422%)  route 0.144ns (50.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.144    -0.313    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X58Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y91         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.272    -0.565    
                         clock uncertainty            0.106    -0.458    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.059    -0.399    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.059    -0.436    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.326    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.052    -0.443    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.306%)  route 0.176ns (45.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=10, routed)          0.176    -0.287    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X38Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.000    -0.242    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.121    -0.386    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.918%)  route 0.152ns (42.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.152    -0.311    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[0]
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.266 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_12/O
                         net (fo=2, routed)           0.000    -0.266    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[2]
    SLICE_X39Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.092    -0.415    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.031%)  route 0.186ns (49.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.186    -0.300    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X41Y68         LUT5 (Prop_lut5_I1_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_3/O
                         net (fo=2, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[9]
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.092    -0.415    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=8, routed)           0.179    -0.307    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_10/O
                         net (fo=2, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.106    -0.521    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091    -0.430    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.944%)  route 0.194ns (51.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y68         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.194    -0.293    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X43Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X43Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.106    -0.508    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.091    -0.417    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.175%)  route 0.210ns (59.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.210    -0.247    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.070    -0.421    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.261    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.236    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.059    -0.436    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.543ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.580ns (32.408%)  route 1.210ns (67.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.043    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X111Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 39.543    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.580ns (36.240%)  route 1.020ns (63.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.830     0.540    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.664 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.854    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.608    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 39.754    

Slack (MET) :             40.059ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.718ns (46.873%)  route 0.814ns (53.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.419    -0.328 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.814     0.486    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X110Y61        LUT4 (Prop_lut4_I2_O)        0.299     0.785 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.785    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.031    40.844    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.844    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                 40.059    

Slack (MET) :             40.077ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.744ns (47.760%)  route 0.814ns (52.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.419    -0.328 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.814     0.486    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.325     0.811 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.811    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.075    40.888    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 40.077    

Slack (MET) :             40.108ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.580ns (39.762%)  route 0.879ns (60.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.879     0.588    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT2 (Prop_lut2_I0_O)        0.124     0.712 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.712    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.029    40.820    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.820    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 40.108    

Slack (MET) :             40.126ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.608ns (40.896%)  route 0.879ns (59.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.879     0.588    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.152     0.740 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.740    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.075    40.866    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 40.126    

Slack (MET) :             40.482ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.580ns (52.431%)  route 0.526ns (47.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.526     0.236    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X111Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.360 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X111Y61        FDRE (Setup_fdre_C_D)        0.029    40.842    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 40.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.195%)  route 0.131ns (40.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.049    -0.222 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.107    -0.315    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X110Y61        LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.092    -0.330    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.196    -0.206    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT3 (Prop_lut3_I1_O)        0.042    -0.164 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.107    -0.328    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.212    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X111Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X111Y61        FDRE (Hold_fdre_C_D)         0.091    -0.344    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.196    -0.206    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X110Y61        LUT2 (Prop_lut2_I1_O)        0.045    -0.161 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.091    -0.344    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.474    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.474    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.474    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.085%)  route 0.192ns (45.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.125    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.474    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.226ns (47.267%)  route 0.252ns (52.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X110Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.279    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X110Y61        LUT5 (Prop_lut5_I1_O)        0.098    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.064    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X111Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X111Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.667ns  (logic 0.580ns (15.817%)  route 3.087ns (84.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          3.087   192.580    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124   192.704 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.704    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.262   198.445    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.077   198.522    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.522    
                         arrival time                        -192.704    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.664ns  (logic 0.580ns (15.830%)  route 3.084ns (84.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          3.084   192.577    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124   192.701 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.701    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.262   198.445    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.081   198.526    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.526    
                         arrival time                        -192.701    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.376ns  (logic 0.580ns (17.180%)  route 2.796ns (82.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.796   192.289    design_1_i/custom_logic/inst/mqp_top/disp/Q[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.124   192.413 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.413    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.262   198.445    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.079   198.524    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.524    
                         arrival time                        -192.413    
  -------------------------------------------------------------------
                         slack                                  6.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.770%)  route 0.923ns (83.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.923     0.439    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.484    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.262    -0.040    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.121     0.081    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.186ns (15.748%)  route 0.995ns (84.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.995     0.511    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.556 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.556    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.262    -0.040    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.120     0.080    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.186ns (14.963%)  route 1.057ns (85.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          1.057     0.573    design_1_i/custom_logic/inst/mqp_top/disp/Q[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.618 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.618    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.262    -0.040    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.121     0.081    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.537    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      179.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.820ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.537ns  (logic 7.787ns (39.858%)  route 11.750ns (60.142%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.007    17.587    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y7         LUT6 (Prop_lut6_I5_O)        0.326    17.913 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.745    18.657    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.660   198.586    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.142   198.920    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -18.657    
  -------------------------------------------------------------------
                         slack                                179.820    

Slack (MET) :             180.079ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.275ns  (logic 7.787ns (40.399%)  route 11.488ns (59.601%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.997    17.577    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y7         LUT6 (Prop_lut6_I0_O)        0.326    17.903 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.493    18.396    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -18.396    
  -------------------------------------------------------------------
                         slack                                180.079    

Slack (MET) :             180.219ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.133ns  (logic 7.787ns (40.700%)  route 11.346ns (59.300%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.796    17.375    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y12        LUT6 (Prop_lut6_I3_O)        0.326    17.701 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.552    18.253    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.655   198.581    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                180.219    

Slack (MET) :             180.354ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 7.787ns (40.984%)  route 11.213ns (59.016%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.663    17.243    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y37        LUT6 (Prop_lut6_I3_O)        0.326    17.569 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.552    18.121    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -18.121    
  -------------------------------------------------------------------
                         slack                                180.354    

Slack (MET) :             180.434ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.920ns  (logic 7.557ns (39.942%)  route 11.363ns (60.058%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.443    16.842    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.966 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           1.074    18.040    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.657   198.583    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.059    
                         clock uncertainty           -0.142   198.917    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.474    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                         -18.040    
  -------------------------------------------------------------------
                         slack                                180.434    

Slack (MET) :             180.558ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.793ns  (logic 7.557ns (40.212%)  route 11.236ns (59.788%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.838    17.237    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X104Y32        LUT6 (Prop_lut6_I1_O)        0.124    17.361 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.552    17.913    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                180.558    

Slack (MET) :             180.620ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.733ns  (logic 7.557ns (40.341%)  route 11.176ns (59.659%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.446    16.845    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.969 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.884    17.853    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656   198.582    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.473    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.473    
                         arrival time                         -17.853    
  -------------------------------------------------------------------
                         slack                                180.620    

Slack (MET) :             180.720ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.619ns  (logic 7.787ns (41.822%)  route 10.832ns (58.178%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.283    16.862    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y22        LUT6 (Prop_lut6_I3_O)        0.326    17.188 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.552    17.740    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.643   198.569    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.045    
                         clock uncertainty           -0.142   198.903    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.460    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.460    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                180.720    

Slack (MET) :             180.832ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.514ns  (logic 7.557ns (40.819%)  route 10.957ns (59.181%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.434 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.842     9.276    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.400 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          7.559    16.958    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X104Y27        LUT6 (Prop_lut6_I4_O)        0.124    17.082 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.552    17.634    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -17.634    
  -------------------------------------------------------------------
                         slack                                180.832    

Slack (MET) :             180.911ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.434ns  (logic 7.787ns (42.242%)  route 10.647ns (57.758%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.732    -0.880    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X28Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.195     0.771    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.445 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.895 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.703    design_1_i/custom_logic/inst/mqp_top/camctl/A[16]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     6.914 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.916    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     9.427    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.152     9.579 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.098    16.677    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y17        LUT6 (Prop_lut6_I0_O)        0.326    17.003 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.552    17.555    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                180.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/Q
                         net (fo=5, routed)           0.134    -0.322    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.277 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.142    -0.455    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.092    -0.363    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.704%)  route 0.136ns (42.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.583    -0.596    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=9, routed)           0.136    -0.318    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.273 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X27Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.142    -0.454    
    SLICE_X27Y32         FDRE (Hold_fdre_C_D)         0.091    -0.363    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.131%)  route 0.180ns (45.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.560    -0.619    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.048    -0.227 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.142    -0.461    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.133    -0.328    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/Q
                         net (fo=3, routed)           0.168    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.042    -0.247 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.846    -0.839    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y30         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.142    -0.457    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.105    -0.352    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.576%)  route 0.168ns (47.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=9, routed)           0.168    -0.291    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.142    -0.458    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.092    -0.366    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.168    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst
    SLICE_X29Y29         LUT5 (Prop_lut5_I3_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y29         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.142    -0.458    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.091    -0.367    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.175    -0.283    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X32Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X32Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.242    -0.623    
                         clock uncertainty            0.142    -0.481    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.120    -0.361    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.175    -0.284    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.239 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X34Y31         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.242    -0.624    
                         clock uncertainty            0.142    -0.482    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120    -0.362    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/Q
                         net (fo=9, routed)           0.180    -0.275    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.230 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1_n_0
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X29Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.142    -0.455    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.091    -0.364    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.582    -0.597    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.200    -0.233    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.043    -0.190 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[7]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X30Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.142    -0.455    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.131    -0.324    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.667ns  (logic 0.580ns (15.817%)  route 3.087ns (84.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          3.087   192.580    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124   192.704 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.704    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.262   198.445    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.077   198.522    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.522    
                         arrival time                        -192.704    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.664ns  (logic 0.580ns (15.830%)  route 3.084ns (84.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          3.084   192.577    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124   192.701 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.701    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.262   198.445    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.081   198.526    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.526    
                         arrival time                        -192.701    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.376ns  (logic 0.580ns (17.180%)  route 2.796ns (82.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 198.419 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 189.037 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        1.649   189.037    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X41Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456   189.493 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.796   192.289    design_1_i/custom_logic/inst/mqp_top/disp/Q[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.124   192.413 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.413    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.492   198.419    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.707    
                         clock uncertainty           -0.262   198.445    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.079   198.524    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.524    
                         arrival time                        -192.413    
  -------------------------------------------------------------------
                         slack                                  6.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.770%)  route 0.923ns (83.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.923     0.439    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.484    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.262    -0.040    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.121     0.081    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.186ns (15.748%)  route 0.995ns (84.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          0.995     0.511    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.556 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.556    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.262    -0.040    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.120     0.080    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.186ns (14.963%)  route 1.057ns (85.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1345, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X44Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          1.057     0.573    design_1_i/custom_logic/inst/mqp_top/disp/Q[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.618 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.618    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.827    -0.858    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y46         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.262    -0.040    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.121     0.081    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.537    





