Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto e5c09bc03a1b4daaa9a083f2b0d7d828 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Testing_IP_TB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Testing_IP_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Testing_IP_TB_time_impl.sdf", for root module "Testing_IP_TB/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Testing_IP_TB_time_impl.sdf", for root module "Testing_IP_TB/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.CNT
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.parallel_tapped_shift_reg
Compiling module xil_defaultlib.reg
Compiling module xil_defaultlib.normal_shift_reg
Compiling module xil_defaultlib.reg_0
Compiling module simprims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.Simon_32_64_parallel
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Testing_IP
Compiling architecture behavioral of entity xil_defaultlib.testing_ip_tb
Built simulation snapshot Testing_IP_TB_time_impl
