Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 24 20:14:45 2025
| Host         : Aditya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.738        0.000                      0                   17        0.268        0.000                      0                   17        3.000        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
clk_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                  7.738        0.000                      0                   17        0.268        0.000                      0                   17        4.500        0.000                       0                    17  
clk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_100MHz                              
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        7.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 hex_pixel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.085     2.525    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     2.981 r  hex_pixel/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.520    hex_pixel/counter_reg_n_0_[1]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.194 r  hex_pixel/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    hex_pixel/counter_reg[0]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.308 r  hex_pixel/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.308    hex_pixel/counter_reg[4]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  hex_pixel/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.422    hex_pixel/counter_reg[8]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.756 r  hex_pixel/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.756    hex_pixel/counter_reg[12]_i_1_n_6
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.975    12.345    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[13]/C
                         clock pessimism              0.122    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    12.494    hex_pixel/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 hex_pixel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.085     2.525    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     2.981 r  hex_pixel/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.520    hex_pixel/counter_reg_n_0_[1]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.194 r  hex_pixel/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    hex_pixel/counter_reg[0]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.308 r  hex_pixel/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.308    hex_pixel/counter_reg[4]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  hex_pixel/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.422    hex_pixel/counter_reg[8]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.735 r  hex_pixel/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.735    hex_pixel/counter_reg[12]_i_1_n_4
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.975    12.345    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/C
                         clock pessimism              0.122    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    12.494    hex_pixel/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 hex_pixel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 12.350 - 10.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.085     2.525    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     2.981 r  hex_pixel/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.520    hex_pixel/counter_reg_n_0_[1]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.194 r  hex_pixel/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    hex_pixel/counter_reg[0]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.308 r  hex_pixel/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.308    hex_pixel/counter_reg[4]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  hex_pixel/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.422    hex_pixel/counter_reg[8]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  hex_pixel/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.536    hex_pixel/counter_reg[12]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.759 r  hex_pixel/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.759    hex_pixel/counter_reg[16]_i_1_n_7
    SLICE_X0Y31          FDRE                                         r  hex_pixel/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.980    12.350    hex_pixel/clk_100MHz
    SLICE_X0Y31          FDRE                                         r  hex_pixel/counter_reg[16]/C
                         clock pessimism              0.145    12.495    
                         clock uncertainty           -0.035    12.460    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.062    12.522    hex_pixel/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 hex_pixel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.085     2.525    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     2.981 r  hex_pixel/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.520    hex_pixel/counter_reg_n_0_[1]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.194 r  hex_pixel/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    hex_pixel/counter_reg[0]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.308 r  hex_pixel/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.308    hex_pixel/counter_reg[4]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  hex_pixel/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.422    hex_pixel/counter_reg[8]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.661 r  hex_pixel/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.661    hex_pixel/counter_reg[12]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.975    12.345    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[14]/C
                         clock pessimism              0.122    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    12.494    hex_pixel/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 hex_pixel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.085     2.525    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     2.981 r  hex_pixel/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.520    hex_pixel/counter_reg_n_0_[1]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.194 r  hex_pixel/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    hex_pixel/counter_reg[0]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.308 r  hex_pixel/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.308    hex_pixel/counter_reg[4]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  hex_pixel/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.422    hex_pixel/counter_reg[8]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.645 r  hex_pixel/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.645    hex_pixel/counter_reg[12]_i_1_n_7
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.975    12.345    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[12]/C
                         clock pessimism              0.122    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    12.494    hex_pixel/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  7.849    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 hex_pixel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 12.343 - 10.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.085     2.525    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     2.981 r  hex_pixel/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.520    hex_pixel/counter_reg_n_0_[1]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.194 r  hex_pixel/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    hex_pixel/counter_reg[0]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.308 r  hex_pixel/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.308    hex_pixel/counter_reg[4]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.642 r  hex_pixel/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.642    hex_pixel/counter_reg[8]_i_1_n_6
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.972    12.343    hex_pixel/clk_100MHz
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[9]/C
                         clock pessimism              0.122    12.465    
                         clock uncertainty           -0.035    12.429    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    12.491    hex_pixel/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                  7.849    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 hex_pixel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 12.343 - 10.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.085     2.525    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     2.981 r  hex_pixel/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.520    hex_pixel/counter_reg_n_0_[1]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.194 r  hex_pixel/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    hex_pixel/counter_reg[0]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.308 r  hex_pixel/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.308    hex_pixel/counter_reg[4]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.621 r  hex_pixel/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.621    hex_pixel/counter_reg[8]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.972    12.343    hex_pixel/clk_100MHz
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[11]/C
                         clock pessimism              0.122    12.465    
                         clock uncertainty           -0.035    12.429    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    12.491    hex_pixel/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 hex_pixel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 1.464ns (73.096%)  route 0.539ns (26.904%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 12.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.085     2.525    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     2.981 r  hex_pixel/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.520    hex_pixel/counter_reg_n_0_[1]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.194 r  hex_pixel/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    hex_pixel/counter_reg[0]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.528 r  hex_pixel/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.528    hex_pixel/counter_reg[4]_i_1_n_6
    SLICE_X0Y28          FDRE                                         r  hex_pixel/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.953    12.323    hex_pixel/clk_100MHz
    SLICE_X0Y28          FDRE                                         r  hex_pixel/counter_reg[5]/C
                         clock pessimism              0.122    12.445    
                         clock uncertainty           -0.035    12.410    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    12.472    hex_pixel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 hex_pixel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 1.483ns (73.349%)  route 0.539ns (26.651%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 12.343 - 10.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.085     2.525    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     2.981 r  hex_pixel/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.520    hex_pixel/counter_reg_n_0_[1]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.194 r  hex_pixel/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    hex_pixel/counter_reg[0]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.308 r  hex_pixel/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.308    hex_pixel/counter_reg[4]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.547 r  hex_pixel/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.547    hex_pixel/counter_reg[8]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.972    12.343    hex_pixel/clk_100MHz
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[10]/C
                         clock pessimism              0.122    12.465    
                         clock uncertainty           -0.035    12.429    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    12.491    hex_pixel/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 hex_pixel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 1.467ns (73.136%)  route 0.539ns (26.864%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 12.343 - 10.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.085     2.525    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     2.981 r  hex_pixel/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.520    hex_pixel/counter_reg_n_0_[1]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.194 r  hex_pixel/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    hex_pixel/counter_reg[0]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.308 r  hex_pixel/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.308    hex_pixel/counter_reg[4]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.531 r  hex_pixel/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.531    hex_pixel/counter_reg[8]_i_1_n_7
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.972    12.343    hex_pixel/clk_100MHz
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[8]/C
                         clock pessimism              0.122    12.465    
                         clock uncertainty           -0.035    12.429    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    12.491    hex_pixel/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  7.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.466     0.675    hex_pixel/clk_100MHz
    SLICE_X0Y28          FDRE                                         r  hex_pixel/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.816 r  hex_pixel/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     0.937    hex_pixel/counter_reg_n_0_[6]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.048 r  hex_pixel/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.048    hex_pixel/counter_reg[4]_i_1_n_5
    SLICE_X0Y28          FDRE                                         r  hex_pixel/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.541     0.937    hex_pixel/clk_100MHz
    SLICE_X0Y28          FDRE                                         r  hex_pixel/counter_reg[6]/C
                         clock pessimism             -0.262     0.675    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     0.780    hex_pixel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.460     0.669    hex_pixel/clk_100MHz
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.810 r  hex_pixel/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     0.932    hex_pixel/counter_reg_n_0_[10]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.043 r  hex_pixel/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.043    hex_pixel/counter_reg[8]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.534     0.931    hex_pixel/clk_100MHz
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[10]/C
                         clock pessimism             -0.261     0.669    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     0.774    hex_pixel/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.688    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.829 r  hex_pixel/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     0.951    hex_pixel/counter_reg_n_0_[14]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.062 r  hex_pixel/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.062    hex_pixel/counter_reg[12]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.556     0.952    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[14]/C
                         clock pessimism             -0.263     0.688    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     0.793    hex_pixel/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.452     0.660    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.801 r  hex_pixel/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.923    hex_pixel/counter_reg_n_0_[2]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.034 r  hex_pixel/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.034    hex_pixel/counter_reg[0]_i_1_n_5
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.523     0.919    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[2]/C
                         clock pessimism             -0.258     0.660    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     0.765    hex_pixel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.466     0.675    hex_pixel/clk_100MHz
    SLICE_X0Y28          FDRE                                         r  hex_pixel/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.816 r  hex_pixel/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     0.937    hex_pixel/counter_reg_n_0_[6]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.081 r  hex_pixel/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.081    hex_pixel/counter_reg[4]_i_1_n_4
    SLICE_X0Y28          FDRE                                         r  hex_pixel/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.541     0.937    hex_pixel/clk_100MHz
    SLICE_X0Y28          FDRE                                         r  hex_pixel/counter_reg[7]/C
                         clock pessimism             -0.262     0.675    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     0.780    hex_pixel/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.460     0.669    hex_pixel/clk_100MHz
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.810 r  hex_pixel/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     0.932    hex_pixel/counter_reg_n_0_[10]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.076 r  hex_pixel/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.076    hex_pixel/counter_reg[8]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.534     0.931    hex_pixel/clk_100MHz
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[11]/C
                         clock pessimism             -0.261     0.669    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     0.774    hex_pixel/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.688    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.829 r  hex_pixel/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     0.951    hex_pixel/counter_reg_n_0_[14]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.095 r  hex_pixel/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.095    hex_pixel/counter_reg[12]_i_1_n_4
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.556     0.952    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/C
                         clock pessimism             -0.263     0.688    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     0.793    hex_pixel/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.452     0.660    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.801 r  hex_pixel/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.923    hex_pixel/counter_reg_n_0_[2]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.067 r  hex_pixel/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.067    hex_pixel/counter_reg[0]_i_1_n_4
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.523     0.919    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[3]/C
                         clock pessimism             -0.258     0.660    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     0.765    hex_pixel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.508%)  route 0.121ns (25.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.460     0.669    hex_pixel/clk_100MHz
    SLICE_X0Y29          FDRE                                         r  hex_pixel/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.810 r  hex_pixel/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     0.932    hex_pixel/counter_reg_n_0_[10]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.092 r  hex_pixel/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.092    hex_pixel/counter_reg[8]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.146 r  hex_pixel/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.146    hex_pixel/counter_reg[12]_i_1_n_7
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.556     0.952    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[12]/C
                         clock pessimism             -0.218     0.733    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     0.838    hex_pixel/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.508%)  route 0.121ns (25.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.452     0.660    hex_pixel/clk_100MHz
    SLICE_X0Y27          FDRE                                         r  hex_pixel/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.801 r  hex_pixel/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.923    hex_pixel/counter_reg_n_0_[2]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.083 r  hex_pixel/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.083    hex_pixel/counter_reg[0]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.137 r  hex_pixel/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.137    hex_pixel/counter_reg[4]_i_1_n_7
    SLICE_X0Y28          FDRE                                         r  hex_pixel/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.541     0.937    hex_pixel/clk_100MHz
    SLICE_X0Y28          FDRE                                         r  hex_pixel/counter_reg[4]/C
                         clock pessimism             -0.218     0.719    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     0.824    hex_pixel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27  hex_pixel/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29  hex_pixel/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29  hex_pixel/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30  hex_pixel/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30  hex_pixel/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30  hex_pixel/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30  hex_pixel/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31  hex_pixel/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27  hex_pixel/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27  hex_pixel/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27  hex_pixel/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27  hex_pixel/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  hex_pixel/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  hex_pixel/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  hex_pixel/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  hex_pixel/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  hex_pixel/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  hex_pixel/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  hex_pixel/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  hex_pixel/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27  hex_pixel/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27  hex_pixel/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  hex_pixel/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  hex_pixel/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  hex_pixel/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  hex_pixel/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  hex_pixel/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  hex_pixel/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  hex_pixel/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  hex_pixel/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen/inst/clk_in1
  To Clock:  clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hsync
                            (input port)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.604ns  (logic 4.487ns (42.318%)  route 6.116ns (57.682%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  hsync (IN)
                         net (fo=0)                   0.000     0.000    hsync
    K14                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  hsync_IBUF_inst/O
                         net (fo=3, routed)           3.754     5.209    hex_pixel/hsync_IBUF
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.333 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.363     7.696    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    10.604 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.604    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.331ns  (logic 4.495ns (43.512%)  route 5.836ns (56.488%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  hsync (IN)
                         net (fo=0)                   0.000     0.000    hsync
    K14                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  hsync_IBUF_inst/O
                         net (fo=3, routed)           3.754     5.209    hex_pixel/hsync_IBUF
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.333 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.082     7.415    hex_seg_OBUF[3]
    D7                   OBUF (Prop_obuf_I_O)         2.916    10.331 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.331    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.307ns  (logic 4.725ns (45.839%)  route 5.583ns (54.161%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 f  hsync (IN)
                         net (fo=0)                   0.000     0.000    hsync
    K14                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  hsync_IBUF_inst/O
                         net (fo=3, routed)           3.754     5.209    hex_pixel/hsync_IBUF
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.150     5.359 r  hex_pixel/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.829     7.188    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.119    10.307 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.307    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync
                            (input port)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.114ns  (logic 4.484ns (44.336%)  route 5.630ns (55.664%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  hsync (IN)
                         net (fo=0)                   0.000     0.000    hsync
    K14                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  hsync_IBUF_inst/O
                         net (fo=3, routed)           3.754     5.209    hex_pixel/hsync_IBUF
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.333 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.876     7.210    hex_seg_OBUF[3]
    D6                   OBUF (Prop_obuf_I_O)         2.905    10.114 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.114    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync
                            (input port)
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.965ns  (logic 4.494ns (45.098%)  route 5.471ns (54.902%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  hsync (IN)
                         net (fo=0)                   0.000     0.000    hsync
    K14                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  hsync_IBUF_inst/O
                         net (fo=3, routed)           3.759     5.214    hex_pixel/hsync_IBUF
    SLICE_X65Y83         LUT3 (Prop_lut3_I2_O)        0.124     5.338 r  hex_pixel/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.712     7.051    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914     9.965 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.965    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hsync
                            (input port)
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.475ns  (logic 1.447ns (41.640%)  route 2.028ns (58.360%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  hsync (IN)
                         net (fo=0)                   0.000     0.000    hsync
    K14                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  hsync_IBUF_inst/O
                         net (fo=3, routed)           1.673     1.896    hex_pixel/hsync_IBUF
    SLICE_X65Y83         LUT3 (Prop_lut3_I2_O)        0.045     1.941 r  hex_pixel/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.297    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     3.475 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.475    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync
                            (input port)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.538ns  (logic 1.437ns (40.623%)  route 2.101ns (59.377%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  hsync (IN)
                         net (fo=0)                   0.000     0.000    hsync
    K14                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  hsync_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.894    hex_pixel/hsync_IBUF
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.939 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.430     2.370    hex_seg_OBUF[3]
    D6                   OBUF (Prop_obuf_I_O)         1.169     3.538 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.538    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.553ns  (logic 1.509ns (42.462%)  route 2.045ns (57.538%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 f  hsync (IN)
                         net (fo=0)                   0.000     0.000    hsync
    K14                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  hsync_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.894    hex_pixel/hsync_IBUF
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.042     1.936 r  hex_pixel/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.374     2.310    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.243     3.553 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.553    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.644ns  (logic 1.448ns (39.743%)  route 2.196ns (60.257%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  hsync (IN)
                         net (fo=0)                   0.000     0.000    hsync
    K14                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  hsync_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.894    hex_pixel/hsync_IBUF
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.939 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.525     2.464    hex_seg_OBUF[3]
    D7                   OBUF (Prop_obuf_I_O)         1.180     3.644 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.644    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync
                            (input port)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.747ns  (logic 1.440ns (38.443%)  route 2.306ns (61.557%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  hsync (IN)
                         net (fo=0)                   0.000     0.000    hsync
    K14                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  hsync_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.894    hex_pixel/hsync_IBUF
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.939 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.636     2.575    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.172     3.747 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.747    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 3.488ns (33.964%)  route 6.781ns (66.036%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.129     2.569    hex_pixel/clk_100MHz
    SLICE_X0Y31          FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     3.025 f  hex_pixel/counter_reg[16]/Q
                         net (fo=8, routed)           4.418     7.443    hex_pixel/p_0_in[1]
    SLICE_X65Y83         LUT3 (Prop_lut3_I2_O)        0.124     7.567 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.363     9.930    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    12.838 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.838    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 3.496ns (34.970%)  route 6.501ns (65.030%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.129     2.569    hex_pixel/clk_100MHz
    SLICE_X0Y31          FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     3.025 f  hex_pixel/counter_reg[16]/Q
                         net (fo=8, routed)           4.418     7.443    hex_pixel/p_0_in[1]
    SLICE_X65Y83         LUT3 (Prop_lut3_I2_O)        0.124     7.567 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.082     9.649    hex_seg_OBUF[3]
    D7                   OBUF (Prop_obuf_I_O)         2.916    12.565 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.565    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.973ns  (logic 3.725ns (37.355%)  route 6.247ns (62.645%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.129     2.569    hex_pixel/clk_100MHz
    SLICE_X0Y31          FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     3.025 f  hex_pixel/counter_reg[16]/Q
                         net (fo=8, routed)           4.418     7.443    hex_pixel/p_0_in[1]
    SLICE_X65Y83         LUT3 (Prop_lut3_I2_O)        0.150     7.593 r  hex_pixel/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.829     9.422    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.119    12.542 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.542    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.808ns  (logic 3.725ns (37.983%)  route 6.083ns (62.017%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.129     2.569    hex_pixel/clk_100MHz
    SLICE_X0Y31          FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     3.025 f  hex_pixel/counter_reg[16]/Q
                         net (fo=8, routed)           4.416     7.441    hex_pixel/p_0_in[1]
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.150     7.591 r  hex_pixel/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     9.258    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.119    12.377 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.377    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.779ns  (logic 3.485ns (35.633%)  route 6.295ns (64.367%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.129     2.569    hex_pixel/clk_100MHz
    SLICE_X0Y31          FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     3.025 f  hex_pixel/counter_reg[16]/Q
                         net (fo=8, routed)           4.418     7.443    hex_pixel/p_0_in[1]
    SLICE_X65Y83         LUT3 (Prop_lut3_I2_O)        0.124     7.567 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.876     9.444    hex_seg_OBUF[3]
    D6                   OBUF (Prop_obuf_I_O)         2.905    12.348 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.348    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.623ns  (logic 3.494ns (36.312%)  route 6.129ns (63.688%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.129     2.569    hex_pixel/clk_100MHz
    SLICE_X0Y31          FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     3.025 r  hex_pixel/counter_reg[16]/Q
                         net (fo=8, routed)           4.416     7.441    hex_pixel/p_0_in[1]
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     7.565 r  hex_pixel/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.712     9.278    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    12.192 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.192    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.597ns  (logic 3.496ns (36.431%)  route 6.101ns (63.569%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.129     2.569    hex_pixel/clk_100MHz
    SLICE_X0Y31          FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     3.025 f  hex_pixel/counter_reg[16]/Q
                         net (fo=8, routed)           4.440     7.465    hex_pixel/p_0_in[1]
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.589 r  hex_pixel/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.661     9.250    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         2.916    12.166 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.166    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.935ns  (logic 3.717ns (41.605%)  route 5.217ns (58.395%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.129     2.569    hex_pixel/clk_100MHz
    SLICE_X0Y31          FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     3.025 r  hex_pixel/counter_reg[16]/Q
                         net (fo=8, routed)           3.553     6.578    hex_pixel/p_0_in[1]
    SLICE_X65Y51         LUT2 (Prop_lut2_I1_O)        0.152     6.730 r  hex_pixel/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.394    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.109    11.504 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.504    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.706ns  (logic 3.480ns (39.977%)  route 5.226ns (60.023%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.129     2.569    hex_pixel/clk_100MHz
    SLICE_X0Y31          FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     3.025 r  hex_pixel/counter_reg[16]/Q
                         net (fo=8, routed)           3.553     6.578    hex_pixel/p_0_in[1]
    SLICE_X65Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.702 r  hex_pixel/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     8.375    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    11.275 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.275    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.909ns  (logic 1.351ns (46.427%)  route 1.558ns (53.573%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.688    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.829 f  hex_pixel/counter_reg[15]/Q
                         net (fo=8, routed)           1.231     2.061    hex_pixel/p_0_in[0]
    SLICE_X65Y51         LUT2 (Prop_lut2_I1_O)        0.045     2.106 r  hex_pixel/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.433    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     3.597 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.597    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.984ns  (logic 1.418ns (47.522%)  route 1.566ns (52.478%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.688    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.829 r  hex_pixel/counter_reg[15]/Q
                         net (fo=8, routed)           1.231     2.061    hex_pixel/p_0_in[0]
    SLICE_X65Y51         LUT2 (Prop_lut2_I0_O)        0.044     2.105 r  hex_pixel/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.439    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.233     3.673 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.673    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.396ns  (logic 1.366ns (40.236%)  route 2.029ns (59.764%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.688    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.829 f  hex_pixel/counter_reg[15]/Q
                         net (fo=8, routed)           1.698     2.527    hex_pixel/p_0_in[0]
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.045     2.572 r  hex_pixel/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.904    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.180     4.084 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.084    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.479ns  (logic 1.364ns (39.219%)  route 2.114ns (60.781%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.688    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.829 f  hex_pixel/counter_reg[15]/Q
                         net (fo=8, routed)           1.759     2.588    hex_pixel/p_0_in[0]
    SLICE_X65Y83         LUT3 (Prop_lut3_I1_O)        0.045     2.633 r  hex_pixel/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.989    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     4.167 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.167    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.522ns  (logic 1.428ns (40.558%)  route 2.093ns (59.442%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.688    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.829 r  hex_pixel/counter_reg[15]/Q
                         net (fo=8, routed)           1.759     2.588    hex_pixel/p_0_in[0]
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.045     2.633 r  hex_pixel/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.968    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.242     4.210 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.210    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.545ns  (logic 1.355ns (38.214%)  route 2.190ns (61.786%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.688    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.829 f  hex_pixel/counter_reg[15]/Q
                         net (fo=8, routed)           1.760     2.589    hex_pixel/p_0_in[0]
    SLICE_X65Y83         LUT3 (Prop_lut3_I1_O)        0.045     2.634 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.430     3.065    hex_seg_OBUF[3]
    D6                   OBUF (Prop_obuf_I_O)         1.169     4.233 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.233    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.562ns  (logic 1.428ns (40.094%)  route 2.134ns (59.906%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.688    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.829 r  hex_pixel/counter_reg[15]/Q
                         net (fo=8, routed)           1.760     2.589    hex_pixel/p_0_in[0]
    SLICE_X65Y83         LUT3 (Prop_lut3_I1_O)        0.044     2.633 r  hex_pixel/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.374     3.007    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.243     4.250 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.250    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.651ns  (logic 1.366ns (37.405%)  route 2.285ns (62.595%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.688    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.829 f  hex_pixel/counter_reg[15]/Q
                         net (fo=8, routed)           1.760     2.589    hex_pixel/p_0_in[0]
    SLICE_X65Y83         LUT3 (Prop_lut3_I1_O)        0.045     2.634 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.525     3.159    hex_seg_OBUF[3]
    D7                   OBUF (Prop_obuf_I_O)         1.180     4.339 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.339    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.754ns  (logic 1.358ns (36.172%)  route 2.396ns (63.828%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.688    hex_pixel/clk_100MHz
    SLICE_X0Y30          FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.829 f  hex_pixel/counter_reg[15]/Q
                         net (fo=8, routed)           1.760     2.589    hex_pixel/p_0_in[0]
    SLICE_X65Y83         LUT3 (Prop_lut3_I1_O)        0.045     2.634 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.636     3.270    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.172     4.442 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.442    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.184ns  (logic 3.593ns (43.900%)  route 4.591ns (56.100%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    N15                  IBUF                         0.000    20.000 f  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.233    21.233    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    14.268 f  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    15.935    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.031 f  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.925    18.955    xclk_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.497    22.452 f  xclk_OBUF_inst/O
                         net (fo=0)                   0.000    22.452    xclk
    K16                                                               f  xclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.224ns (49.808%)  route 1.233ns (50.192%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.744    -0.663    xclk_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.198     0.535 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.535    xclk
    K16                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    N15                  IBUF                         0.000     5.000 f  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          0.480     5.480    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.335 f  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.869    clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.898 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     3.713    clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





