

================================================================
== Vitis HLS Report for 'yuv_filter'
================================================================
* Date:           Sun Mar  2 10:35:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        yuv_filter_soultion4
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline |
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type   |
    +---------+---------+----------+-----------+--------+---------+----------+
    |   120235|  7373035|  1.202 ms|  73.730 ms|  120156|  7372956|  dataflow|
    +---------+---------+----------+-----------+--------+---------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------+---------+---------+----------+-----------+--------+---------+---------+
        |                             |            |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
        |           Instance          |   Module   |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
        +-----------------------------+------------+---------+---------+----------+-----------+--------+---------+---------+
        |call_ln38_entry_proc_fu_322  |entry_proc  |        0|        0|      0 ns|       0 ns|       0|        0|       no|
        |grp_rgb2yuv_1_fu_350         |rgb2yuv_1   |   120155|  7372955|  1.202 ms|  73.730 ms|  120155|  7372955|       no|
        |grp_yuv_scale_fu_366         |yuv_scale   |    40007|  2457607|  0.400 ms|  24.576 ms|   40007|  2457607|       no|
        |grp_yuv2rgb_1_fu_383         |yuv2rgb_1   |   120149|  7372949|  1.201 ms|  73.729 ms|  120149|  7372949|       no|
        +-----------------------------+------------+---------+---------+----------+-----------+--------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.63>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%V_scale_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %V_scale" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 8 'read' 'V_scale_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%U_scale_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %U_scale" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 9 'read' 'U_scale_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%Y_scale_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %Y_scale" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 10 'read' 'Y_scale_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%out_height_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %out_height" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 11 'read' 'out_height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%out_width_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %out_width" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 12 'read' 'out_width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%out_channels_ch3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_channels_ch3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 13 'read' 'out_channels_ch3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%out_channels_ch2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_channels_ch2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 14 'read' 'out_channels_ch2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%out_channels_ch1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_channels_ch1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 15 'read' 'out_channels_ch1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%in_height_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in_height" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 16 'read' 'in_height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%in_width_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in_width" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 17 'read' 'in_width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%in_channels_ch3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_channels_ch3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 18 'read' 'in_channels_ch3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%in_channels_ch2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_channels_ch2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 19 'read' 'in_channels_ch2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%in_channels_ch1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_channels_ch1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 20 'read' 'in_channels_ch1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%V_scale_c = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 21 'alloca' 'V_scale_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%U_scale_c = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 22 'alloca' 'U_scale_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Y_scale_c = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 23 'alloca' 'Y_scale_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%out_height_c = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 24 'alloca' 'out_height_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%out_width_c = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 25 'alloca' 'out_width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%out_channels_ch3_c = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 26 'alloca' 'out_channels_ch3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_channels_ch2_c = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 27 'alloca' 'out_channels_ch2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%out_channels_ch1_c = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 28 'alloca' 'out_channels_ch1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch1 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44]   --->   Operation 29 'alloca' 'p_yuv_channels_ch1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch2 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44]   --->   Operation 30 'alloca' 'p_yuv_channels_ch2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch3 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44]   --->   Operation 31 'alloca' 'p_yuv_channels_ch3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_yuv_width = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44]   --->   Operation 32 'alloca' 'p_yuv_width' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_yuv_height = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44]   --->   Operation 33 'alloca' 'p_yuv_height' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_scale_channels_ch1 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45]   --->   Operation 34 'alloca' 'p_scale_channels_ch1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_scale_channels_ch2 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45]   --->   Operation 35 'alloca' 'p_scale_channels_ch2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_scale_channels_ch3 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45]   --->   Operation 36 'alloca' 'p_scale_channels_ch3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_scale_width = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45]   --->   Operation 37 'alloca' 'p_scale_width' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_scale_height = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45]   --->   Operation 38 'alloca' 'p_scale_height' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (3.63ns)   --->   "%call_ln38 = call void @entry_proc, i64 %out_channels_ch1_read, i64 %out_channels_ch1_c, i64 %out_channels_ch2_read, i64 %out_channels_ch2_c, i64 %out_channels_ch3_read, i64 %out_channels_ch3_c, i64 %out_width_read, i64 %out_width_c, i64 %out_height_read, i64 %out_height_c, i8 %Y_scale_read, i8 %Y_scale_c, i8 %U_scale_read, i8 %U_scale_c, i8 %V_scale_read, i8 %V_scale_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 39 'call' 'call_ln38' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 40 [2/2] (7.30ns)   --->   "%call_ln50 = call void @rgb2yuv.1, i16 %gmem, i64 %in_channels_ch1_read, i64 %in_channels_ch2_read, i64 %in_channels_ch3_read, i64 %in_width_read, i64 %in_height_read, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 40 'call' 'call_ln50' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln50 = call void @rgb2yuv.1, i16 %gmem, i64 %in_channels_ch1_read, i64 %in_channels_ch2_read, i64 %in_channels_ch3_read, i64 %in_width_read, i64 %in_height_read, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 41 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln51 = call void @yuv_scale, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i16 %p_scale_width, i16 %p_scale_height, i8 %Y_scale_c, i8 %U_scale_c, i8 %V_scale_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 42 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln51 = call void @yuv_scale, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i16 %p_scale_width, i16 %p_scale_height, i8 %Y_scale_c, i8 %U_scale_c, i8 %V_scale_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 43 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln52 = call void @yuv2rgb.1, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i16 %p_scale_width, i16 %p_scale_height, i16 %gmem, i64 %out_channels_ch1_c, i64 %out_channels_ch2_c, i64 %out_channels_ch3_c, i64 %out_width_c, i64 %out_height_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:52]   --->   Operation 44 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @V_scale_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %V_scale_c, i8 %V_scale_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 45 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i8 %V_scale_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 46 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @U_scale_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %U_scale_c, i8 %U_scale_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 47 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i8 %U_scale_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 48 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @Y_scale_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %Y_scale_c, i8 %Y_scale_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 49 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i8 %Y_scale_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 50 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @out_height_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %out_height_c, i64 %out_height_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 51 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i64 %out_height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 52 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @out_width_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %out_width_c, i64 %out_width_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 53 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i64 %out_width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 54 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @out_channels_ch3_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %out_channels_ch3_c, i64 %out_channels_ch3_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 55 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i64 %out_channels_ch3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 56 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @out_channels_ch2_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %out_channels_ch2_c, i64 %out_channels_ch2_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 57 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i64 %out_channels_ch2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 58 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @out_channels_ch1_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %out_channels_ch1_c, i64 %out_channels_ch1_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 59 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i64 %out_channels_ch1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 60 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln38 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_16" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38]   --->   Operation 61 'specdataflowpipeline' 'specdataflowpipeline_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%spectopmodule_ln30 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:30]   --->   Operation 62 'spectopmodule' 'spectopmodule_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln30 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_20, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0, i32 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:30]   --->   Operation 63 'specinterface' 'specinterface_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_22, i32 0, i32 0, void @empty_16, i32 64, i32 0, void @empty_15, void @empty_14, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_channels_ch1, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_18, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_channels_ch1, void @empty_11, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_channels_ch2, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_10, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_channels_ch2, void @empty_11, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_channels_ch3, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_9, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_channels_ch3, void @empty_11, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_width, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_8, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_width, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_height, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_height, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_channels_ch1, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_5, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_channels_ch1, void @empty_11, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_channels_ch2, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_channels_ch2, void @empty_11, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_channels_ch3, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_channels_ch3, void @empty_11, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_width, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_2, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_width, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_height, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_0, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_height, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Y_scale"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Y_scale, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Y_scale, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %U_scale"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %U_scale, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_19, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %U_scale, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %V_scale"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %V_scale, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_21, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %V_scale, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @p_yuv_OC_channels_OC_ch1_OC_channel_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch1"   --->   Operation 96 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @p_yuv_OC_channels_OC_ch2_OC_channel_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch2"   --->   Operation 98 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @p_yuv_OC_channels_OC_ch3_OC_channel_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_yuv_channels_ch3, i8 %p_yuv_channels_ch3"   --->   Operation 100 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @p_yuv_OC_width_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %p_yuv_width, i16 %p_yuv_width"   --->   Operation 102 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_yuv_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @p_yuv_OC_height_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %p_yuv_height, i16 %p_yuv_height"   --->   Operation 104 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_yuv_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @p_scale_OC_channels_OC_ch1_OC_channel_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch1"   --->   Operation 106 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @p_scale_OC_channels_OC_ch2_OC_channel_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch2"   --->   Operation 108 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @p_scale_OC_channels_OC_ch3_OC_channel_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_scale_channels_ch3, i8 %p_scale_channels_ch3"   --->   Operation 110 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @p_scale_OC_width_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %p_scale_width, i16 %p_scale_width"   --->   Operation 112 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_scale_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @p_scale_OC_height_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %p_scale_height, i16 %p_scale_height"   --->   Operation 114 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_scale_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @p_yuv_OC_channels_OC_ch1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch1"   --->   Operation 116 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @p_yuv_OC_channels_OC_ch2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch2"   --->   Operation 118 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @p_yuv_OC_channels_OC_ch3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_yuv_channels_ch3, i8 %p_yuv_channels_ch3"   --->   Operation 120 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @p_scale_OC_channels_OC_ch1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch1"   --->   Operation 122 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @p_scale_OC_channels_OC_ch2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch2"   --->   Operation 124 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @p_scale_OC_channels_OC_ch3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2457600, i8 %p_scale_channels_ch3, i8 %p_scale_channels_ch3"   --->   Operation 126 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln52 = call void @yuv2rgb.1, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i16 %p_scale_width, i16 %p_scale_height, i16 %gmem, i64 %out_channels_ch1_c, i64 %out_channels_ch2_c, i64 %out_channels_ch3_c, i64 %out_width_c, i64 %out_height_c" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:52]   --->   Operation 128 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:53]   --->   Operation 129 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_channels_ch1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_channels_ch2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_channels_ch3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
V_scale_read              (read                ) [ 00000000]
U_scale_read              (read                ) [ 00000000]
Y_scale_read              (read                ) [ 00000000]
out_height_read           (read                ) [ 00000000]
out_width_read            (read                ) [ 00000000]
out_channels_ch3_read     (read                ) [ 00000000]
out_channels_ch2_read     (read                ) [ 00000000]
out_channels_ch1_read     (read                ) [ 00000000]
in_height_read            (read                ) [ 00110000]
in_width_read             (read                ) [ 00110000]
in_channels_ch3_read      (read                ) [ 00110000]
in_channels_ch2_read      (read                ) [ 00110000]
in_channels_ch1_read      (read                ) [ 00110000]
V_scale_c                 (alloca              ) [ 01111111]
U_scale_c                 (alloca              ) [ 01111111]
Y_scale_c                 (alloca              ) [ 01111111]
out_height_c              (alloca              ) [ 01111111]
out_width_c               (alloca              ) [ 01111111]
out_channels_ch3_c        (alloca              ) [ 01111111]
out_channels_ch2_c        (alloca              ) [ 01111111]
out_channels_ch1_c        (alloca              ) [ 01111111]
p_yuv_channels_ch1        (alloca              ) [ 00111111]
p_yuv_channels_ch2        (alloca              ) [ 00111111]
p_yuv_channels_ch3        (alloca              ) [ 00111111]
p_yuv_width               (alloca              ) [ 00111111]
p_yuv_height              (alloca              ) [ 00111111]
p_scale_channels_ch1      (alloca              ) [ 00111111]
p_scale_channels_ch2      (alloca              ) [ 00111111]
p_scale_channels_ch3      (alloca              ) [ 00111111]
p_scale_width             (alloca              ) [ 00111111]
p_scale_height            (alloca              ) [ 00111111]
call_ln38                 (call                ) [ 00000000]
call_ln50                 (call                ) [ 00000000]
call_ln51                 (call                ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln38        (specinterface       ) [ 00000000]
empty_39                  (specchannel         ) [ 00000000]
specinterface_ln38        (specinterface       ) [ 00000000]
empty_40                  (specchannel         ) [ 00000000]
specinterface_ln38        (specinterface       ) [ 00000000]
empty_41                  (specchannel         ) [ 00000000]
specinterface_ln38        (specinterface       ) [ 00000000]
empty_42                  (specchannel         ) [ 00000000]
specinterface_ln38        (specinterface       ) [ 00000000]
empty_43                  (specchannel         ) [ 00000000]
specinterface_ln38        (specinterface       ) [ 00000000]
empty_44                  (specchannel         ) [ 00000000]
specinterface_ln38        (specinterface       ) [ 00000000]
empty_45                  (specchannel         ) [ 00000000]
specinterface_ln38        (specinterface       ) [ 00000000]
specdataflowpipeline_ln38 (specdataflowpipeline) [ 00000000]
spectopmodule_ln30        (spectopmodule       ) [ 00000000]
specinterface_ln30        (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_46                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_47                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_48                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_49                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_50                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_51                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_52                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_53                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_54                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_55                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_56                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_57                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_58                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_59                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_60                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_61                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
call_ln52                 (call                ) [ 00000000]
ret_ln53                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_height">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_width">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_height">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Y_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="U_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="V_scale">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2yuv.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv_scale"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv2rgb.1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale_c_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale_c_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale_c_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height_c_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width_c_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3_c_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2_c_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1_c_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_OC_channels_OC_ch1_OC_channel_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_OC_channels_OC_ch2_OC_channel_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_OC_channels_OC_ch3_OC_channel_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_OC_width_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_OC_height_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_OC_channels_OC_ch1_OC_channel_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_OC_channels_OC_ch2_OC_channel_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_OC_channels_OC_ch3_OC_channel_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_OC_width_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_OC_height_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_OC_channels_OC_ch1_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_OC_channels_OC_ch2_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_OC_channels_OC_ch3_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_OC_channels_OC_ch1_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_OC_channels_OC_ch2_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_OC_channels_OC_ch3_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="V_scale_c_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_scale_c/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="U_scale_c_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U_scale_c/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Y_scale_c_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Y_scale_c/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="out_height_c_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_height_c/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="out_width_c_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_width_c/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="out_channels_ch3_c_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_channels_ch3_c/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="out_channels_ch2_c_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_channels_ch2_c/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="out_channels_ch1_c_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_channels_ch1_c/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_yuv_channels_ch1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_yuv_channels_ch2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_yuv_channels_ch3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch3/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_yuv_width_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_width/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_yuv_height_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_height/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_scale_channels_ch1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_scale_channels_ch2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_scale_channels_ch3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch3/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_scale_width_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_width/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_scale_height_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_height/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="V_scale_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="U_scale_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="Y_scale_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="out_height_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_height_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="out_width_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_width_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="out_channels_ch3_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_channels_ch3_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="out_channels_ch2_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_channels_ch2_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="out_channels_ch1_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_channels_ch1_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="in_height_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="in_width_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="in_channels_ch3_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_channels_ch3_read/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="in_channels_ch2_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_channels_ch2_read/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="in_channels_ch1_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_channels_ch1_read/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="call_ln38_entry_proc_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="64" slack="0"/>
<pin id="326" dir="0" index="3" bw="64" slack="0"/>
<pin id="327" dir="0" index="4" bw="64" slack="0"/>
<pin id="328" dir="0" index="5" bw="64" slack="0"/>
<pin id="329" dir="0" index="6" bw="64" slack="0"/>
<pin id="330" dir="0" index="7" bw="64" slack="0"/>
<pin id="331" dir="0" index="8" bw="64" slack="0"/>
<pin id="332" dir="0" index="9" bw="64" slack="0"/>
<pin id="333" dir="0" index="10" bw="64" slack="0"/>
<pin id="334" dir="0" index="11" bw="8" slack="0"/>
<pin id="335" dir="0" index="12" bw="8" slack="0"/>
<pin id="336" dir="0" index="13" bw="8" slack="0"/>
<pin id="337" dir="0" index="14" bw="8" slack="0"/>
<pin id="338" dir="0" index="15" bw="8" slack="0"/>
<pin id="339" dir="0" index="16" bw="8" slack="0"/>
<pin id="340" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_rgb2yuv_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="0" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="0" index="2" bw="64" slack="1"/>
<pin id="354" dir="0" index="3" bw="64" slack="1"/>
<pin id="355" dir="0" index="4" bw="64" slack="1"/>
<pin id="356" dir="0" index="5" bw="64" slack="1"/>
<pin id="357" dir="0" index="6" bw="64" slack="1"/>
<pin id="358" dir="0" index="7" bw="8" slack="1"/>
<pin id="359" dir="0" index="8" bw="8" slack="1"/>
<pin id="360" dir="0" index="9" bw="8" slack="1"/>
<pin id="361" dir="0" index="10" bw="16" slack="1"/>
<pin id="362" dir="0" index="11" bw="16" slack="1"/>
<pin id="363" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_yuv_scale_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="3"/>
<pin id="369" dir="0" index="2" bw="8" slack="3"/>
<pin id="370" dir="0" index="3" bw="8" slack="3"/>
<pin id="371" dir="0" index="4" bw="16" slack="3"/>
<pin id="372" dir="0" index="5" bw="16" slack="3"/>
<pin id="373" dir="0" index="6" bw="8" slack="3"/>
<pin id="374" dir="0" index="7" bw="8" slack="3"/>
<pin id="375" dir="0" index="8" bw="8" slack="3"/>
<pin id="376" dir="0" index="9" bw="16" slack="3"/>
<pin id="377" dir="0" index="10" bw="16" slack="3"/>
<pin id="378" dir="0" index="11" bw="8" slack="3"/>
<pin id="379" dir="0" index="12" bw="8" slack="3"/>
<pin id="380" dir="0" index="13" bw="8" slack="3"/>
<pin id="381" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_yuv2rgb_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="0" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="5"/>
<pin id="386" dir="0" index="2" bw="8" slack="5"/>
<pin id="387" dir="0" index="3" bw="8" slack="5"/>
<pin id="388" dir="0" index="4" bw="16" slack="5"/>
<pin id="389" dir="0" index="5" bw="16" slack="5"/>
<pin id="390" dir="0" index="6" bw="16" slack="0"/>
<pin id="391" dir="0" index="7" bw="64" slack="5"/>
<pin id="392" dir="0" index="8" bw="64" slack="5"/>
<pin id="393" dir="0" index="9" bw="64" slack="5"/>
<pin id="394" dir="0" index="10" bw="64" slack="5"/>
<pin id="395" dir="0" index="11" bw="64" slack="5"/>
<pin id="396" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln52/6 "/>
</bind>
</comp>

<comp id="399" class="1005" name="in_height_read_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="in_width_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_width_read "/>
</bind>
</comp>

<comp id="409" class="1005" name="in_channels_ch3_read_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_read "/>
</bind>
</comp>

<comp id="414" class="1005" name="in_channels_ch2_read_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="in_channels_ch1_read_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="V_scale_c_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="V_scale_c "/>
</bind>
</comp>

<comp id="430" class="1005" name="U_scale_c_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="U_scale_c "/>
</bind>
</comp>

<comp id="436" class="1005" name="Y_scale_c_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="Y_scale_c "/>
</bind>
</comp>

<comp id="442" class="1005" name="out_height_c_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_height_c "/>
</bind>
</comp>

<comp id="448" class="1005" name="out_width_c_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_width_c "/>
</bind>
</comp>

<comp id="454" class="1005" name="out_channels_ch3_c_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_channels_ch3_c "/>
</bind>
</comp>

<comp id="460" class="1005" name="out_channels_ch2_c_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_channels_ch2_c "/>
</bind>
</comp>

<comp id="466" class="1005" name="out_channels_ch1_c_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_channels_ch1_c "/>
</bind>
</comp>

<comp id="472" class="1005" name="p_yuv_channels_ch1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_channels_ch1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="p_yuv_channels_ch2_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="1"/>
<pin id="480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_channels_ch2 "/>
</bind>
</comp>

<comp id="484" class="1005" name="p_yuv_channels_ch3_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_channels_ch3 "/>
</bind>
</comp>

<comp id="490" class="1005" name="p_yuv_width_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_width "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_yuv_height_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="1"/>
<pin id="498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_height "/>
</bind>
</comp>

<comp id="502" class="1005" name="p_scale_channels_ch1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="3"/>
<pin id="504" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_scale_channels_ch1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="p_scale_channels_ch2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="3"/>
<pin id="510" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_scale_channels_ch2 "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_scale_channels_ch3_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="3"/>
<pin id="516" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_scale_channels_ch3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_scale_width_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="3"/>
<pin id="522" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_scale_width "/>
</bind>
</comp>

<comp id="526" class="1005" name="p_scale_height_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="3"/>
<pin id="528" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_scale_height "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="32" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="12" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="8" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="6" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="4" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="32" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="2" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="342"><net_src comp="286" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="343"><net_src comp="280" pin="2"/><net_sink comp="322" pin=3"/></net>

<net id="344"><net_src comp="274" pin="2"/><net_sink comp="322" pin=5"/></net>

<net id="345"><net_src comp="268" pin="2"/><net_sink comp="322" pin=7"/></net>

<net id="346"><net_src comp="262" pin="2"/><net_sink comp="322" pin=9"/></net>

<net id="347"><net_src comp="256" pin="2"/><net_sink comp="322" pin=11"/></net>

<net id="348"><net_src comp="250" pin="2"/><net_sink comp="322" pin=13"/></net>

<net id="349"><net_src comp="244" pin="2"/><net_sink comp="322" pin=15"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="365"><net_src comp="0" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="382"><net_src comp="40" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="397"><net_src comp="42" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="398"><net_src comp="0" pin="0"/><net_sink comp="383" pin=6"/></net>

<net id="402"><net_src comp="292" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="350" pin=6"/></net>

<net id="407"><net_src comp="298" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="350" pin=5"/></net>

<net id="412"><net_src comp="304" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="350" pin=4"/></net>

<net id="417"><net_src comp="310" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="350" pin=3"/></net>

<net id="422"><net_src comp="316" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="427"><net_src comp="172" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="322" pin=16"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="366" pin=13"/></net>

<net id="433"><net_src comp="176" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="322" pin=14"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="366" pin=12"/></net>

<net id="439"><net_src comp="180" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="322" pin=12"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="366" pin=11"/></net>

<net id="445"><net_src comp="184" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="322" pin=10"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="383" pin=11"/></net>

<net id="451"><net_src comp="188" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="322" pin=8"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="383" pin=10"/></net>

<net id="457"><net_src comp="192" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="322" pin=6"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="383" pin=9"/></net>

<net id="463"><net_src comp="196" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="383" pin=8"/></net>

<net id="469"><net_src comp="200" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="383" pin=7"/></net>

<net id="475"><net_src comp="204" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="350" pin=7"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="481"><net_src comp="208" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="350" pin=8"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="487"><net_src comp="212" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="350" pin=9"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="366" pin=3"/></net>

<net id="493"><net_src comp="216" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="350" pin=10"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="499"><net_src comp="220" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="350" pin=11"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="366" pin=5"/></net>

<net id="505"><net_src comp="224" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="366" pin=6"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="511"><net_src comp="228" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="366" pin=7"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="517"><net_src comp="232" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="366" pin=8"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="383" pin=3"/></net>

<net id="523"><net_src comp="236" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="366" pin=9"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="383" pin=4"/></net>

<net id="529"><net_src comp="240" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="366" pin=10"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="383" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 7 }
 - Input state : 
	Port: yuv_filter : gmem | {2 3 }
	Port: yuv_filter : in_channels_ch1 | {1 }
	Port: yuv_filter : in_channels_ch2 | {1 }
	Port: yuv_filter : in_channels_ch3 | {1 }
	Port: yuv_filter : in_width | {1 }
	Port: yuv_filter : in_height | {1 }
	Port: yuv_filter : out_channels_ch1 | {1 }
	Port: yuv_filter : out_channels_ch2 | {1 }
	Port: yuv_filter : out_channels_ch3 | {1 }
	Port: yuv_filter : out_width | {1 }
	Port: yuv_filter : out_height | {1 }
	Port: yuv_filter : Y_scale | {1 }
	Port: yuv_filter : U_scale | {1 }
	Port: yuv_filter : V_scale | {1 }
  - Chain level:
	State 1
		call_ln38 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |    call_ln38_entry_proc_fu_322    |    0    |    0    |    0    |    0    |
|   call   |        grp_rgb2yuv_1_fu_350       |    6    | 16.1186 |   826   |   820   |
|          |        grp_yuv_scale_fu_366       |    1    |    0    |   214   |   207   |
|          |        grp_yuv2rgb_1_fu_383       |    4    | 14.4113 |   842   |   758   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |      V_scale_read_read_fu_244     |    0    |    0    |    0    |    0    |
|          |      U_scale_read_read_fu_250     |    0    |    0    |    0    |    0    |
|          |      Y_scale_read_read_fu_256     |    0    |    0    |    0    |    0    |
|          |    out_height_read_read_fu_262    |    0    |    0    |    0    |    0    |
|          |     out_width_read_read_fu_268    |    0    |    0    |    0    |    0    |
|          | out_channels_ch3_read_read_fu_274 |    0    |    0    |    0    |    0    |
|   read   | out_channels_ch2_read_read_fu_280 |    0    |    0    |    0    |    0    |
|          | out_channels_ch1_read_read_fu_286 |    0    |    0    |    0    |    0    |
|          |     in_height_read_read_fu_292    |    0    |    0    |    0    |    0    |
|          |     in_width_read_read_fu_298     |    0    |    0    |    0    |    0    |
|          |  in_channels_ch3_read_read_fu_304 |    0    |    0    |    0    |    0    |
|          |  in_channels_ch2_read_read_fu_310 |    0    |    0    |    0    |    0    |
|          |  in_channels_ch1_read_read_fu_316 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    11   | 30.5299 |   1882  |   1785  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      U_scale_c_reg_430     |    8   |
|      V_scale_c_reg_424     |    8   |
|      Y_scale_c_reg_436     |    8   |
|in_channels_ch1_read_reg_419|   64   |
|in_channels_ch2_read_reg_414|   64   |
|in_channels_ch3_read_reg_409|   64   |
|   in_height_read_reg_399   |   64   |
|    in_width_read_reg_404   |   64   |
| out_channels_ch1_c_reg_466 |   64   |
| out_channels_ch2_c_reg_460 |   64   |
| out_channels_ch3_c_reg_454 |   64   |
|    out_height_c_reg_442    |   64   |
|     out_width_c_reg_448    |   64   |
|p_scale_channels_ch1_reg_502|    8   |
|p_scale_channels_ch2_reg_508|    8   |
|p_scale_channels_ch3_reg_514|    8   |
|   p_scale_height_reg_526   |   16   |
|    p_scale_width_reg_520   |   16   |
| p_yuv_channels_ch1_reg_472 |    8   |
| p_yuv_channels_ch2_reg_478 |    8   |
| p_yuv_channels_ch3_reg_484 |    8   |
|    p_yuv_height_reg_496    |   16   |
|     p_yuv_width_reg_490    |   16   |
+----------------------------+--------+
|            Total           |   776  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |   30   |  1882  |  1785  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   776  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   30   |  2658  |  1785  |
+-----------+--------+--------+--------+--------+
