#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb5aef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb59350 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0xb480f0 .functor NOT 1, L_0xb83c50, C4<0>, C4<0>, C4<0>;
L_0xb83a80 .functor XOR 5, L_0xb83890, L_0xb839e0, C4<00000>, C4<00000>;
L_0xb83b90 .functor XOR 5, L_0xb83a80, L_0xb83af0, C4<00000>, C4<00000>;
v0xb805a0_0 .net *"_ivl_10", 4 0, L_0xb83af0;  1 drivers
v0xb806a0_0 .net *"_ivl_12", 4 0, L_0xb83b90;  1 drivers
v0xb80780_0 .net *"_ivl_2", 4 0, L_0xb837d0;  1 drivers
v0xb80840_0 .net *"_ivl_4", 4 0, L_0xb83890;  1 drivers
v0xb80920_0 .net *"_ivl_6", 4 0, L_0xb839e0;  1 drivers
v0xb80a50_0 .net *"_ivl_8", 4 0, L_0xb83a80;  1 drivers
v0xb80b30_0 .var "clk", 0 0;
v0xb80bd0_0 .var/2u "stats1", 159 0;
v0xb80c90_0 .var/2u "strobe", 0 0;
v0xb80de0_0 .net "sum_dut", 4 0, L_0xb836c0;  1 drivers
v0xb80ea0_0 .net "sum_ref", 4 0, L_0xb815b0;  1 drivers
v0xb80f40_0 .net "tb_match", 0 0, L_0xb83c50;  1 drivers
v0xb80fe0_0 .net "tb_mismatch", 0 0, L_0xb480f0;  1 drivers
v0xb810a0_0 .net "x", 3 0, v0xb7a2d0_0;  1 drivers
v0xb81160_0 .net "y", 3 0, v0xb7a390_0;  1 drivers
L_0xb837d0 .concat [ 5 0 0 0], L_0xb815b0;
L_0xb83890 .concat [ 5 0 0 0], L_0xb815b0;
L_0xb839e0 .concat [ 5 0 0 0], L_0xb836c0;
L_0xb83af0 .concat [ 5 0 0 0], L_0xb815b0;
L_0xb83c50 .cmp/eeq 5, L_0xb837d0, L_0xb83b90;
S_0xb50d40 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0xb59350;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0xb56cf0_0 .net *"_ivl_0", 4 0, L_0xb812a0;  1 drivers
L_0x7fb091b94018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb542e0_0 .net *"_ivl_3", 0 0, L_0x7fb091b94018;  1 drivers
v0xb51870_0 .net *"_ivl_4", 4 0, L_0xb81430;  1 drivers
L_0x7fb091b94060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb57010_0 .net *"_ivl_7", 0 0, L_0x7fb091b94060;  1 drivers
v0xb54600_0 .net "sum", 4 0, L_0xb815b0;  alias, 1 drivers
v0xb51bc0_0 .net "x", 3 0, v0xb7a2d0_0;  alias, 1 drivers
v0xb79ec0_0 .net "y", 3 0, v0xb7a390_0;  alias, 1 drivers
L_0xb812a0 .concat [ 4 1 0 0], v0xb7a2d0_0, L_0x7fb091b94018;
L_0xb81430 .concat [ 4 1 0 0], v0xb7a390_0, L_0x7fb091b94060;
L_0xb815b0 .arith/sum 5, L_0xb812a0, L_0xb81430;
S_0xb7a020 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0xb59350;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0xb7a1f0_0 .net "clk", 0 0, v0xb80b30_0;  1 drivers
v0xb7a2d0_0 .var "x", 3 0;
v0xb7a390_0 .var "y", 3 0;
E_0xb41de0/0 .event negedge, v0xb7a1f0_0;
E_0xb41de0/1 .event posedge, v0xb7a1f0_0;
E_0xb41de0 .event/or E_0xb41de0/0, E_0xb41de0/1;
S_0xb7a470 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0xb59350;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
o0x7fb091bde278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0xb7fe30_0 name=_ivl_43
v0xb7ff10_0 .net "carry", 3 0, L_0xb83de0;  1 drivers
v0xb7fff0_0 .net "sum", 4 0, L_0xb836c0;  alias, 1 drivers
v0xb800b0_0 .net "x", 3 0, v0xb7a2d0_0;  alias, 1 drivers
v0xb801c0_0 .net "y", 3 0, v0xb7a390_0;  alias, 1 drivers
L_0xb81b70 .part v0xb7a2d0_0, 0, 1;
L_0xb81cc0 .part v0xb7a390_0, 0, 1;
L_0xb822a0 .part v0xb7a2d0_0, 1, 1;
L_0xb823d0 .part v0xb7a390_0, 1, 1;
L_0xb82500 .part L_0xb83de0, 0, 1;
L_0xb82a30 .part v0xb7a2d0_0, 2, 1;
L_0xb82ba0 .part v0xb7a390_0, 2, 1;
L_0xb82cd0 .part L_0xb83de0, 1, 1;
L_0xb832e0 .part v0xb7a2d0_0, 3, 1;
L_0xb83410 .part v0xb7a390_0, 3, 1;
L_0xb83620 .part L_0xb83de0, 2, 1;
LS_0xb836c0_0_0 .concat8 [ 1 1 1 1], L_0xb81870, L_0xb81fa0, L_0xb82730, L_0xb82fe0;
LS_0xb836c0_0_4 .concat8 [ 1 0 0 0], L_0xb83250;
L_0xb836c0 .concat8 [ 4 1 0 0], LS_0xb836c0_0_0, LS_0xb836c0_0_4;
L_0xb83de0 .concat [ 1 1 1 1], L_0xb81ae0, L_0xb82210, L_0xb829a0, o0x7fb091bde278;
S_0xb7a600 .scope module, "fa0" "full_adder" 4 9, 4 42 0, S_0xb7a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0xb81ae0 .functor OR 1, L_0xb81790, L_0xb81a00, C4<0>, C4<0>;
v0xb7b570_0 .net "a", 0 0, L_0xb81b70;  1 drivers
v0xb7b630_0 .net "b", 0 0, L_0xb81cc0;  1 drivers
v0xb7b700_0 .net "c1", 0 0, L_0xb81790;  1 drivers
v0xb7b800_0 .net "c2", 0 0, L_0xb81a00;  1 drivers
L_0x7fb091b940a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb7b8d0_0 .net "c_in", 0 0, L_0x7fb091b940a8;  1 drivers
v0xb7b9c0_0 .net "c_out", 0 0, L_0xb81ae0;  1 drivers
v0xb7ba60_0 .net "s1", 0 0, L_0xb5c8e0;  1 drivers
v0xb7bb50_0 .net "sum", 0 0, L_0xb81870;  1 drivers
S_0xb7a890 .scope module, "ha1" "half_adder" 4 52, 4 69 0, S_0xb7a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c_out";
L_0xb5c8e0 .functor XOR 1, L_0xb81b70, L_0xb81cc0, C4<0>, C4<0>;
L_0xb81790 .functor AND 1, L_0xb81b70, L_0xb81cc0, C4<1>, C4<1>;
v0xb7ab50_0 .net "a", 0 0, L_0xb81b70;  alias, 1 drivers
v0xb7ac30_0 .net "b", 0 0, L_0xb81cc0;  alias, 1 drivers
v0xb7acf0_0 .net "c_out", 0 0, L_0xb81790;  alias, 1 drivers
v0xb7adc0_0 .net "sum", 0 0, L_0xb5c8e0;  alias, 1 drivers
S_0xb7af30 .scope module, "ha2" "half_adder" 4 59, 4 69 0, S_0xb7a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c_out";
L_0xb81870 .functor XOR 1, L_0xb5c8e0, L_0x7fb091b940a8, C4<0>, C4<0>;
L_0xb81a00 .functor AND 1, L_0xb5c8e0, L_0x7fb091b940a8, C4<1>, C4<1>;
v0xb7b1c0_0 .net "a", 0 0, L_0xb5c8e0;  alias, 1 drivers
v0xb7b290_0 .net "b", 0 0, L_0x7fb091b940a8;  alias, 1 drivers
v0xb7b330_0 .net "c_out", 0 0, L_0xb81a00;  alias, 1 drivers
v0xb7b400_0 .net "sum", 0 0, L_0xb81870;  alias, 1 drivers
S_0xb7bc20 .scope module, "fa1" "full_adder" 4 17, 4 42 0, S_0xb7a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0xb82210 .functor OR 1, L_0xb81f10, L_0xb82130, C4<0>, C4<0>;
v0xb7cb70_0 .net "a", 0 0, L_0xb822a0;  1 drivers
v0xb7cc30_0 .net "b", 0 0, L_0xb823d0;  1 drivers
v0xb7cd00_0 .net "c1", 0 0, L_0xb81f10;  1 drivers
v0xb7ce00_0 .net "c2", 0 0, L_0xb82130;  1 drivers
v0xb7ced0_0 .net "c_in", 0 0, L_0xb82500;  1 drivers
v0xb7cfc0_0 .net "c_out", 0 0, L_0xb82210;  1 drivers
v0xb7d060_0 .net "s1", 0 0, L_0xb81e80;  1 drivers
v0xb7d150_0 .net "sum", 0 0, L_0xb81fa0;  1 drivers
S_0xb7beb0 .scope module, "ha1" "half_adder" 4 52, 4 69 0, S_0xb7bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c_out";
L_0xb81e80 .functor XOR 1, L_0xb822a0, L_0xb823d0, C4<0>, C4<0>;
L_0xb81f10 .functor AND 1, L_0xb822a0, L_0xb823d0, C4<1>, C4<1>;
v0xb7c150_0 .net "a", 0 0, L_0xb822a0;  alias, 1 drivers
v0xb7c230_0 .net "b", 0 0, L_0xb823d0;  alias, 1 drivers
v0xb7c2f0_0 .net "c_out", 0 0, L_0xb81f10;  alias, 1 drivers
v0xb7c3c0_0 .net "sum", 0 0, L_0xb81e80;  alias, 1 drivers
S_0xb7c530 .scope module, "ha2" "half_adder" 4 59, 4 69 0, S_0xb7bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c_out";
L_0xb81fa0 .functor XOR 1, L_0xb81e80, L_0xb82500, C4<0>, C4<0>;
L_0xb82130 .functor AND 1, L_0xb81e80, L_0xb82500, C4<1>, C4<1>;
v0xb7c7c0_0 .net "a", 0 0, L_0xb81e80;  alias, 1 drivers
v0xb7c890_0 .net "b", 0 0, L_0xb82500;  alias, 1 drivers
v0xb7c930_0 .net "c_out", 0 0, L_0xb82130;  alias, 1 drivers
v0xb7ca00_0 .net "sum", 0 0, L_0xb81fa0;  alias, 1 drivers
S_0xb7d220 .scope module, "fa2" "full_adder" 4 25, 4 42 0, S_0xb7a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0xb829a0 .functor OR 1, L_0xb826a0, L_0xb828c0, C4<0>, C4<0>;
v0xb7e180_0 .net "a", 0 0, L_0xb82a30;  1 drivers
v0xb7e240_0 .net "b", 0 0, L_0xb82ba0;  1 drivers
v0xb7e310_0 .net "c1", 0 0, L_0xb826a0;  1 drivers
v0xb7e410_0 .net "c2", 0 0, L_0xb828c0;  1 drivers
v0xb7e4e0_0 .net "c_in", 0 0, L_0xb82cd0;  1 drivers
v0xb7e5d0_0 .net "c_out", 0 0, L_0xb829a0;  1 drivers
v0xb7e670_0 .net "s1", 0 0, L_0xb82630;  1 drivers
v0xb7e760_0 .net "sum", 0 0, L_0xb82730;  1 drivers
S_0xb7d4e0 .scope module, "ha1" "half_adder" 4 52, 4 69 0, S_0xb7d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c_out";
L_0xb82630 .functor XOR 1, L_0xb82a30, L_0xb82ba0, C4<0>, C4<0>;
L_0xb826a0 .functor AND 1, L_0xb82a30, L_0xb82ba0, C4<1>, C4<1>;
v0xb7d780_0 .net "a", 0 0, L_0xb82a30;  alias, 1 drivers
v0xb7d840_0 .net "b", 0 0, L_0xb82ba0;  alias, 1 drivers
v0xb7d900_0 .net "c_out", 0 0, L_0xb826a0;  alias, 1 drivers
v0xb7d9d0_0 .net "sum", 0 0, L_0xb82630;  alias, 1 drivers
S_0xb7db40 .scope module, "ha2" "half_adder" 4 59, 4 69 0, S_0xb7d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c_out";
L_0xb82730 .functor XOR 1, L_0xb82630, L_0xb82cd0, C4<0>, C4<0>;
L_0xb828c0 .functor AND 1, L_0xb82630, L_0xb82cd0, C4<1>, C4<1>;
v0xb7ddd0_0 .net "a", 0 0, L_0xb82630;  alias, 1 drivers
v0xb7dea0_0 .net "b", 0 0, L_0xb82cd0;  alias, 1 drivers
v0xb7df40_0 .net "c_out", 0 0, L_0xb828c0;  alias, 1 drivers
v0xb7e010_0 .net "sum", 0 0, L_0xb82730;  alias, 1 drivers
S_0xb7e830 .scope module, "fa3" "full_adder" 4 33, 4 42 0, S_0xb7a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0xb83250 .functor OR 1, L_0xb82f00, L_0xb83170, C4<0>, C4<0>;
v0xb7f780_0 .net "a", 0 0, L_0xb832e0;  1 drivers
v0xb7f840_0 .net "b", 0 0, L_0xb83410;  1 drivers
v0xb7f910_0 .net "c1", 0 0, L_0xb82f00;  1 drivers
v0xb7fa10_0 .net "c2", 0 0, L_0xb83170;  1 drivers
v0xb7fae0_0 .net "c_in", 0 0, L_0xb83620;  1 drivers
v0xb7fbd0_0 .net "c_out", 0 0, L_0xb83250;  1 drivers
v0xb7fc70_0 .net "s1", 0 0, L_0xb82e50;  1 drivers
v0xb7fd60_0 .net "sum", 0 0, L_0xb82fe0;  1 drivers
S_0xb7eac0 .scope module, "ha1" "half_adder" 4 52, 4 69 0, S_0xb7e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c_out";
L_0xb82e50 .functor XOR 1, L_0xb832e0, L_0xb83410, C4<0>, C4<0>;
L_0xb82f00 .functor AND 1, L_0xb832e0, L_0xb83410, C4<1>, C4<1>;
v0xb7ed60_0 .net "a", 0 0, L_0xb832e0;  alias, 1 drivers
v0xb7ee40_0 .net "b", 0 0, L_0xb83410;  alias, 1 drivers
v0xb7ef00_0 .net "c_out", 0 0, L_0xb82f00;  alias, 1 drivers
v0xb7efd0_0 .net "sum", 0 0, L_0xb82e50;  alias, 1 drivers
S_0xb7f140 .scope module, "ha2" "half_adder" 4 59, 4 69 0, S_0xb7e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c_out";
L_0xb82fe0 .functor XOR 1, L_0xb82e50, L_0xb83620, C4<0>, C4<0>;
L_0xb83170 .functor AND 1, L_0xb82e50, L_0xb83620, C4<1>, C4<1>;
v0xb7f3d0_0 .net "a", 0 0, L_0xb82e50;  alias, 1 drivers
v0xb7f4a0_0 .net "b", 0 0, L_0xb83620;  alias, 1 drivers
v0xb7f540_0 .net "c_out", 0 0, L_0xb83170;  alias, 1 drivers
v0xb7f610_0 .net "sum", 0 0, L_0xb82fe0;  alias, 1 drivers
S_0xb803a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0xb59350;
 .timescale -12 -12;
E_0xb41f90 .event anyedge, v0xb80c90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb80c90_0;
    %nor/r;
    %assign/vec4 v0xb80c90_0, 0;
    %wait E_0xb41f90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb7a020;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb41de0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0xb7a390_0, 0;
    %assign/vec4 v0xb7a2d0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xb59350;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb80b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb80c90_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xb59350;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xb80b30_0;
    %inv;
    %store/vec4 v0xb80b30_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xb59350;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb7a1f0_0, v0xb80fe0_0, v0xb810a0_0, v0xb81160_0, v0xb80ea0_0, v0xb80de0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xb59350;
T_5 ;
    %load/vec4 v0xb80bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xb80bd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb80bd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0xb80bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb80bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb80bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb80bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xb59350;
T_6 ;
    %wait E_0xb41de0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb80bd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb80bd0_0, 4, 32;
    %load/vec4 v0xb80f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xb80bd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb80bd0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb80bd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb80bd0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xb80ea0_0;
    %load/vec4 v0xb80ea0_0;
    %load/vec4 v0xb80de0_0;
    %xor;
    %load/vec4 v0xb80ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xb80bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb80bd0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xb80bd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb80bd0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/m2014_q4j/iter0/response1/top_module.sv";
