
3
%s %s
*	simulator2
Vivado Simulator2
2012.4
V
%s
*	simulator2B
@Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
ù
Running: %s
333*	simulator2Ò
Ó/opt/Xilinx/14.4/ISE_DS/PlanAhead/bin/unwrapped/lnx64.o/xelab -v 0 -debug typical -s ./out.xsim -prj /tmp/xsim.prj.Ut26ei -sourcelibdir rtl -sourcelibdir /opt/Bluespec/Bluespec-2013.01.beta5/lib/Libraries -sourcelibdir /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog -sourcelibext .v -d TOP=mkHCrt_TB1 -L unisims_ver -t work_mkHCrt_TB1.glbl -t work_mkHCrt_TB1.main Z43-3449
P
.Multi-threading is on. Using %s slave threads
406*	simulator2
6Z43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
ó
+Analyzing Verilog file "%s" into library %s165*xsimverific29
7/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/main.v2
work_mkHCrt_TB1Z10-165
å
+Analyzing Verilog file "%s" into library %s165*xsimverific2.
,/home/shep/projects/hotline/rtl/mkHCrt_TB1.v2
work_mkHCrt_TB1Z10-165
ò
,overwriting previous definition of module %s1195*xsimverific2

mkHCrt_TB120
,/home/shep/projects/hotline/rtl/mkHCrt_TB1.v2
318@Z10-1195
é
+Analyzing Verilog file "%s" into library %s165*xsimverific20
./opt/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v2
work_mkHCrt_TB1Z10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
I
%Time Resolution for simulation is %s
344*	simulator2
1psZ43-3460
I
Compiling module %s405*	simulator2
work_mkHCrt_TB1.glbl
Z43-3953
h
Compiling module %s405*	simulator26
4work_mkHCrt_TB1.FIFO2(width=32'b0100011,guarded=...
Z43-3953
h
Compiling module %s405*	simulator26
4work_mkHCrt_TB1.FIFO2(width=32'b0100100,guarded=...
Z43-3953
_
Compiling module %s405*	simulator2-
+work_mkHCrt_TB1.mkA4LS(hasDebugLogic=1'b1)
Z43-3953
h
Compiling module %s405*	simulator26
4work_mkHCrt_TB1.FIFO2(width=32'b0100010,guarded=...
Z43-3953
h
Compiling module %s405*	simulator26
4work_mkHCrt_TB1.FIFO2(width=32'b010,guarded=32'b...
Z43-3953
h
Compiling module %s405*	simulator26
4work_mkHCrt_TB1.FIFO2(width=32'b0100000,guarded=...
Z43-3953
h
Compiling module %s405*	simulator26
4work_mkHCrt_TB1.FIFO2(width=32'b0101000,guarded=...
Z43-3953
h
Compiling module %s405*	simulator26
4work_mkHCrt_TB1.SizedFIFO(p1width=32'b0100000,p2...
Z43-3953
X
Compiling module %s405*	simulator2&
$work_mkHCrt_TB1.mkHCrtCompleter2Axi
Z43-3953
h
Compiling module %s405*	simulator26
4work_mkHCrt_TB1.FIFO2(width=32'b01010,guarded=32...
Z43-3953
h
Compiling module %s405*	simulator26
4work_mkHCrt_TB1.FIFO2(width=32'b0110000,guarded=...
Z43-3953
M
Compiling module %s405*	simulator2
work_mkHCrt_TB1.mkL2Proc
Z43-3953
O
Compiling module %s405*	simulator2
work_mkHCrt_TB1.mkHCrt_TB1
Z43-3953
I
Compiling module %s405*	simulator2
work_mkHCrt_TB1.main
Z43-3953
H
Built simulation snapshot %s
278*	simulator2

./out.xsimZ43-3394


End Record