Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 18 00:39:47 2023
| Host         : Cookiecoolkid running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rv32m_top_control_sets_placed.rpt
| Design       : rv32m_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           25 |
| No           | No                    | Yes                    |              32 |           16 |
| No           | Yes                   | No                     |              35 |            9 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |             352 |          129 |
| Yes          | Yes                   | No                     |              34 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal             |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | p_0_in                                 | AN[7]_i_1_n_0                              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | p_0_in                                 | AN[3]_i_1_n_0                              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                        | rv32mtop/rv_mul32b/numberb                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                        | rv32mtop/rv_mul32b1/numberb[15]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | in_valid_IBUF                          | rst_IBUF                                   |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | rv32mtop/rv_div32b/cn[5]_i_1__1_n_0    | rst_IBUF                                   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | rv32mtop/rv_mul32b/cn[5]_i_1__2_n_0    | rst_IBUF                                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | rv32mtop/rv_mul32b1/cn[5]_i_1__3_n_0   | rst_IBUF                                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | rv32mtop/rv_div32u/cn[5]_i_1__0_n_0    | rst_IBUF                                   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | p_0_in                                 |                                            |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                        | counter0[27]_i_1_n_0                       |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG | counter1[27]_i_2_n_0                   | counter1[27]_i_1_n_0                       |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG |                                        | rst_IBUF                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | rv32mtop/rv_div32b/RDIV[63]_i_1__0_n_0 | rst_IBUF                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | rv32mtop/rv_div32b/RDIV[31]_i_1__0_n_0 | rst_IBUF                                   |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | rv32mtop/rv_div32u/RDIV[31]            | rst_IBUF                                   |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | rv32mtop/rv_div32u/RDIV[47]            | rst_IBUF                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG |                                        |                                            |               25 |             44 |         1.76 |
|  clk_IBUF_BUFG | rv32mtop/rv_mul32b/rp                  | rst_IBUF                                   |               24 |             63 |         2.62 |
|  clk_IBUF_BUFG | rv32mtop/rv_mul32b1/ry[31]_i_1_n_0     | rst_IBUF                                   |               22 |             63 |         2.86 |
|  clk_IBUF_BUFG | rv32mtop/rv_mul32u/ry[31]_i_1__1_n_0   | rst_IBUF                                   |               31 |             70 |         2.26 |
+----------------+----------------------------------------+--------------------------------------------+------------------+----------------+--------------+


