// Seed: 810227527
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    input id_8,
    output id_9,
    input id_10,
    output logic id_11,
    input tri1 id_12,
    input logic id_13,
    input logic id_14,
    input logic id_15,
    input logic id_16,
    output logic id_17,
    input id_18,
    input id_19,
    output id_20,
    input logic id_21,
    input id_22
);
  assign id_20 = id_18 || 1;
  wor id_23;
  type_39(
      1, 1, id_21, 1
  );
  assign id_1 = id_12[1];
  assign id_23[1 : 1] = 1;
  assign id_9 = 'b0;
  logic id_24;
  assign id_11 = 1;
  logic id_25;
endmodule
