<Results/membwl/dimm1/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3345
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11074.38 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5404.76 --|
|-- Mem Ch  2: Reads (MB/s):   132.41 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    56.25 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   132.41 --||-- NODE 1 Mem Read (MB/s) : 11074.38 --|
|-- NODE 0 Mem Write(MB/s) :    56.25 --||-- NODE 1 Mem Write(MB/s) :  5404.76 --|
|-- NODE 0 P. Write (T/s):      31208 --||-- NODE 1 P. Write (T/s):     199259 --|
|-- NODE 0 Memory (MB/s):      188.66 --||-- NODE 1 Memory (MB/s):    16479.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11206.79                --|
            |--                System Write Throughput(MB/s):       5461.02                --|
            |--               System Memory Throughput(MB/s):      16667.80                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 347d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      86 M       204    9790 K   570 K    492 K     0       0  
 1       0         264      18 M   107 M    504       0     701 K
-----------------------------------------------------------------------
 *      86 M       468      28 M   107 M    493 K     0     701 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.14        Core1: 88.13        
Core2: 35.64        Core3: 92.53        
Core4: 24.14        Core5: 87.06        
Core6: 20.88        Core7: 103.68        
Core8: 20.73        Core9: 42.61        
Core10: 35.23        Core11: 76.10        
Core12: 25.14        Core13: 103.65        
Core14: 34.61        Core15: 100.35        
Core16: 26.21        Core17: 108.02        
Core18: 23.00        Core19: 47.96        
Core20: 26.49        Core21: 104.18        
Core22: 25.60        Core23: 88.76        
Core24: 23.14        Core25: 97.64        
Core26: 21.03        Core27: 94.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.08
Socket1: 88.10
DDR read Latency(ns)
Socket0: 20767.16
Socket1: 237.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.76        Core1: 90.72        
Core2: 22.97        Core3: 92.34        
Core4: 23.71        Core5: 90.71        
Core6: 10.43        Core7: 98.21        
Core8: 22.81        Core9: 50.68        
Core10: 18.89        Core11: 81.93        
Core12: 20.49        Core13: 100.23        
Core14: 24.75        Core15: 103.61        
Core16: 29.27        Core17: 108.78        
Core18: 20.91        Core19: 43.69        
Core20: 21.41        Core21: 99.73        
Core22: 24.60        Core23: 88.17        
Core24: 27.38        Core25: 101.34        
Core26: 22.17        Core27: 96.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.29
Socket1: 88.30
DDR read Latency(ns)
Socket0: 21006.44
Socket1: 237.49
irq_total: 156562.62181585
cpu_total: 20.66
cpu_0: 1.53
cpu_1: 61.37
cpu_2: 0.86
cpu_3: 44.35
cpu_4: 0.33
cpu_5: 45.15
cpu_6: 0.60
cpu_7: 47.81
cpu_8: 0.33
cpu_9: 10.90
cpu_10: 0.20
cpu_11: 42.55
cpu_12: 0.27
cpu_13: 42.69
cpu_14: 0.27
cpu_15: 25.66
cpu_16: 0.40
cpu_17: 37.10
cpu_18: 0.66
cpu_19: 51.00
cpu_20: 0.60
cpu_21: 37.03
cpu_22: 0.40
cpu_23: 32.65
cpu_24: 0.20
cpu_25: 44.28
cpu_26: 0.47
cpu_27: 48.87
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2666249889
enp4s0f1_tx_bytes: 2726398623
Total_tx_bytes: 5392648512
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 3040568
enp4s0f1_rx_bytes_phy: 4111512
Total_rx_bytes_phy: 7152080
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 295786
enp4s0f1_tx_packets_phy: 302461
Total_tx_packets_phy: 598247
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 43436
enp4s0f1_rx_packets_phy: 58735
Total_rx_packets_phy: 102171
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2667398383
enp4s0f1_tx_bytes_phy: 2727598881
Total_tx_bytes_phy: 5394997264
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2866910
enp4s0f1_rx_bytes: 3876354
Total_rx_bytes: 6743264
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 295789
enp4s0f1_tx_packets: 302462
Total_tx_packets: 598251
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 43438
enp4s0f1_rx_packets: 58732
Total_rx_packets: 102170


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.37        Core1: 82.02        
Core2: 24.91        Core3: 93.60        
Core4: 23.81        Core5: 91.44        
Core6: 25.22        Core7: 103.86        
Core8: 9.23        Core9: 50.37        
Core10: 21.25        Core11: 68.75        
Core12: 21.11        Core13: 104.36        
Core14: 23.28        Core15: 99.59        
Core16: 23.46        Core17: 110.30        
Core18: 30.69        Core19: 70.95        
Core20: 22.75        Core21: 110.40        
Core22: 30.38        Core23: 75.06        
Core24: 27.51        Core25: 101.58        
Core26: 29.63        Core27: 99.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.91
Socket1: 91.10
DDR read Latency(ns)
Socket0: 19933.96
Socket1: 237.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.32        Core1: 89.71        
Core2: 26.59        Core3: 94.64        
Core4: 21.67        Core5: 92.37        
Core6: 27.49        Core7: 99.89        
Core8: 21.18        Core9: 53.49        
Core10: 28.32        Core11: 65.16        
Core12: 28.05        Core13: 102.73        
Core14: 34.53        Core15: 77.61        
Core16: 30.65        Core17: 107.36        
Core18: 25.01        Core19: 59.87        
Core20: 30.31        Core21: 108.37        
Core22: 28.87        Core23: 86.31        
Core24: 28.59        Core25: 106.33        
Core26: 30.80        Core27: 97.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.16
Socket1: 89.59
DDR read Latency(ns)
Socket0: 23235.32
Socket1: 238.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.04        Core1: 86.10        
Core2: 26.36        Core3: 93.10        
Core4: 20.93        Core5: 92.60        
Core6: 23.25        Core7: 91.00        
Core8: 21.48        Core9: 50.50        
Core10: 23.38        Core11: 60.98        
Core12: 9.70        Core13: 91.63        
Core14: 23.65        Core15: 103.63        
Core16: 21.67        Core17: 111.45        
Core18: 23.57        Core19: 58.77        
Core20: 23.04        Core21: 89.05        
Core22: 29.68        Core23: 88.92        
Core24: 30.43        Core25: 93.15        
Core26: 26.22        Core27: 85.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.62
Socket1: 84.21
DDR read Latency(ns)
Socket0: 22443.33
Socket1: 239.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.43        Core1: 89.35        
Core2: 29.08        Core3: 92.22        
Core4: 23.10        Core5: 90.77        
Core6: 24.02        Core7: 96.07        
Core8: 19.21        Core9: 48.46        
Core10: 10.91        Core11: 66.05        
Core12: 19.48        Core13: 90.72        
Core14: 24.29        Core15: 78.03        
Core16: 22.31        Core17: 97.95        
Core18: 20.44        Core19: 59.29        
Core20: 25.51        Core21: 93.81        
Core22: 25.77        Core23: 89.18        
Core24: 27.96        Core25: 93.70        
Core26: 25.73        Core27: 84.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.86
Socket1: 84.94
DDR read Latency(ns)
Socket0: 21095.96
Socket1: 238.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14054
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410798318; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410809086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205411201; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205411201; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205503849; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205503849; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004616322; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4049933; Consumed Joules: 247.19; Watts: 41.17; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 709309; Consumed DRAM Joules: 10.85; DRAM Watts: 1.81
S1P0; QPIClocks: 14410938354; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410943678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205567533; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205567533; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205481164; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205481164; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005087042; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5520396; Consumed Joules: 336.94; Watts: 56.12; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1712638; Consumed DRAM Joules: 26.20; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 381b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.81   0.01    0.61     331 K    961 K    0.65    0.13    0.00    0.01     3584        4        2     71
   1    1     0.09   0.12   0.77    1.19      39 M     49 M    0.19    0.24    0.04    0.06     3360     7699       97     61
   2    0     0.00   0.48   0.00    0.60      25 K     90 K    0.72    0.28    0.00    0.01      280        1        1     69
   3    1     0.05   0.13   0.37    0.87      27 M     33 M    0.18    0.19    0.06    0.07     3304     5701       54     61
   4    0     0.00   0.44   0.00    0.60      18 K     58 K    0.69    0.26    0.00    0.01      560        2        0     70
   5    1     0.09   0.22   0.41    0.93      24 M     30 M    0.20    0.24    0.03    0.03     4760     4744       51     62
   6    0     0.00   0.49   0.00    0.60      18 K     53 K    0.64    0.29    0.00    0.01     1288        2        0     70
   7    1     0.07   0.16   0.45    1.00      21 M     27 M    0.21    0.24    0.03    0.04      336     3936       33     61
   8    0     0.00   0.48   0.00    0.60      20 K     75 K    0.73    0.29    0.00    0.00     1848        3        1     69
   9    1     0.07   0.71   0.09    0.61    2058 K   3734 K    0.45    0.33    0.00    0.01      168       84       34     61
  10    0     0.00   0.38   0.00    0.60      11 K     53 K    0.79    0.25    0.00    0.01      392        2        0     68
  11    1     0.06   0.11   0.51    1.04      26 M     34 M    0.23    0.28    0.05    0.06     3192     5870       24     60
  12    0     0.00   0.45   0.00    0.60      70 K    133 K    0.47    0.22    0.01    0.02     3472        3        5     70
  13    1     0.05   0.12   0.44    0.96      23 M     29 M    0.20    0.23    0.05    0.06     3472     4544       17     60
  14    0     0.00   0.54   0.00    0.60      43 K    117 K    0.63    0.34    0.00    0.01     2688        6        1     70
  15    1     0.04   0.22   0.19    0.69      14 M     17 M    0.19    0.21    0.03    0.04     1848     2939       95     60
  16    0     0.00   0.54   0.00    0.60      34 K    103 K    0.66    0.35    0.00    0.01     1736        3        1     70
  17    1     0.03   0.08   0.32    0.82      23 M     28 M    0.16    0.18    0.09    0.11     3080     4322       13     62
  18    0     0.03   1.15   0.02    1.06      55 K    510 K    0.89    0.65    0.00    0.00     7952       17        1     70
  19    1     0.08   0.15   0.57    1.09      27 M     35 M    0.23    0.30    0.03    0.04     3640     5603       78     61
  20    0     0.00   0.70   0.00    0.60      41 K    133 K    0.69    0.39    0.00    0.01      840        3        0     71
  21    1     0.05   0.12   0.45    0.98      24 M     30 M    0.19    0.21    0.05    0.06     2688     4309       17     62
  22    0     0.00   0.52   0.00    0.60      33 K    102 K    0.67    0.33    0.00    0.01      504        1        1     70
  23    1     0.07   0.28   0.26    0.75      15 M     19 M    0.21    0.28    0.02    0.03     1680     2489       33     63
  24    0     0.01   1.04   0.01    0.97      39 K    240 K    0.84    0.60    0.00    0.00     3360        5        0     71
  25    1     0.06   0.13   0.48    1.01      23 M     29 M    0.19    0.25    0.04    0.05     3472     4429       99     62
  26    0     0.00   0.58   0.00    0.60      47 K    115 K    0.59    0.33    0.00    0.01     1848        3        1     70
  27    1     0.08   0.18   0.46    1.00      21 M     27 M    0.20    0.28    0.03    0.03     2576     3810       18     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.86   0.00    0.75     791 K   2749 K    0.71    0.41    0.00    0.00    30352       55       13     62
 SKT    1     0.06   0.15   0.41    0.96     316 M    396 M    0.20    0.24    0.04    0.04    37576    60479      663     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.21    0.96     317 M    399 M    0.20    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9564 M ; Active cycles:   58 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.77 %

 C1 core residency: 27.52 %; C3 core residency: 1.26 %; C6 core residency: 49.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5322 M   5254 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.65     0.27     205.93       9.04         239.35
 SKT   1    55.31    27.17     282.87      21.86         498.55
---------------------------------------------------------------------------------------------------------------
       *    55.96    27.44     488.80      30.91         497.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 39ef
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11070.34 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5416.14 --|
|-- Mem Ch  2: Reads (MB/s):   135.44 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    57.93 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   135.44 --||-- NODE 1 Mem Read (MB/s) : 11070.34 --|
|-- NODE 0 Mem Write(MB/s) :    57.93 --||-- NODE 1 Mem Write(MB/s) :  5416.14 --|
|-- NODE 0 P. Write (T/s):      31200 --||-- NODE 1 P. Write (T/s):     200301 --|
|-- NODE 0 Memory (MB/s):      193.36 --||-- NODE 1 Memory (MB/s):    16486.48 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11205.78                --|
            |--                System Write Throughput(MB/s):       5474.07                --|
            |--               System Memory Throughput(MB/s):      16679.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b29
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      85 M        12    1506 K   472 K    537 K     0     108  
 1     492          24      19 M   107 M      0       0     688 K
-----------------------------------------------------------------------
 *      85 M        36      20 M   107 M    537 K     0     689 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.26        Core1: 91.00        
Core2: 24.19        Core3: 92.52        
Core4: 25.09        Core5: 88.92        
Core6: 23.70        Core7: 110.27        
Core8: 23.12        Core9: 43.55        
Core10: 22.78        Core11: 70.40        
Core12: 23.43        Core13: 88.11        
Core14: 24.91        Core15: 54.93        
Core16: 24.94        Core17: 101.07        
Core18: 29.31        Core19: 81.67        
Core20: 24.22        Core21: 87.92        
Core22: 10.23        Core23: 76.68        
Core24: 19.70        Core25: 105.41        
Core26: 24.42        Core27: 109.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.79
Socket1: 87.32
DDR read Latency(ns)
Socket0: 20192.90
Socket1: 234.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.19        Core1: 90.09        
Core2: 10.02        Core3: 90.24        
Core4: 21.46        Core5: 92.66        
Core6: 21.52        Core7: 103.08        
Core8: 21.94        Core9: 45.28        
Core10: 28.46        Core11: 53.68        
Core12: 24.92        Core13: 87.40        
Core14: 26.03        Core15: 62.16        
Core16: 31.97        Core17: 97.45        
Core18: 25.02        Core19: 84.10        
Core20: 25.81        Core21: 94.44        
Core22: 30.51        Core23: 76.13        
Core24: 22.39        Core25: 107.06        
Core26: 25.04        Core27: 106.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.16
Socket1: 86.60
DDR read Latency(ns)
Socket0: 20030.92
Socket1: 236.90
irq_total: 159980.547934492
cpu_total: 20.09
cpu_0: 1.46
cpu_1: 51.80
cpu_2: 0.47
cpu_3: 40.09
cpu_4: 0.47
cpu_5: 55.19
cpu_6: 0.53
cpu_7: 41.36
cpu_8: 0.27
cpu_9: 8.31
cpu_10: 0.47
cpu_11: 41.29
cpu_12: 0.40
cpu_13: 36.64
cpu_14: 0.27
cpu_15: 43.35
cpu_16: 0.47
cpu_17: 40.09
cpu_18: 0.40
cpu_19: 43.62
cpu_20: 0.86
cpu_21: 38.23
cpu_22: 0.73
cpu_23: 39.89
cpu_24: 0.20
cpu_25: 40.09
cpu_26: 0.33
cpu_27: 35.51
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2651703504
enp4s0f1_tx_bytes: 2716036969
Total_tx_bytes: 5367740473
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 3104342
enp4s0f1_rx_bytes: 4037030
Total_rx_bytes: 7141372
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2652877531
enp4s0f1_tx_bytes_phy: 2717386102
Total_tx_bytes_phy: 5370263633
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 3292488
enp4s0f1_rx_bytes_phy: 4281894
Total_rx_bytes_phy: 7574382
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 294175
enp4s0f1_tx_packets_phy: 301329
Total_tx_packets_phy: 595504
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 47035
enp4s0f1_rx_packets: 61167
Total_rx_packets: 108202
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 47035
enp4s0f1_rx_packets_phy: 61169
Total_rx_packets_phy: 108204
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 294176
enp4s0f1_tx_packets: 301313
Total_tx_packets: 595489


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.99        Core1: 89.32        
Core2: 25.85        Core3: 92.30        
Core4: 25.32        Core5: 88.33        
Core6: 23.11        Core7: 102.26        
Core8: 9.95        Core9: 51.87        
Core10: 22.26        Core11: 78.36        
Core12: 19.90        Core13: 87.83        
Core14: 24.05        Core15: 59.18        
Core16: 22.88        Core17: 100.19        
Core18: 24.52        Core19: 53.81        
Core20: 26.44        Core21: 92.51        
Core22: 29.45        Core23: 88.39        
Core24: 23.69        Core25: 104.47        
Core26: 25.64        Core27: 102.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.11
Socket1: 86.23
DDR read Latency(ns)
Socket0: 19816.51
Socket1: 236.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.55        Core1: 89.85        
Core2: 23.47        Core3: 90.26        
Core4: 21.50        Core5: 86.84        
Core6: 9.63        Core7: 108.96        
Core8: 20.71        Core9: 48.56        
Core10: 33.08        Core11: 80.31        
Core12: 20.12        Core13: 92.80        
Core14: 20.96        Core15: 51.42        
Core16: 22.29        Core17: 103.06        
Core18: 34.42        Core19: 81.53        
Core20: 24.41        Core21: 91.50        
Core22: 28.40        Core23: 63.48        
Core24: 23.00        Core25: 103.96        
Core26: 24.86        Core27: 105.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.61
Socket1: 86.25
DDR read Latency(ns)
Socket0: 21837.62
Socket1: 237.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.32        Core1: 90.43        
Core2: 34.24        Core3: 91.61        
Core4: 35.62        Core5: 91.31        
Core6: 21.77        Core7: 110.59        
Core8: 28.65        Core9: 50.08        
Core10: 35.27        Core11: 87.82        
Core12: 31.66        Core13: 93.48        
Core14: 33.43        Core15: 42.72        
Core16: 31.34        Core17: 105.03        
Core18: 33.11        Core19: 69.73        
Core20: 30.99        Core21: 92.04        
Core22: 34.88        Core23: 92.60        
Core24: 27.91        Core25: 110.76        
Core26: 32.42        Core27: 110.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.51
Socket1: 88.72
DDR read Latency(ns)
Socket0: 22579.43
Socket1: 236.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.68        Core1: 82.88        
Core2: 24.37        Core3: 93.79        
Core4: 25.56        Core5: 92.05        
Core6: 10.19        Core7: 108.24        
Core8: 21.71        Core9: 42.01        
Core10: 21.01        Core11: 76.09        
Core12: 21.89        Core13: 93.74        
Core14: 22.74        Core15: 93.30        
Core16: 32.04        Core17: 106.14        
Core18: 24.59        Core19: 42.96        
Core20: 30.44        Core21: 90.95        
Core22: 22.06        Core23: 78.90        
Core24: 25.56        Core25: 108.34        
Core26: 27.13        Core27: 102.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.82
Socket1: 86.03
DDR read Latency(ns)
Socket0: 20587.59
Socket1: 236.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15761
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411705222; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411707774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205857120; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205857120; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205943333; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205943333; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004986810; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4026980; Consumed Joules: 245.79; Watts: 40.93; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 708941; Consumed DRAM Joules: 10.85; DRAM Watts: 1.81
S1P0; QPIClocks: 14411822878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411827514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206004701; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206004701; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205920373; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205920373; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005059520; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5427379; Consumed Joules: 331.26; Watts: 55.16; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1719104; Consumed DRAM Joules: 26.30; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3ec7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.82   0.01    0.61     311 K    898 K    0.65    0.12    0.00    0.01     3640        4        1     71
   1    1     0.09   0.14   0.68    1.15      35 M     44 M    0.20    0.24    0.04    0.05     4032     6762       51     61
   2    0     0.00   0.57   0.00    0.60      35 K    112 K    0.69    0.31    0.00    0.01     1456        1        2     70
   3    1     0.06   0.16   0.38    0.91      25 M     31 M    0.18    0.22    0.04    0.05     5376     5304       21     61
   4    0     0.00   0.53   0.00    0.60      53 K    132 K    0.59    0.33    0.00    0.01     2184        5        2     70
   5    1     0.08   0.13   0.61    1.11      34 M     42 M    0.19    0.22    0.04    0.05     2464     6789       28     61
   6    0     0.00   0.62   0.00    0.60      43 K    113 K    0.61    0.23    0.00    0.01     1064        5        1     70
   7    1     0.05   0.14   0.37    0.88      23 M     28 M    0.19    0.20    0.05    0.06     3472     4323       44     61
   8    0     0.00   0.51   0.00    0.60      35 K    104 K    0.66    0.29    0.00    0.01     1792        4        0     69
   9    1     0.07   0.82   0.09    0.64    1719 K   2946 K    0.42    0.38    0.00    0.00      560       60       35     61
  10    0     0.00   0.42   0.00    0.60      26 K     84 K    0.69    0.25    0.00    0.01     1456        3        0     68
  11    1     0.11   0.23   0.47    0.99      22 M     29 M    0.25    0.30    0.02    0.03     4256     4077       23     60
  12    0     0.00   0.53   0.00    0.60      26 K     92 K    0.72    0.33    0.00    0.01     1960        4        0     70
  13    1     0.05   0.16   0.34    0.84      24 M     29 M    0.18    0.23    0.04    0.05     1848     4588       18     60
  14    0     0.00   0.59   0.00    0.60      44 K    128 K    0.66    0.34    0.00    0.01     1512        3        1     70
  15    1     0.08   0.23   0.35    0.87      20 M     25 M    0.22    0.28    0.03    0.03     3248     4210       79     60
  16    0     0.02   1.11   0.02    1.07      52 K    387 K    0.86    0.62    0.00    0.00     5656       14        0     70
  17    1     0.04   0.12   0.36    0.85      23 M     29 M    0.20    0.21    0.06    0.07     2800     3996       20     61
  18    0     0.01   1.08   0.01    0.95      31 K    231 K    0.87    0.60    0.00    0.00     2352        7        0     71
  19    1     0.11   0.22   0.50    1.01      21 M     28 M    0.24    0.36    0.02    0.03     1400     4444       59     62
  20    0     0.01   1.06   0.01    1.05      24 K    224 K    0.89    0.60    0.00    0.00     4256        6        1     71
  21    1     0.06   0.17   0.35    0.85      24 M     29 M    0.19    0.23    0.04    0.05      616     3989       20     62
  22    0     0.00   0.57   0.00    0.60      13 K     68 K    0.80    0.32    0.00    0.01      336        1        0     70
  23    1     0.08   0.21   0.38    0.89      20 M     26 M    0.22    0.29    0.03    0.03     2688     3820       56     61
  24    0     0.00   0.57   0.00    0.60      11 K     61 K    0.81    0.35    0.00    0.01      560        2        0     71
  25    1     0.04   0.11   0.37    0.87      23 M     28 M    0.18    0.20    0.06    0.07     2800     4419       16     61
  26    0     0.00   0.48   0.00    0.60      16 K     55 K    0.71    0.29    0.00    0.01     1288        1        1     70
  27    1     0.02   0.07   0.27    0.75      23 M     27 M    0.15    0.18    0.13    0.15     1288     4049       10     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.88   0.00    0.77     725 K   2694 K    0.73    0.41    0.00    0.00    29512       60        9     62
 SKT    1     0.07   0.17   0.40    0.93     324 M    405 M    0.20    0.25    0.03    0.04    36848    60830      480     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.18   0.20    0.93     325 M    408 M    0.20    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.59 %

 C1 core residency: 25.78 %; C3 core residency: 1.54 %; C6 core residency: 51.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5372 M   5298 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.67     0.29     204.94       9.05         207.45
 SKT   1    55.93    26.86     279.39      21.90         487.96
---------------------------------------------------------------------------------------------------------------
       *    56.61    27.15     484.33      30.95         487.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleepkeys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4042
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11076.43 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5403.94 --|
|-- Mem Ch  2: Reads (MB/s):   121.83 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    50.07 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   121.83 --||-- NODE 1 Mem Read (MB/s) : 11076.43 --|
|-- NODE 0 Mem Write(MB/s) :    50.07 --||-- NODE 1 Mem Write(MB/s) :  5403.94 --|
|-- NODE 0 P. Write (T/s):      31198 --||-- NODE 1 P. Write (T/s):     199041 --|
|-- NODE 0 Memory (MB/s):      171.89 --||-- NODE 1 Memory (MB/s):    16480.37 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11198.26                --|
            |--                System Write Throughput(MB/s):       5454.00                --|
            |--               System Memory Throughput(MB/s):      16652.26                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4117
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      86 M        96    1196 K   461 K    514 K     0      72  
 1     984          12      19 M   107 M      0      36     664 K
-----------------------------------------------------------------------
 *      86 M       108      20 M   108 M    514 K    36     664 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.09        Core1: 87.33        
Core2: 35.12        Core3: 92.13        
Core4: 35.04        Core5: 96.17        
Core6: 29.62        Core7: 91.20        
Core8: 32.29        Core9: 38.76        
Core10: 33.00        Core11: 68.46        
Core12: 32.74        Core13: 103.71        
Core14: 32.39        Core15: 64.49        
Core16: 32.28        Core17: 99.22        
Core18: 28.68        Core19: 86.10        
Core20: 31.01        Core21: 101.05        
Core22: 31.93        Core23: 86.65        
Core24: 30.10        Core25: 98.29        
Core26: 34.29        Core27: 103.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.14
Socket1: 88.67
DDR read Latency(ns)
Socket0: 23996.83
Socket1: 239.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.94        Core1: 84.87        
Core2: 30.13        Core3: 88.44        
Core4: 35.44        Core5: 96.27        
Core6: 31.75        Core7: 89.77        
Core8: 31.41        Core9: 39.15        
Core10: 32.35        Core11: 84.45        
Core12: 28.67        Core13: 108.12        
Core14: 31.85        Core15: 63.59        
Core16: 32.80        Core17: 104.72        
Core18: 31.83        Core19: 93.48        
Core20: 32.94        Core21: 95.77        
Core22: 33.15        Core23: 99.00        
Core24: 30.87        Core25: 92.93        
Core26: 35.16        Core27: 108.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.40
Socket1: 90.63
DDR read Latency(ns)
Socket0: 23294.17
Socket1: 238.79
irq_total: 164180.081621995
cpu_total: 20.46
cpu_0: 1.13
cpu_1: 53.32
cpu_2: 0.07
cpu_3: 43.48
cpu_4: 0.07
cpu_5: 45.88
cpu_6: 0.07
cpu_7: 48.67
cpu_8: 0.07
cpu_9: 4.99
cpu_10: 0.07
cpu_11: 40.96
cpu_12: 0.13
cpu_13: 40.36
cpu_14: 0.07
cpu_15: 43.15
cpu_16: 0.07
cpu_17: 40.96
cpu_18: 0.07
cpu_19: 38.56
cpu_20: 0.13
cpu_21: 46.28
cpu_22: 0.07
cpu_23: 41.42
cpu_24: 0.07
cpu_25: 43.68
cpu_26: 0.13
cpu_27: 39.03
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 291983
enp4s0f1_tx_packets_phy: 297752
Total_tx_packets_phy: 589735
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 3190932
enp4s0f1_rx_bytes_phy: 4394050
Total_rx_bytes_phy: 7584982
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2633109578
enp4s0f1_tx_bytes_phy: 2685131518
Total_tx_bytes_phy: 5318241096
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 45584
enp4s0f1_rx_packets_phy: 62772
Total_rx_packets_phy: 108356
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 3008720
enp4s0f1_rx_bytes: 4142159
Total_rx_bytes: 7150879
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2631959612
enp4s0f1_tx_bytes: 2683403818
Total_tx_bytes: 5315363430
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 291985
enp4s0f1_tx_packets: 297692
Total_tx_packets: 589677
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 45586
enp4s0f1_rx_packets: 62759
Total_rx_packets: 108345


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.44        Core1: 88.63        
Core2: 26.91        Core3: 86.64        
Core4: 31.59        Core5: 98.07        
Core6: 23.58        Core7: 91.97        
Core8: 29.26        Core9: 37.75        
Core10: 32.18        Core11: 54.46        
Core12: 32.21        Core13: 104.53        
Core14: 32.54        Core15: 60.38        
Core16: 30.90        Core17: 103.88        
Core18: 29.75        Core19: 90.97        
Core20: 32.15        Core21: 94.87        
Core22: 26.48        Core23: 96.51        
Core24: 25.14        Core25: 93.62        
Core26: 34.53        Core27: 105.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.04
Socket1: 87.66
DDR read Latency(ns)
Socket0: 21627.49
Socket1: 237.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.39        Core1: 92.60        
Core2: 29.42        Core3: 86.45        
Core4: 33.58        Core5: 88.82        
Core6: 30.97        Core7: 99.17        
Core8: 32.26        Core9: 36.48        
Core10: 32.10        Core11: 85.91        
Core12: 32.21        Core13: 103.73        
Core14: 35.88        Core15: 46.25        
Core16: 32.82        Core17: 100.06        
Core18: 32.44        Core19: 92.53        
Core20: 32.07        Core21: 98.06        
Core22: 35.86        Core23: 71.48        
Core24: 33.85        Core25: 95.86        
Core26: 31.89        Core27: 113.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.42
Socket1: 87.31
DDR read Latency(ns)
Socket0: 22959.26
Socket1: 235.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.90        Core1: 90.89        
Core2: 32.53        Core3: 88.30        
Core4: 33.14        Core5: 95.25        
Core6: 31.84        Core7: 91.93        
Core8: 32.99        Core9: 39.30        
Core10: 30.98        Core11: 105.29        
Core12: 31.31        Core13: 100.83        
Core14: 32.21        Core15: 55.52        
Core16: 33.17        Core17: 104.37        
Core18: 32.27        Core19: 70.93        
Core20: 34.09        Core21: 90.82        
Core22: 31.45        Core23: 98.22        
Core24: 30.71        Core25: 101.01        
Core26: 37.41        Core27: 104.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.41
Socket1: 90.09
DDR read Latency(ns)
Socket0: 23581.62
Socket1: 236.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.38        Core1: 89.23        
Core2: 35.16        Core3: 90.43        
Core4: 34.09        Core5: 99.98        
Core6: 32.73        Core7: 95.24        
Core8: 34.52        Core9: 41.22        
Core10: 33.64        Core11: 58.14        
Core12: 33.47        Core13: 107.05        
Core14: 32.87        Core15: 83.26        
Core16: 34.18        Core17: 110.53        
Core18: 32.78        Core19: 59.38        
Core20: 32.06        Core21: 99.30        
Core22: 32.77        Core23: 99.41        
Core24: 34.80        Core25: 102.11        
Core26: 34.51        Core27: 108.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.02
Socket1: 90.26
DDR read Latency(ns)
Socket0: 23723.72
Socket1: 236.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17079
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411322550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411327082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205665992; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205665992; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205739257; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205739257; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004790778; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4017680; Consumed Joules: 245.22; Watts: 40.84; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 705702; Consumed DRAM Joules: 10.80; DRAM Watts: 1.80
S1P0; QPIClocks: 14411335790; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411339482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205753633; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205753633; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205671824; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205671824; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004836557; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5499133; Consumed Joules: 335.64; Watts: 55.90; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1714854; Consumed DRAM Joules: 26.24; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4389
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     287 K    875 K    0.67    0.07    0.01    0.02     8960        1        0     71
   1    1     0.07   0.14   0.49    1.00      28 M     35 M    0.19    0.23    0.04    0.05     3696     5258       37     60
   2    0     0.00   0.35   0.00    0.60    6787       37 K    0.82    0.18    0.00    0.01     1008        0        0     69
   3    1     0.09   0.17   0.51    1.04      29 M     37 M    0.20    0.25    0.03    0.04     5152     5907       19     61
   4    0     0.00   0.35   0.00    0.60    6070       29 K    0.80    0.18    0.00    0.01      336        0        0     70
   5    1     0.08   0.12   0.64    1.13      34 M     43 M    0.19    0.23    0.05    0.06     1624     6734      102     61
   6    0     0.00   0.33   0.00    0.60    3658       26 K    0.86    0.13    0.00    0.02     1624        0        0     70
   7    1     0.08   0.14   0.54    1.07      24 M     31 M    0.21    0.27    0.03    0.04     3136     4422       52     60
   8    0     0.00   0.30   0.00    0.60    4485       34 K    0.87    0.15    0.00    0.02      224        0        0     69
   9    1     0.02   0.47   0.05    0.60     752 K   2544 K    0.70    0.26    0.00    0.01      112       33       11     61
  10    0     0.00   0.29   0.00    0.60    2631       20 K    0.87    0.14    0.00    0.02      280        0        0     68
  11    1     0.04   0.13   0.32    0.85      21 M     27 M    0.21    0.24    0.05    0.06     2184     4048       17     60
  12    0     0.00   0.29   0.00    0.60    4317       23 K    0.82    0.15    0.00    0.02      168        0        0     70
  13    1     0.04   0.14   0.29    0.80      19 M     24 M    0.19    0.22    0.05    0.06     3192     3661       12     60
  14    0     0.00   0.30   0.00    0.60    3989       21 K    0.81    0.16    0.00    0.02      560        0        0     70
  15    1     0.11   0.17   0.66    1.16      27 M     37 M    0.26    0.34    0.03    0.03      280     5991       88     60
  16    0     0.00   0.28   0.00    0.60    4618       24 K    0.81    0.15    0.00    0.02     1064        0        1     70
  17    1     0.04   0.09   0.38    0.91      22 M     28 M    0.19    0.22    0.06    0.08     1736     4003       16     61
  18    0     0.00   0.31   0.00    0.60    2650       24 K    0.89    0.12    0.00    0.02      168        0        0     70
  19    1     0.06   0.23   0.27    0.76      16 M     20 M    0.20    0.26    0.03    0.03     7448     3225       36     61
  20    0     0.00   0.32   0.00    0.60    5123       32 K    0.84    0.17    0.00    0.01      560        0        0     71
  21    1     0.06   0.16   0.37    0.90      20 M     25 M    0.21    0.25    0.03    0.04     3080     3396       23     61
  22    0     0.00   0.34   0.00    0.60      20 K     50 K    0.60    0.19    0.01    0.02     1568        1        0     70
  23    1     0.06   0.16   0.34    0.85      21 M     26 M    0.19    0.25    0.04    0.05      504     3957       35     62
  24    0     0.00   0.32   0.00    0.60    5874       25 K    0.77    0.15    0.00    0.01        0        0        0     71
  25    1     0.06   0.14   0.45    0.98      23 M     29 M    0.19    0.25    0.04    0.05     2128     4319       28     61
  26    0     0.00   0.32   0.00    0.60    6685       28 K    0.77    0.13    0.00    0.02      168        0        0     70
  27    1     0.02   0.06   0.32    0.82      23 M     27 M    0.16    0.20    0.13    0.16     1736     4320        9     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.36   0.00    0.60     364 K   1255 K    0.71    0.10    0.01    0.02    16688        2        1     62
 SKT    1     0.06   0.15   0.40    0.96     315 M    396 M    0.20    0.25    0.04    0.05    36008    59274      485     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.15   0.20    0.96     316 M    397 M    0.21    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8256 M ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.07 %

 C1 core residency: 27.37 %; C3 core residency: 1.91 %; C6 core residency: 49.65 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.65 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5297 M   5226 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.59     0.24     205.82       8.99         253.76
 SKT   1    55.28    27.21     280.85      21.95         492.58
---------------------------------------------------------------------------------------------------------------
       *    55.87    27.45     486.67      30.93         492.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 446d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11086.00 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5412.30 --|
|-- Mem Ch  2: Reads (MB/s):   123.67 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    49.57 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   123.67 --||-- NODE 1 Mem Read (MB/s) : 11086.00 --|
|-- NODE 0 Mem Write(MB/s) :    49.57 --||-- NODE 1 Mem Write(MB/s) :  5412.30 --|
|-- NODE 0 P. Write (T/s):      31195 --||-- NODE 1 P. Write (T/s):     201020 --|
|-- NODE 0 Memory (MB/s):      173.24 --||-- NODE 1 Memory (MB/s):    16498.30 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11209.67                --|
            |--                System Write Throughput(MB/s):       5461.87                --|
            |--               System Memory Throughput(MB/s):      16671.54                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4541
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      88 M        72    1054 K   459 K    520 K     0      36  
 1     984          12      18 M   110 M      0       0     646 K
-----------------------------------------------------------------------
 *      88 M        84      19 M   110 M    520 K     0     646 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.86        Core1: 83.70        
Core2: 31.35        Core3: 98.18        
Core4: 26.87        Core5: 80.48        
Core6: 29.37        Core7: 79.45        
Core8: 29.30        Core9: 46.71        
Core10: 30.21        Core11: 57.59        
Core12: 31.26        Core13: 104.12        
Core14: 33.09        Core15: 90.29        
Core16: 32.41        Core17: 103.44        
Core18: 27.25        Core19: 80.28        
Core20: 28.60        Core21: 86.20        
Core22: 29.28        Core23: 88.71        
Core24: 29.11        Core25: 101.99        
Core26: 31.18        Core27: 83.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.54
Socket1: 84.47
DDR read Latency(ns)
Socket0: 22354.81
Socket1: 237.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.08        Core1: 89.68        
Core2: 31.50        Core3: 101.81        
Core4: 29.80        Core5: 83.75        
Core6: 31.78        Core7: 96.80        
Core8: 32.55        Core9: 50.79        
Core10: 30.34        Core11: 56.96        
Core12: 34.12        Core13: 100.54        
Core14: 30.79        Core15: 91.38        
Core16: 31.50        Core17: 99.76        
Core18: 30.61        Core19: 65.42        
Core20: 29.47        Core21: 94.32        
Core22: 33.30        Core23: 89.57        
Core24: 29.55        Core25: 97.05        
Core26: 31.20        Core27: 97.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.17
Socket1: 87.22
DDR read Latency(ns)
Socket0: 22648.07
Socket1: 238.11
irq_total: 154366.177719648
cpu_total: 19.49
cpu_0: 1.06
cpu_1: 65.36
cpu_2: 0.07
cpu_3: 39.43
cpu_4: 0.07
cpu_5: 51.86
cpu_6: 0.07
cpu_7: 44.95
cpu_8: 0.07
cpu_9: 9.18
cpu_10: 0.07
cpu_11: 41.49
cpu_12: 0.07
cpu_13: 29.65
cpu_14: 0.07
cpu_15: 33.78
cpu_16: 0.13
cpu_17: 36.10
cpu_18: 0.07
cpu_19: 41.09
cpu_20: 0.07
cpu_21: 38.16
cpu_22: 0.13
cpu_23: 33.11
cpu_24: 0.07
cpu_25: 41.29
cpu_26: 0.13
cpu_27: 38.16
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2669874549
enp4s0f1_tx_bytes: 2735406726
Total_tx_bytes: 5405281275
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2854141
enp4s0f1_rx_bytes: 3324626
Total_rx_bytes: 6178767
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 43244
enp4s0f1_rx_packets: 50373
Total_rx_packets: 93617
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2671161209
enp4s0f1_tx_bytes_phy: 2736705097
Total_tx_bytes_phy: 5407866306
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 296191
enp4s0f1_tx_packets: 303462
Total_tx_packets: 599653
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 3027058
enp4s0f1_rx_bytes_phy: 3526304
Total_rx_bytes_phy: 6553362
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 296203
enp4s0f1_tx_packets_phy: 303471
Total_tx_packets_phy: 599674
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 43243
enp4s0f1_rx_packets_phy: 50375
Total_rx_packets_phy: 93618


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.58        Core1: 90.61        
Core2: 35.53        Core3: 104.05        
Core4: 32.59        Core5: 84.90        
Core6: 30.50        Core7: 98.42        
Core8: 30.62        Core9: 52.32        
Core10: 24.94        Core11: 83.00        
Core12: 31.34        Core13: 103.61        
Core14: 32.01        Core15: 86.78        
Core16: 26.66        Core17: 95.34        
Core18: 33.10        Core19: 65.08        
Core20: 25.96        Core21: 94.93        
Core22: 24.19        Core23: 96.59        
Core24: 28.49        Core25: 94.58        
Core26: 33.73        Core27: 92.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.30
Socket1: 89.68
DDR read Latency(ns)
Socket0: 22248.43
Socket1: 239.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.85        Core1: 85.56        
Core2: 28.92        Core3: 106.75        
Core4: 31.52        Core5: 82.90        
Core6: 29.39        Core7: 98.98        
Core8: 32.57        Core9: 54.45        
Core10: 30.81        Core11: 71.70        
Core12: 23.88        Core13: 96.51        
Core14: 30.78        Core15: 77.41        
Core16: 22.31        Core17: 95.20        
Core18: 23.82        Core19: 73.21        
Core20: 21.48        Core21: 87.21        
Core22: 33.99        Core23: 85.74        
Core24: 30.13        Core25: 94.27        
Core26: 34.37        Core27: 103.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.60
Socket1: 87.39
DDR read Latency(ns)
Socket0: 22497.50
Socket1: 239.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.98        Core1: 93.14        
Core2: 30.87        Core3: 101.15        
Core4: 27.96        Core5: 84.21        
Core6: 31.12        Core7: 97.79        
Core8: 31.25        Core9: 52.64        
Core10: 33.74        Core11: 87.38        
Core12: 32.20        Core13: 107.06        
Core14: 35.74        Core15: 59.81        
Core16: 35.60        Core17: 107.61        
Core18: 28.66        Core19: 68.10        
Core20: 29.45        Core21: 91.38        
Core22: 30.58        Core23: 88.77        
Core24: 30.78        Core25: 104.72        
Core26: 30.85        Core27: 97.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.42
Socket1: 89.60
DDR read Latency(ns)
Socket0: 22439.17
Socket1: 238.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.82        Core1: 96.19        
Core2: 34.51        Core3: 100.85        
Core4: 31.09        Core5: 80.43        
Core6: 31.52        Core7: 102.10        
Core8: 35.11        Core9: 53.20        
Core10: 34.09        Core11: 97.74        
Core12: 35.26        Core13: 109.23        
Core14: 31.44        Core15: 73.49        
Core16: 32.60        Core17: 100.58        
Core18: 31.95        Core19: 98.15        
Core20: 33.47        Core21: 96.27        
Core22: 31.01        Core23: 50.67        
Core24: 33.02        Core25: 106.07        
Core26: 35.63        Core27: 97.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.81
Socket1: 89.68
DDR read Latency(ns)
Socket0: 23399.27
Socket1: 237.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18151
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415792834; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415796866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207900132; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207900132; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207979466; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207979466; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006685354; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4009999; Consumed Joules: 244.75; Watts: 40.74; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 707518; Consumed DRAM Joules: 10.83; DRAM Watts: 1.80
S1P0; QPIClocks: 14415896622; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415899978; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208031998; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208031998; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207952626; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207952626; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008642089; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5448722; Consumed Joules: 332.56; Watts: 55.36; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1714738; Consumed DRAM Joules: 26.24; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 47b9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.61     326 K    951 K    0.66    0.11    0.01    0.02    12040        4        1     71
   1    1     0.08   0.10   0.82    1.18      46 M     58 M    0.20    0.22    0.06    0.07     7112     8977       55     60
   2    0     0.00   0.30   0.00    0.60    9649       42 K    0.77    0.10    0.00    0.02      504        0        0     70
   3    1     0.02   0.05   0.34    0.84      29 M     35 M    0.15    0.17    0.16    0.19     3472     6554       10     61
   4    0     0.00   0.33   0.00    0.61    5279       28 K    0.82    0.20    0.00    0.01      112        0        0     70
   5    1     0.12   0.18   0.65    1.15      31 M     40 M    0.22    0.29    0.03    0.03     3528     5665       74     61
   6    0     0.00   0.36   0.00    0.60    5577       31 K    0.82    0.16    0.00    0.01      392        1        0     70
   7    1     0.06   0.13   0.45    0.97      24 M     30 M    0.19    0.24    0.04    0.05     2408     4877       54     60
   8    0     0.00   0.29   0.00    0.60    4192       26 K    0.84    0.14    0.00    0.02      616        0        0     69
   9    1     0.04   0.52   0.07    0.60    1546 K   3213 K    0.52    0.31    0.00    0.01      336       90       14     61
  10    0     0.00   0.28   0.00    0.60    4065       23 K    0.83    0.14    0.00    0.02      112        0        0     68
  11    1     0.06   0.25   0.24    0.70      16 M     20 M    0.19    0.26    0.03    0.03      560     2636       26     61
  12    0     0.00   0.28   0.00    0.60    4501       23 K    0.81    0.15    0.00    0.02     2408        0        0     70
  13    1     0.01   0.08   0.14    0.61      15 M     18 M    0.15    0.18    0.14    0.16      896     2958       11     61
  14    0     0.00   0.28   0.00    0.60    4302       23 K    0.82    0.14    0.00    0.02      504        0        0     70
  15    1     0.07   0.20   0.33    0.85      18 M     23 M    0.22    0.29    0.03    0.04      672     3879      124     60
  16    0     0.00   0.32   0.00    0.60    4180       26 K    0.84    0.15    0.00    0.02     3248        0        1     70
  17    1     0.04   0.10   0.38    0.89      24 M     30 M    0.20    0.21    0.07    0.08     4032     4454       26     60
  18    0     0.00   0.29   0.00    0.60    2737       25 K    0.89    0.13    0.00    0.02      168        0        0     70
  19    1     0.10   0.18   0.56    1.09      24 M     32 M    0.23    0.34    0.02    0.03     4648     5618       61     61
  20    0     0.00   0.27   0.00    0.60    2988       27 K    0.89    0.12    0.00    0.02      168        0        0     71
  21    1     0.07   0.27   0.27    0.74      17 M     22 M    0.20    0.25    0.02    0.03      728     2688       16     62
  22    0     0.00   0.28   0.00    0.60    5079       28 K    0.82    0.13    0.00    0.02      392        0        0     71
  23    1     0.07   0.22   0.29    0.78      17 M     22 M    0.20    0.27    0.03    0.03     3136     3115       40     62
  24    0     0.00   0.36   0.00    0.60    6103       32 K    0.81    0.12    0.00    0.02       56        0        0     71
  25    1     0.05   0.12   0.44    0.97      24 M     30 M    0.20    0.24    0.04    0.06     3304     4615       25     61
  26    0     0.00   0.29   0.00    0.60    5074       29 K    0.83    0.13    0.00    0.02     2128        1        0     70
  27    1     0.04   0.11   0.35    0.84      25 M     31 M    0.20    0.21    0.07    0.08     2016     4603       37     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.60     390 K   1322 K    0.70    0.12    0.01    0.02    22848        6        0     62
 SKT    1     0.06   0.15   0.38    0.93     318 M    398 M    0.20    0.25    0.04    0.05    36848    60729      573     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.15   0.19    0.92     318 M    399 M    0.20    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8216 M ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.72 %

 C1 core residency: 24.62 %; C3 core residency: 1.94 %; C6 core residency: 52.73 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.83 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.73 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5302 M   5231 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.60     0.24     204.39       8.96         232.44
 SKT   1    55.45    27.13     275.02      21.86         485.36
---------------------------------------------------------------------------------------------------------------
       *    56.06    27.37     479.42      30.81         485.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 489c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10865.39 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5543.48 --|
|-- Mem Ch  2: Reads (MB/s):   115.60 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    47.99 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   115.60 --||-- NODE 1 Mem Read (MB/s) : 10865.39 --|
|-- NODE 0 Mem Write(MB/s) :    47.99 --||-- NODE 1 Mem Write(MB/s) :  5543.48 --|
|-- NODE 0 P. Write (T/s):      31183 --||-- NODE 1 P. Write (T/s):     193482 --|
|-- NODE 0 Memory (MB/s):      163.59 --||-- NODE 1 Memory (MB/s):    16408.87 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10980.98                --|
            |--                System Write Throughput(MB/s):       5591.48                --|
            |--               System Memory Throughput(MB/s):      16572.46                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4971
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      87 M        24     770 K   438 K    489 K     0      36  
 1     984          12      22 M   107 M      0       0     623 K
-----------------------------------------------------------------------
 *      87 M        36      22 M   108 M    489 K     0     623 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.46        Core1: 86.80        
Core2: 34.64        Core3: 96.24        
Core4: 33.55        Core5: 76.67        
Core6: 30.89        Core7: 84.73        
Core8: 35.43        Core9: 46.21        
Core10: 34.66        Core11: 88.53        
Core12: 33.24        Core13: 98.11        
Core14: 33.62        Core15: 54.27        
Core16: 35.01        Core17: 93.51        
Core18: 33.02        Core19: 91.85        
Core20: 30.46        Core21: 97.15        
Core22: 32.92        Core23: 73.10        
Core24: 34.32        Core25: 84.30        
Core26: 32.69        Core27: 87.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.31
Socket1: 82.43
DDR read Latency(ns)
Socket0: 24553.38
Socket1: 238.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.32        Core1: 90.06        
Core2: 30.65        Core3: 93.86        
Core4: 33.16        Core5: 60.12        
Core6: 29.31        Core7: 81.16        
Core8: 29.52        Core9: 47.16        
Core10: 34.52        Core11: 86.14        
Core12: 28.84        Core13: 89.88        
Core14: 29.69        Core15: 49.23        
Core16: 32.11        Core17: 88.96        
Core18: 33.24        Core19: 88.61        
Core20: 32.13        Core21: 89.74        
Core22: 36.85        Core23: 60.23        
Core24: 30.76        Core25: 84.93        
Core26: 32.41        Core27: 92.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.72
Socket1: 76.24
DDR read Latency(ns)
Socket0: 24707.27
Socket1: 238.22
irq_total: 143581.574344803
cpu_total: 18.62
cpu_0: 1.13
cpu_1: 39.56
cpu_2: 0.07
cpu_3: 31.05
cpu_4: 0.07
cpu_5: 61.04
cpu_6: 0.07
cpu_7: 42.29
cpu_8: 0.07
cpu_9: 5.52
cpu_10: 0.13
cpu_11: 29.85
cpu_12: 0.07
cpu_13: 38.56
cpu_14: 0.07
cpu_15: 51.99
cpu_16: 0.07
cpu_17: 19.35
cpu_18: 0.07
cpu_19: 26.60
cpu_20: 0.13
cpu_21: 44.55
cpu_22: 0.13
cpu_23: 49.14
cpu_24: 0.07
cpu_25: 42.35
cpu_26: 0.13
cpu_27: 36.90
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 45611
enp4s0f1_rx_packets_phy: 51846
Total_rx_packets_phy: 97457
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2744524137
enp4s0f1_tx_bytes: 2793974338
Total_tx_bytes: 5538498475
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 3192776
enp4s0f1_rx_bytes_phy: 3629281
Total_rx_bytes_phy: 6822057
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 3010257
enp4s0f1_rx_bytes: 3421783
Total_rx_bytes: 6432040
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 304476
enp4s0f1_tx_packets_phy: 309955
Total_tx_packets_phy: 614431
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 304473
enp4s0f1_tx_packets: 309959
Total_tx_packets: 614432
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 45609
enp4s0f1_rx_packets: 51845
Total_rx_packets: 97454
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2745771787
enp4s0f1_tx_bytes_phy: 2795178349
Total_tx_bytes_phy: 5540950136


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.22        Core1: 89.82        
Core2: 22.92        Core3: 93.07        
Core4: 31.32        Core5: 60.65        
Core6: 24.85        Core7: 83.45        
Core8: 25.31        Core9: 46.08        
Core10: 30.10        Core11: 86.24        
Core12: 35.94        Core13: 82.30        
Core14: 36.41        Core15: 52.37        
Core16: 32.06        Core17: 92.76        
Core18: 37.32        Core19: 91.48        
Core20: 30.46        Core21: 80.10        
Core22: 34.31        Core23: 60.29        
Core24: 33.39        Core25: 76.31        
Core26: 35.52        Core27: 90.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.14
Socket1: 74.99
DDR read Latency(ns)
Socket0: 23039.53
Socket1: 237.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.08        Core1: 90.72        
Core2: 34.75        Core3: 91.27        
Core4: 31.41        Core5: 58.71        
Core6: 31.27        Core7: 91.35        
Core8: 30.61        Core9: 47.74        
Core10: 27.98        Core11: 82.88        
Core12: 31.57        Core13: 77.85        
Core14: 30.90        Core15: 51.05        
Core16: 32.21        Core17: 90.07        
Core18: 34.66        Core19: 86.90        
Core20: 30.78        Core21: 75.88        
Core22: 28.08        Core23: 59.70        
Core24: 31.79        Core25: 77.24        
Core26: 32.06        Core27: 94.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.42
Socket1: 73.77
DDR read Latency(ns)
Socket0: 24758.82
Socket1: 237.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.65        Core1: 88.19        
Core2: 31.72        Core3: 95.30        
Core4: 30.17        Core5: 61.11        
Core6: 30.85        Core7: 95.38        
Core8: 34.84        Core9: 46.31        
Core10: 31.59        Core11: 84.81        
Core12: 31.04        Core13: 81.89        
Core14: 35.54        Core15: 51.03        
Core16: 32.44        Core17: 94.13        
Core18: 32.83        Core19: 86.48        
Core20: 27.85        Core21: 78.50        
Core22: 32.67        Core23: 59.53        
Core24: 30.52        Core25: 93.05        
Core26: 32.74        Core27: 102.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.65
Socket1: 77.52
DDR read Latency(ns)
Socket0: 24037.64
Socket1: 238.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.99        Core1: 89.01        
Core2: 38.32        Core3: 96.85        
Core4: 33.00        Core5: 62.35        
Core6: 34.20        Core7: 98.15        
Core8: 33.43        Core9: 50.03        
Core10: 35.23        Core11: 86.73        
Core12: 38.06        Core13: 91.41        
Core14: 32.62        Core15: 50.78        
Core16: 32.60        Core17: 85.42        
Core18: 40.10        Core19: 92.79        
Core20: 34.37        Core21: 88.55        
Core22: 37.12        Core23: 59.10        
Core24: 35.83        Core25: 80.46        
Core26: 35.74        Core27: 104.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.89
Socket1: 78.27
DDR read Latency(ns)
Socket0: 24680.33
Socket1: 238.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19216
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417228278; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417234930; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208619709; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208619709; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208691660; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208691660; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007289790; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4021852; Consumed Joules: 245.47; Watts: 40.86; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 703625; Consumed DRAM Joules: 10.77; DRAM Watts: 1.79
S1P0; QPIClocks: 14417356730; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417359130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208765121; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208765121; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208684500; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208684500; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006448506; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5415030; Consumed Joules: 330.51; Watts: 55.02; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1714880; Consumed DRAM Joules: 26.24; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4be3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.39   0.01    0.60     290 K    874 K    0.67    0.07    0.01    0.02     9856        0        1     71
   1    1     0.10   0.15   0.63    1.13      32 M     41 M    0.20    0.26    0.03    0.04     3024     5763       72     61
   2    0     0.00   0.36   0.00    0.60      13 K     53 K    0.75    0.15    0.00    0.01      952        0        0     69
   3    1     0.04   0.11   0.36    0.86      28 M     33 M    0.18    0.19    0.07    0.08     3024     5749       40     61
   4    0     0.00   0.32   0.00    0.60    4964       32 K    0.85    0.17    0.00    0.01      392        0        0     70
   5    1     0.06   0.11   0.56    1.08      33 M     41 M    0.18    0.21    0.05    0.06      840     6350       27     62
   6    0     0.00   0.28   0.00    0.60    3736       26 K    0.86    0.14    0.00    0.02      672        0        0     70
   7    1     0.07   0.19   0.39    0.91      23 M     29 M    0.21    0.23    0.03    0.04     3248     4186       43     61
   8    0     0.00   0.31   0.00    0.60    3440       33 K    0.90    0.14    0.00    0.02      280        0        1     69
   9    1     0.02   0.45   0.05    0.60    1003 K   2569 K    0.61    0.22    0.00    0.01       56       52       27     62
  10    0     0.00   0.29   0.00    0.60    3915       34 K    0.89    0.15    0.00    0.02      168        0        0     68
  11    1     0.06   0.21   0.27    0.75      18 M     23 M    0.20    0.25    0.03    0.04     1008     3039       29     61
  12    0     0.00   0.32   0.00    0.60    5925       35 K    0.83    0.19    0.00    0.01     3024        0        0     70
  13    1     0.02   0.06   0.31    0.79      23 M     28 M    0.16    0.20    0.13    0.15     3528     4270       12     60
  14    0     0.00   0.28   0.00    0.60    5441       31 K    0.83    0.16    0.00    0.02      280        0        0     70
  15    1     0.08   0.16   0.48    1.02      23 M     30 M    0.25    0.31    0.03    0.04     4312     4990       95     60
  16    0     0.00   0.31   0.00    0.60    6535       32 K    0.80    0.15    0.00    0.02      728        0        0     70
  17    1     0.04   0.12   0.30    0.79      21 M     26 M    0.20    0.21    0.06    0.07     3192     3473       10     60
  18    0     0.00   0.29   0.00    0.60    3710       24 K    0.85    0.14    0.00    0.02      224        0        0     71
  19    1     0.08   0.18   0.44    0.97      21 M     27 M    0.23    0.32    0.03    0.04     4648     4630      100     62
  20    0     0.00   0.26   0.00    0.60    2297       24 K    0.91    0.12    0.00    0.02      112        0        0     71
  21    1     0.06   0.14   0.44    0.96      25 M     30 M    0.18    0.24    0.04    0.05     3584     4057       32     62
  22    0     0.00   0.28   0.00    0.60    4897       28 K    0.83    0.11    0.00    0.02     2296        0        0     70
  23    1     0.10   0.23   0.43    0.94      21 M     27 M    0.23    0.31    0.02    0.03      616     3466       37     62
  24    0     0.00   0.28   0.00    0.60    2966       24 K    0.88    0.11    0.00    0.02        0        0        0     71
  25    1     0.07   0.20   0.33    0.84      22 M     27 M    0.19    0.24    0.03    0.04     3528     3812       15     61
  26    0     0.00   0.32   0.00    0.60    4434       26 K    0.83    0.11    0.00    0.02      336        0        0     70
  27    1     0.04   0.12   0.32    0.82      22 M     28 M    0.20    0.21    0.06    0.07     2072     3806       13     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.35   0.00    0.60     355 K   1282 K    0.72    0.09    0.01    0.02    19320        0        2     62
 SKT    1     0.06   0.15   0.38    0.92     319 M    399 M    0.20    0.25    0.04    0.05    36680    57643      552     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.19    0.92     319 M    401 M    0.20    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8297 M ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.67 %

 C1 core residency: 24.71 %; C3 core residency: 2.85 %; C6 core residency: 51.77 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5305 M   5237 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.23     204.31       8.96         233.58
 SKT   1    55.48    27.13     276.54      21.87         483.25
---------------------------------------------------------------------------------------------------------------
       *    56.05    27.36     480.86      30.83         482.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4cc9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10981.77 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5459.09 --|
|-- Mem Ch  2: Reads (MB/s):   126.46 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    51.23 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   126.46 --||-- NODE 1 Mem Read (MB/s) : 10981.77 --|
|-- NODE 0 Mem Write(MB/s) :    51.23 --||-- NODE 1 Mem Write(MB/s) :  5459.09 --|
|-- NODE 0 P. Write (T/s):      31197 --||-- NODE 1 P. Write (T/s):     195748 --|
|-- NODE 0 Memory (MB/s):      177.69 --||-- NODE 1 Memory (MB/s):    16440.85 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11108.23                --|
            |--                System Write Throughput(MB/s):       5510.31                --|
            |--               System Memory Throughput(MB/s):      16618.54                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d9f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      81 M        60     822 K   433 K    557 K     0      72  
 1     492          24      19 M   109 M      0       0     711 K
-----------------------------------------------------------------------
 *      81 M        84      19 M   110 M    557 K     0     711 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.83        Core1: 76.64        
Core2: 33.47        Core3: 99.92        
Core4: 29.53        Core5: 103.08        
Core6: 31.71        Core7: 93.51        
Core8: 27.61        Core9: 53.70        
Core10: 30.12        Core11: 64.00        
Core12: 28.62        Core13: 99.00        
Core14: 29.49        Core15: 106.93        
Core16: 31.11        Core17: 86.24        
Core18: 32.49        Core19: 77.16        
Core20: 33.56        Core21: 96.20        
Core22: 30.59        Core23: 94.96        
Core24: 30.47        Core25: 102.47        
Core26: 32.55        Core27: 101.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.61
Socket1: 89.32
DDR read Latency(ns)
Socket0: 22812.22
Socket1: 237.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.17        Core1: 81.40        
Core2: 31.72        Core3: 102.14        
Core4: 30.64        Core5: 96.27        
Core6: 28.71        Core7: 91.04        
Core8: 29.50        Core9: 51.70        
Core10: 32.75        Core11: 74.03        
Core12: 32.84        Core13: 97.68        
Core14: 27.40        Core15: 82.69        
Core16: 32.02        Core17: 92.79        
Core18: 30.85        Core19: 67.06        
Core20: 33.72        Core21: 97.94        
Core22: 34.45        Core23: 92.89        
Core24: 34.34        Core25: 95.58        
Core26: 35.91        Core27: 93.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.14
Socket1: 88.27
DDR read Latency(ns)
Socket0: 23498.21
Socket1: 240.40
irq_total: 144372.03746068
cpu_total: 19.18
cpu_0: 1.06
cpu_1: 59.97
cpu_2: 0.07
cpu_3: 34.84
cpu_4: 0.07
cpu_5: 52.19
cpu_6: 0.13
cpu_7: 43.28
cpu_8: 0.07
cpu_9: 6.98
cpu_10: 0.07
cpu_11: 34.31
cpu_12: 0.07
cpu_13: 37.03
cpu_14: 0.07
cpu_15: 40.49
cpu_16: 0.07
cpu_17: 40.69
cpu_18: 0.00
cpu_19: 37.97
cpu_20: 0.07
cpu_21: 35.57
cpu_22: 0.07
cpu_23: 29.72
cpu_24: 0.07
cpu_25: 42.55
cpu_26: 0.13
cpu_27: 39.63
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 297000
enp4s0f1_tx_packets: 302983
Total_tx_packets: 599983
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 42599
enp4s0f1_rx_packets_phy: 50174
Total_rx_packets_phy: 92773
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2811560
enp4s0f1_rx_bytes: 3311543
Total_rx_bytes: 6123103
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 297013
enp4s0f1_tx_packets_phy: 302991
Total_tx_packets_phy: 600004
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2677161307
enp4s0f1_tx_bytes: 2731097684
Total_tx_bytes: 5408258991
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2981939
enp4s0f1_rx_bytes_phy: 3512242
Total_rx_bytes_phy: 6494181
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 42599
enp4s0f1_rx_packets: 50174
Total_rx_packets: 92773
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2678466809
enp4s0f1_tx_bytes_phy: 2732377358
Total_tx_bytes_phy: 5410844167


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.53        Core1: 86.49        
Core2: 23.02        Core3: 104.63        
Core4: 33.29        Core5: 93.27        
Core6: 37.82        Core7: 95.68        
Core8: 25.66        Core9: 51.56        
Core10: 26.04        Core11: 93.17        
Core12: 29.65        Core13: 98.05        
Core14: 28.85        Core15: 83.48        
Core16: 35.08        Core17: 91.66        
Core18: 30.55        Core19: 84.01        
Core20: 34.85        Core21: 98.46        
Core22: 33.62        Core23: 74.03        
Core24: 31.19        Core25: 106.72        
Core26: 33.13        Core27: 94.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.72
Socket1: 91.81
DDR read Latency(ns)
Socket0: 22316.63
Socket1: 238.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.24        Core1: 85.03        
Core2: 30.90        Core3: 100.20        
Core4: 29.38        Core5: 98.08        
Core6: 35.68        Core7: 96.69        
Core8: 29.59        Core9: 55.88        
Core10: 30.45        Core11: 62.09        
Core12: 32.58        Core13: 94.21        
Core14: 32.97        Core15: 107.53        
Core16: 29.43        Core17: 90.22        
Core18: 30.09        Core19: 90.66        
Core20: 32.93        Core21: 96.65        
Core22: 37.34        Core23: 54.17        
Core24: 31.70        Core25: 105.10        
Core26: 32.69        Core27: 101.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.86
Socket1: 88.90
DDR read Latency(ns)
Socket0: 23946.60
Socket1: 238.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.84        Core1: 85.85        
Core2: 32.71        Core3: 101.10        
Core4: 31.25        Core5: 99.88        
Core6: 30.01        Core7: 94.70        
Core8: 30.00        Core9: 50.74        
Core10: 29.42        Core11: 83.72        
Core12: 31.45        Core13: 93.65        
Core14: 35.41        Core15: 106.48        
Core16: 32.31        Core17: 86.67        
Core18: 32.21        Core19: 81.48        
Core20: 37.07        Core21: 96.68        
Core22: 34.73        Core23: 79.09        
Core24: 30.58        Core25: 98.39        
Core26: 34.08        Core27: 101.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.21
Socket1: 92.11
DDR read Latency(ns)
Socket0: 23714.67
Socket1: 238.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.57        Core1: 85.75        
Core2: 37.27        Core3: 103.09        
Core4: 29.44        Core5: 94.50        
Core6: 33.57        Core7: 92.10        
Core8: 34.00        Core9: 53.24        
Core10: 30.51        Core11: 82.52        
Core12: 34.91        Core13: 98.20        
Core14: 26.58        Core15: 84.12        
Core16: 32.69        Core17: 87.82        
Core18: 28.51        Core19: 90.37        
Core20: 32.45        Core21: 98.78        
Core22: 31.47        Core23: 72.34        
Core24: 29.22        Core25: 97.71        
Core26: 33.35        Core27: 96.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.99
Socket1: 90.45
DDR read Latency(ns)
Socket0: 23392.99
Socket1: 239.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20287
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414277646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414286318; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207149304; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207149304; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207232736; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207232736; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006044380; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4024925; Consumed Joules: 245.66; Watts: 40.91; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 701007; Consumed DRAM Joules: 10.73; DRAM Watts: 1.79
S1P0; QPIClocks: 14414357670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414365394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207272623; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207272623; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207190167; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207190167; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006133304; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5429471; Consumed Joules: 331.39; Watts: 55.19; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1713807; Consumed DRAM Joules: 26.22; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5011
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     275 K    829 K    0.67    0.07    0.01    0.02     8288        1        0     70
   1    1     0.11   0.19   0.61    1.11      29 M     37 M    0.22    0.26    0.03    0.03     3304     5197       75     61
   2    0     0.00   0.26   0.00    0.60    3711       21 K    0.83    0.11    0.00    0.02      560        0        0     69
   3    1     0.02   0.06   0.25    0.73      25 M     29 M    0.15    0.17    0.17    0.19     3024     5383        9     61
   4    0     0.00   0.29   0.00    0.60    4132       21 K    0.81    0.10    0.00    0.02     1792        0        0     70
   5    1     0.08   0.11   0.65    1.14      36 M     45 M    0.19    0.23    0.05    0.06     5544     7022       72     60
   6    0     0.00   0.27   0.00    0.60    3856       18 K    0.79    0.11    0.00    0.02      392        0        0     69
   7    1     0.08   0.16   0.53    1.05      24 M     31 M    0.22    0.26    0.03    0.04     3696     4477       41     60
   8    0     0.00   0.33   0.00    0.60    6930       35 K    0.81    0.17    0.00    0.01      504        0        0     69
   9    1     0.04   0.59   0.07    0.60    1340 K   2460 K    0.45    0.33    0.00    0.01       56       52       21     61
  10    0     0.00   0.33   0.00    0.60    6510       38 K    0.83    0.21    0.00    0.01      336        0        0     68
  11    1     0.04   0.14   0.27    0.83      17 M     22 M    0.21    0.24    0.05    0.06      224     3326       17     61
  12    0     0.00   0.31   0.00    0.60    6863       31 K    0.78    0.18    0.00    0.01     1400        1        0     70
  13    1     0.04   0.13   0.31    0.80      22 M     28 M    0.19    0.21    0.06    0.07     1568     4214       40     60
  14    0     0.00   0.27   0.00    0.60    4600       27 K    0.83    0.17    0.00    0.01      224        0        0     70
  15    1     0.04   0.11   0.36    0.88      23 M     29 M    0.20    0.24    0.06    0.07     3640     4784       82     60
  16    0     0.00   0.29   0.00    0.60    4004       24 K    0.84    0.17    0.00    0.01      504        0        0     70
  17    1     0.06   0.16   0.36    0.85      24 M     30 M    0.19    0.23    0.04    0.05     1624     3952       18     61
  18    0     0.00   0.28   0.00    0.60    3809       25 K    0.85    0.12    0.00    0.02      392        0        0     70
  19    1     0.08   0.24   0.34    0.84      18 M     23 M    0.21    0.29    0.02    0.03     1904     3522       63     62
  20    0     0.00   0.51   0.00    0.60      22 K     51 K    0.56    0.14    0.01    0.01     1512        0        2     71
  21    1     0.03   0.12   0.27    0.75      22 M     27 M    0.16    0.19    0.07    0.08     1232     3790       26     62
  22    0     0.00   0.31   0.00    0.60      17 K     40 K    0.55    0.17    0.01    0.02     1624        1        0     71
  23    1     0.06   0.13   0.45    0.98      24 M     31 M    0.22    0.28    0.04    0.06     3864     5118       65     62
  24    0     0.00   0.28   0.00    0.60    3800       19 K    0.80    0.11    0.00    0.02      112        0        0     71
  25    1     0.06   0.14   0.41    0.92      23 M     29 M    0.19    0.22    0.04    0.05     2408     4440       20     62
  26    0     0.00   0.29   0.00    0.60    3624       22 K    0.84    0.12    0.00    0.02     1176        0        0     70
  27    1     0.06   0.13   0.43    0.95      23 M     29 M    0.20    0.24    0.04    0.05     4368     4403       13     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.60     368 K   1208 K    0.70    0.10    0.01    0.02    18816        3        1     62
 SKT    1     0.06   0.15   0.38    0.92     319 M    397 M    0.20    0.24    0.04    0.05    36456    59680      562     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.15   0.19    0.92     319 M    398 M    0.20    0.24    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 7967 M ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.64 %

 C1 core residency: 25.90 %; C3 core residency: 1.55 %; C6 core residency: 51.90 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.73 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5283 M   5220 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   47 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.59     0.24     203.94       8.97         255.03
 SKT   1    55.44    27.04     276.76      21.90         490.16
---------------------------------------------------------------------------------------------------------------
       *    56.03    27.28     480.70      30.87         489.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 50f4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11039.52 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5459.63 --|
|-- Mem Ch  2: Reads (MB/s):   121.86 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    51.07 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   121.86 --||-- NODE 1 Mem Read (MB/s) : 11039.52 --|
|-- NODE 0 Mem Write(MB/s) :    51.07 --||-- NODE 1 Mem Write(MB/s) :  5459.63 --|
|-- NODE 0 P. Write (T/s):      31190 --||-- NODE 1 P. Write (T/s):     200418 --|
|-- NODE 0 Memory (MB/s):      172.93 --||-- NODE 1 Memory (MB/s):    16499.15 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11161.38                --|
            |--                System Write Throughput(MB/s):       5510.70                --|
            |--               System Memory Throughput(MB/s):      16672.08                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 51c9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      81 M       144     750 K   466 K    603 K     0     108  
 1     492          24      19 M   111 M      0       0     718 K
-----------------------------------------------------------------------
 *      81 M       168      20 M   111 M    603 K     0     719 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.88        Core1: 90.71        
Core2: 29.08        Core3: 95.89        
Core4: 28.17        Core5: 79.98        
Core6: 29.99        Core7: 79.91        
Core8: 30.15        Core9: 37.92        
Core10: 28.78        Core11: 89.28        
Core12: 29.06        Core13: 80.73        
Core14: 31.32        Core15: 53.85        
Core16: 34.55        Core17: 91.90        
Core18: 30.56        Core19: 74.62        
Core20: 30.36        Core21: 83.12        
Core22: 31.75        Core23: 84.94        
Core24: 30.22        Core25: 84.33        
Core26: 29.53        Core27: 77.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.54
Socket1: 80.37
DDR read Latency(ns)
Socket0: 23785.55
Socket1: 236.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.48        Core1: 85.92        
Core2: 38.09        Core3: 93.94        
Core4: 29.42        Core5: 88.84        
Core6: 32.76        Core7: 94.79        
Core8: 33.43        Core9: 39.56        
Core10: 29.32        Core11: 93.64        
Core12: 31.34        Core13: 94.21        
Core14: 30.28        Core15: 85.98        
Core16: 36.66        Core17: 94.11        
Core18: 34.81        Core19: 98.54        
Core20: 31.29        Core21: 91.93        
Core22: 31.29        Core23: 47.30        
Core24: 32.90        Core25: 88.23        
Core26: 32.57        Core27: 89.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.10
Socket1: 86.31
DDR read Latency(ns)
Socket0: 22841.24
Socket1: 237.41
irq_total: 164206.456159567
cpu_total: 18.72
cpu_0: 1.00
cpu_1: 47.47
cpu_2: 0.13
cpu_3: 46.41
cpu_4: 0.07
cpu_5: 68.62
cpu_6: 0.07
cpu_7: 27.53
cpu_8: 0.07
cpu_9: 4.45
cpu_10: 0.07
cpu_11: 31.78
cpu_12: 0.00
cpu_13: 38.10
cpu_14: 0.07
cpu_15: 43.42
cpu_16: 0.07
cpu_17: 28.52
cpu_18: 0.07
cpu_19: 30.92
cpu_20: 0.00
cpu_21: 45.28
cpu_22: 0.07
cpu_23: 36.90
cpu_24: 0.00
cpu_25: 28.66
cpu_26: 0.07
cpu_27: 44.28
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 298222
enp4s0f1_tx_packets_phy: 305233
Total_tx_packets_phy: 603455
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 45345
enp4s0f1_rx_packets_phy: 63816
Total_rx_packets_phy: 109161
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2689370314
enp4s0f1_tx_bytes_phy: 2752593055
Total_tx_bytes_phy: 5441963369
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 3174210
enp4s0f1_rx_bytes_phy: 4467136
Total_rx_bytes_phy: 7641346
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2688240908
enp4s0f1_tx_bytes: 2751500871
Total_tx_bytes: 5439741779
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 298229
enp4s0f1_tx_packets: 305247
Total_tx_packets: 603476
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 45348
enp4s0f1_rx_packets: 63822
Total_rx_packets: 109170
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2993011
enp4s0f1_rx_bytes: 4212283
Total_rx_bytes: 7205294


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.66        Core1: 88.03        
Core2: 38.44        Core3: 95.11        
Core4: 29.49        Core5: 92.18        
Core6: 22.69        Core7: 102.95        
Core8: 33.77        Core9: 39.12        
Core10: 32.75        Core11: 62.66        
Core12: 36.44        Core13: 106.90        
Core14: 34.34        Core15: 86.32        
Core16: 34.13        Core17: 92.18        
Core18: 32.65        Core19: 102.12        
Core20: 35.21        Core21: 96.14        
Core22: 29.74        Core23: 74.05        
Core24: 31.24        Core25: 81.83        
Core26: 33.63        Core27: 94.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.84
Socket1: 88.98
DDR read Latency(ns)
Socket0: 21393.21
Socket1: 238.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.29        Core1: 87.18        
Core2: 32.59        Core3: 94.79        
Core4: 30.53        Core5: 87.24        
Core6: 32.31        Core7: 90.16        
Core8: 29.07        Core9: 40.56        
Core10: 31.09        Core11: 59.00        
Core12: 30.62        Core13: 87.51        
Core14: 32.78        Core15: 95.70        
Core16: 31.53        Core17: 99.41        
Core18: 37.44        Core19: 97.26        
Core20: 31.43        Core21: 82.28        
Core22: 30.61        Core23: 50.74        
Core24: 30.65        Core25: 93.90        
Core26: 30.44        Core27: 85.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.64
Socket1: 83.11
DDR read Latency(ns)
Socket0: 23541.02
Socket1: 237.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.25        Core1: 88.69        
Core2: 33.12        Core3: 91.73        
Core4: 27.66        Core5: 85.79        
Core6: 31.62        Core7: 89.43        
Core8: 32.16        Core9: 39.80        
Core10: 31.02        Core11: 83.64        
Core12: 34.04        Core13: 87.89        
Core14: 33.18        Core15: 88.88        
Core16: 35.52        Core17: 94.92        
Core18: 32.92        Core19: 97.14        
Core20: 30.82        Core21: 82.56        
Core22: 33.27        Core23: 39.66        
Core24: 32.38        Core25: 91.12        
Core26: 30.71        Core27: 84.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.97
Socket1: 81.68
DDR read Latency(ns)
Socket0: 23172.79
Socket1: 236.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.11        Core1: 86.24        
Core2: 35.47        Core3: 97.55        
Core4: 32.03        Core5: 86.08        
Core6: 35.90        Core7: 89.83        
Core8: 28.86        Core9: 40.93        
Core10: 33.46        Core11: 82.01        
Core12: 34.79        Core13: 87.89        
Core14: 34.83        Core15: 60.48        
Core16: 32.71        Core17: 100.01        
Core18: 33.05        Core19: 98.97        
Core20: 28.01        Core21: 81.38        
Core22: 31.12        Core23: 46.98        
Core24: 34.12        Core25: 92.11        
Core26: 32.75        Core27: 83.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.40
Socket1: 81.59
DDR read Latency(ns)
Socket0: 23538.72
Socket1: 237.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21352
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414939294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414946798; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207478030; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207478030; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207551850; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207551850; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006315465; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4016021; Consumed Joules: 245.12; Watts: 40.81; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 708177; Consumed DRAM Joules: 10.84; DRAM Watts: 1.80
S1P0; QPIClocks: 14415006138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415009074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207588981; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207588981; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207507444; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207507444; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006451794; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5397873; Consumed Joules: 329.46; Watts: 54.86; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1712919; Consumed DRAM Joules: 26.21; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 543a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.39   0.01    0.60     287 K    862 K    0.67    0.07    0.01    0.02     8736        1        0     71
   1    1     0.09   0.16   0.57    1.09      31 M     39 M    0.21    0.25    0.03    0.04     5208     5700       32     60
   2    0     0.00   0.34   0.00    0.60    9064       41 K    0.78    0.16    0.00    0.01      728        0        0     69
   3    1     0.06   0.13   0.43    0.95      29 M     35 M    0.19    0.20    0.05    0.06     2912     6065       18     60
   4    0     0.00   0.37   0.00    0.60    5790       32 K    0.82    0.18    0.00    0.01     1120        0        0     70
   5    1     0.09   0.12   0.78    1.19      42 M     53 M    0.20    0.24    0.05    0.06     6888     7993       35     61
   6    0     0.00   0.33   0.00    0.60    5970       27 K    0.78    0.13    0.00    0.02     1456        0        0     70
   7    1     0.04   0.12   0.35    0.84      24 M     30 M    0.19    0.21    0.06    0.07     3304     4767       49     61
   8    0     0.00   0.32   0.00    0.60    4179       26 K    0.84    0.12    0.00    0.02      224        0        0     69
   9    1     0.02   0.46   0.05    0.60     784 K   2539 K    0.69    0.26    0.00    0.01       56       42       20     61
  10    0     0.00   0.42   0.00    0.60      60 K    100 K    0.40    0.18    0.01    0.02     4032        1        3     68
  11    1     0.06   0.24   0.24    0.71      16 M     21 M    0.20    0.26    0.03    0.04     2688     2785       39     61
  12    0     0.00   0.28   0.00    0.60    4665       26 K    0.82    0.16    0.00    0.02     1232        0        0     70
  13    1     0.02   0.07   0.26    0.73      25 M     29 M    0.15    0.19    0.14    0.16     2576     4576        9     61
  14    0     0.00   0.27   0.00    0.60    4618       23 K    0.80    0.15    0.00    0.02      336        0        0     70
  15    1     0.06   0.16   0.40    0.92      23 M     29 M    0.22    0.27    0.04    0.05     4088     4814      108     60
  16    0     0.00   0.27   0.00    0.60    4692       23 K    0.80    0.15    0.00    0.02      448        0        0     70
  17    1     0.05   0.20   0.24    0.71      18 M     22 M    0.20    0.22    0.04    0.05      672     2760       17     61
  18    0     0.00   0.27   0.00    0.60    4367       19 K    0.78    0.11    0.00    0.02      224        0        1     70
  19    1     0.06   0.22   0.26    0.74      17 M     22 M    0.19    0.24    0.03    0.04     1400     3406       40     62
  20    0     0.00   0.27   0.00    0.60    5359       27 K    0.80    0.11    0.00    0.02      336        0        0     71
  21    1     0.08   0.17   0.45    0.96      26 M     32 M    0.20    0.25    0.03    0.04     3248     4300       25     61
  22    0     0.00   0.27   0.00    0.60    5530       25 K    0.78    0.10    0.00    0.02      840        0        0     71
  23    1     0.09   0.19   0.48    1.00      22 M     29 M    0.26    0.34    0.02    0.03     2352     4704       43     62
  24    0     0.00   0.26   0.00    0.60    4197       24 K    0.83    0.12    0.00    0.02     2800        0        0     71
  25    1     0.07   0.23   0.28    0.78      17 M     21 M    0.19    0.26    0.03    0.03     1512     3222       17     62
  26    0     0.00   0.28   0.00    0.60    4723       21 K    0.78    0.11    0.00    0.02      448        0        0     70
  27    1     0.05   0.15   0.37    0.89      26 M     32 M    0.19    0.23    0.05    0.06     2408     4706       17     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.36   0.00    0.60     411 K   1281 K    0.68    0.10    0.01    0.02    22960        2        4     62
 SKT    1     0.06   0.16   0.37    0.91     321 M    403 M    0.20    0.24    0.04    0.05    39312    59840      469     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.19    0.91     321 M    404 M    0.20    0.24    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8451 M ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.40 %

 C1 core residency: 27.60 %; C3 core residency: 1.52 %; C6 core residency: 50.48 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.07 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5313 M   5242 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.58     0.24     204.78       9.00         284.14
 SKT   1    55.67    27.07     275.72      21.84         477.80
---------------------------------------------------------------------------------------------------------------
       *    56.25    27.31     480.49      30.84         477.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5520
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11012.32 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5479.41 --|
|-- Mem Ch  2: Reads (MB/s):   122.67 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    50.95 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   122.67 --||-- NODE 1 Mem Read (MB/s) : 11012.32 --|
|-- NODE 0 Mem Write(MB/s) :    50.95 --||-- NODE 1 Mem Write(MB/s) :  5479.41 --|
|-- NODE 0 P. Write (T/s):      31202 --||-- NODE 1 P. Write (T/s):     198292 --|
|-- NODE 0 Memory (MB/s):      173.62 --||-- NODE 1 Memory (MB/s):    16491.73 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11134.99                --|
            |--                System Write Throughput(MB/s):       5530.36                --|
            |--               System Memory Throughput(MB/s):      16665.35                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 55f4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      81 M        12     649 K   443 K    504 K     0       0  
 1       0          12      17 M   108 M      0      36     647 K
-----------------------------------------------------------------------
 *      81 M        24      17 M   108 M    504 K    36     647 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.90        Core1: 82.30        
Core2: 32.34        Core3: 102.04        
Core4: 32.37        Core5: 93.28        
Core6: 27.83        Core7: 85.58        
Core8: 28.14        Core9: 39.78        
Core10: 31.37        Core11: 62.19        
Core12: 30.84        Core13: 86.63        
Core14: 32.87        Core15: 97.41        
Core16: 32.47        Core17: 96.34        
Core18: 34.87        Core19: 61.97        
Core20: 40.09        Core21: 85.69        
Core22: 29.74        Core23: 77.05        
Core24: 31.73        Core25: 88.73        
Core26: 32.59        Core27: 110.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.70
Socket1: 84.31
DDR read Latency(ns)
Socket0: 23673.03
Socket1: 237.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.86        Core1: 85.65        
Core2: 35.13        Core3: 104.06        
Core4: 30.68        Core5: 91.85        
Core6: 30.70        Core7: 88.57        
Core8: 29.08        Core9: 42.77        
Core10: 33.21        Core11: 50.76        
Core12: 31.30        Core13: 99.17        
Core14: 33.14        Core15: 82.19        
Core16: 32.40        Core17: 106.55        
Core18: 34.15        Core19: 73.21        
Core20: 33.98        Core21: 96.14        
Core22: 35.59        Core23: 95.52        
Core24: 35.46        Core25: 95.79        
Core26: 32.95        Core27: 115.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.01
Socket1: 88.98
DDR read Latency(ns)
Socket0: 23761.22
Socket1: 237.02
irq_total: 146051.159076075
cpu_total: 18.75
cpu_0: 1.06
cpu_1: 57.58
cpu_2: 0.07
cpu_3: 40.89
cpu_4: 0.07
cpu_5: 47.41
cpu_6: 0.00
cpu_7: 44.75
cpu_8: 0.07
cpu_9: 1.13
cpu_10: 0.13
cpu_11: 38.96
cpu_12: 0.07
cpu_13: 38.36
cpu_14: 0.07
cpu_15: 36.70
cpu_16: 0.07
cpu_17: 37.17
cpu_18: 0.07
cpu_19: 50.13
cpu_20: 0.00
cpu_21: 34.64
cpu_22: 0.07
cpu_23: 30.72
cpu_24: 0.07
cpu_25: 41.69
cpu_26: 0.07
cpu_27: 22.94
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 298039
enp4s0f1_tx_packets_phy: 303941
Total_tx_packets_phy: 601980
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 298062
enp4s0f1_tx_packets: 303929
Total_tx_packets: 601991
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2975551
enp4s0f1_rx_bytes: 3109815
Total_rx_bytes: 6085366
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 45084
enp4s0f1_rx_packets: 47118
Total_rx_packets: 92202
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 45085
enp4s0f1_rx_packets_phy: 47121
Total_rx_packets_phy: 92206
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2686738903
enp4s0f1_tx_bytes: 2739620520
Total_tx_bytes: 5426359423
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 3155981
enp4s0f1_rx_bytes_phy: 3298531
Total_rx_bytes_phy: 6454512
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2687724393
enp4s0f1_tx_bytes_phy: 2740943478
Total_tx_bytes_phy: 5428667871


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.14        Core1: 83.06        
Core2: 32.30        Core3: 103.66        
Core4: 30.77        Core5: 95.22        
Core6: 33.02        Core7: 83.05        
Core8: 30.72        Core9: 43.74        
Core10: 23.33        Core11: 51.45        
Core12: 30.75        Core13: 93.38        
Core14: 30.74        Core15: 94.45        
Core16: 23.77        Core17: 106.77        
Core18: 32.33        Core19: 62.82        
Core20: 31.16        Core21: 89.80        
Core22: 32.40        Core23: 101.51        
Core24: 31.65        Core25: 92.69        
Core26: 29.50        Core27: 103.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.66
Socket1: 85.80
DDR read Latency(ns)
Socket0: 21433.46
Socket1: 237.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.10        Core1: 87.81        
Core2: 36.33        Core3: 102.97        
Core4: 31.15        Core5: 93.81        
Core6: 29.36        Core7: 86.22        
Core8: 30.17        Core9: 40.93        
Core10: 29.06        Core11: 54.35        
Core12: 27.66        Core13: 86.20        
Core14: 30.45        Core15: 70.71        
Core16: 32.56        Core17: 94.13        
Core18: 26.76        Core19: 63.86        
Core20: 32.39        Core21: 86.09        
Core22: 35.93        Core23: 100.24        
Core24: 34.23        Core25: 87.72        
Core26: 35.26        Core27: 106.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.37
Socket1: 84.09
DDR read Latency(ns)
Socket0: 23658.04
Socket1: 237.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.13        Core1: 89.05        
Core2: 37.28        Core3: 100.26        
Core4: 32.77        Core5: 89.07        
Core6: 28.57        Core7: 84.72        
Core8: 31.19        Core9: 38.37        
Core10: 33.97        Core11: 96.78        
Core12: 29.50        Core13: 91.46        
Core14: 29.18        Core15: 43.11        
Core16: 33.27        Core17: 92.68        
Core18: 32.78        Core19: 70.92        
Core20: 31.84        Core21: 87.49        
Core22: 32.25        Core23: 95.16        
Core24: 32.88        Core25: 85.07        
Core26: 32.72        Core27: 110.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.01
Socket1: 84.00
DDR read Latency(ns)
Socket0: 23469.85
Socket1: 236.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.84        Core1: 87.75        
Core2: 36.04        Core3: 101.80        
Core4: 27.59        Core5: 94.26        
Core6: 30.63        Core7: 84.17        
Core8: 30.17        Core9: 42.50        
Core10: 29.45        Core11: 80.13        
Core12: 32.99        Core13: 88.11        
Core14: 31.75        Core15: 63.87        
Core16: 30.92        Core17: 91.04        
Core18: 31.31        Core19: 58.10        
Core20: 28.25        Core21: 87.21        
Core22: 32.22        Core23: 97.65        
Core24: 35.79        Core25: 83.55        
Core26: 38.65        Core27: 106.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.48
Socket1: 84.59
DDR read Latency(ns)
Socket0: 23541.62
Socket1: 238.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22420
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416983334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416990630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208498392; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208498392; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208584856; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208584856; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007196796; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4011318; Consumed Joules: 244.83; Watts: 40.76; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 705580; Consumed DRAM Joules: 10.80; DRAM Watts: 1.80
S1P0; QPIClocks: 14417133242; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417135926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208652467; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208652467; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208571094; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208571094; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008111535; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5294878; Consumed Joules: 323.17; Watts: 53.80; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1709970; Consumed DRAM Joules: 26.16; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5865
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     279 K    835 K    0.67    0.07    0.01    0.02     9408        0        1     70
   1    1     0.10   0.15   0.65    1.12      35 M     43 M    0.20    0.25    0.04    0.05     4760     6709       61     61
   2    0     0.00   0.30   0.00    0.60    3876       26 K    0.85    0.14    0.00    0.02      392        0        0     69
   3    1     0.02   0.05   0.32    0.82      28 M     33 M    0.15    0.17    0.16    0.19     3304     6139        9     61
   4    0     0.00   0.30   0.00    0.60      17 K     47 K    0.63    0.15    0.01    0.02     3248        1        1     70
   5    1     0.08   0.14   0.57    1.09      33 M     41 M    0.19    0.24    0.04    0.05     4032     6163       36     61
   6    0     0.00   0.27   0.00    0.60    4181       20 K    0.79    0.12    0.00    0.01      616        0        1     70
   7    1     0.11   0.23   0.47    0.99      22 M     29 M    0.23    0.30    0.02    0.03     3752     4089       41     60
   8    0     0.00   0.30   0.00    0.60    5647       22 K    0.75    0.16    0.00    0.01      280        0        0     68
   9    1     0.00   0.29   0.01    0.60     234 K    690 K    0.66    0.16    0.01    0.02       56        8       21     62
  10    0     0.00   0.29   0.00    0.60    3759       20 K    0.82    0.15    0.00    0.01      280        0        0     69
  11    1     0.04   0.15   0.29    0.81      20 M     25 M    0.20    0.24    0.05    0.06     1512     3812       49     61
  12    0     0.00   0.28   0.00    0.60    6819       31 K    0.78    0.17    0.00    0.02      280        0        0     70
  13    1     0.06   0.16   0.39    0.89      24 M     31 M    0.20    0.23    0.04    0.05     2968     4511       53     60
  14    0     0.00   0.25   0.00    0.60    4889       20 K    0.76    0.15    0.00    0.02      224        0        0     70
  15    1     0.06   0.16   0.38    0.92      21 M     27 M    0.23    0.29    0.04    0.05     3640     4662      101     61
  16    0     0.00   0.29   0.00    0.60    5022       24 K    0.79    0.15    0.00    0.02     1904        0        0     70
  17    1     0.02   0.06   0.27    0.74      23 M     27 M    0.16    0.20    0.13    0.16      392     4163       10     62
  18    0     0.00   0.29   0.00    0.60    4018       18 K    0.78    0.12    0.00    0.02      448        0        0     70
  19    1     0.13   0.23   0.56    1.05      23 M     31 M    0.27    0.34    0.02    0.03     3304     4783       67     61
  20    0     0.00   0.27   0.00    0.60    4134       26 K    0.84    0.11    0.00    0.02     1344        0        0     71
  21    1     0.05   0.15   0.36    0.85      24 M     30 M    0.19    0.23    0.04    0.06     1792     4068       20     62
  22    0     0.00   0.28   0.00    0.60    4936       24 K    0.80    0.10    0.00    0.02      280        0        0     71
  23    1     0.06   0.20   0.28    0.79      18 M     23 M    0.20    0.26    0.03    0.04     2968     3430       38     63
  24    0     0.00   0.29   0.00    0.60    4636       23 K    0.80    0.10    0.00    0.02     1568        0        0     71
  25    1     0.05   0.15   0.36    0.86      24 M     30 M    0.19    0.23    0.05    0.06      280     4396       42     62
  26    0     0.00   0.28   0.00    0.60    5074       22 K    0.77    0.11    0.00    0.02     1848        0        0     70
  27    1     0.01   0.07   0.21    0.71      19 M     22 M    0.15    0.19    0.14    0.17     4592     3643       11     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.35   0.00    0.60     353 K   1164 K    0.70    0.09    0.01    0.02    22120        1        3     62
 SKT    1     0.06   0.15   0.36    0.92     318 M    397 M    0.20    0.25    0.04    0.05    37352    60576      559     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.18    0.92     319 M    398 M    0.20    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 7970 M ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.97 %

 C1 core residency: 22.09 %; C3 core residency: 0.47 %; C6 core residency: 57.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.89 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5315 M   5251 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.60     0.25     204.96       9.04         248.97
 SKT   1    55.50    27.16     269.39      21.81         478.51
---------------------------------------------------------------------------------------------------------------
       *    56.09    27.40     474.35      30.85         478.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5948
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11030.39 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5463.58 --|
|-- Mem Ch  2: Reads (MB/s):   126.31 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    51.56 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   126.31 --||-- NODE 1 Mem Read (MB/s) : 11030.39 --|
|-- NODE 0 Mem Write(MB/s) :    51.56 --||-- NODE 1 Mem Write(MB/s) :  5463.58 --|
|-- NODE 0 P. Write (T/s):      31199 --||-- NODE 1 P. Write (T/s):     200969 --|
|-- NODE 0 Memory (MB/s):      177.87 --||-- NODE 1 Memory (MB/s):    16493.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11156.70                --|
            |--                System Write Throughput(MB/s):       5515.14                --|
            |--               System Memory Throughput(MB/s):      16671.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5a1d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      85 M        12    1016 K   478 K    544 K     0     180  
 1       0          12      18 M   104 M    252       0     779 K
-----------------------------------------------------------------------
 *      85 M        24      19 M   104 M    545 K     0     779 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.94        Core1: 91.28        
Core2: 34.22        Core3: 97.66        
Core4: 33.97        Core5: 95.33        
Core6: 32.53        Core7: 96.36        
Core8: 31.61        Core9: 48.80        
Core10: 28.26        Core11: 56.81        
Core12: 32.52        Core13: 88.57        
Core14: 32.26        Core15: 59.69        
Core16: 29.90        Core17: 109.06        
Core18: 32.44        Core19: 103.77        
Core20: 30.54        Core21: 95.13        
Core22: 37.25        Core23: 80.15        
Core24: 31.69        Core25: 101.75        
Core26: 34.93        Core27: 101.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.63
Socket1: 87.11
DDR read Latency(ns)
Socket0: 23226.18
Socket1: 237.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.65        Core1: 91.48        
Core2: 32.60        Core3: 96.13        
Core4: 30.88        Core5: 95.86        
Core6: 32.65        Core7: 96.08        
Core8: 29.00        Core9: 45.13        
Core10: 29.46        Core11: 64.42        
Core12: 29.44        Core13: 84.84        
Core14: 27.98        Core15: 50.10        
Core16: 29.94        Core17: 96.27        
Core18: 29.20        Core19: 104.76        
Core20: 30.90        Core21: 88.72        
Core22: 29.00        Core23: 81.03        
Core24: 29.64        Core25: 90.79        
Core26: 31.19        Core27: 104.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.62
Socket1: 84.66
DDR read Latency(ns)
Socket0: 23249.81
Socket1: 238.68
irq_total: 151141.543642758
cpu_total: 19.31
cpu_0: 1.06
cpu_1: 43.95
cpu_2: 0.07
cpu_3: 39.63
cpu_4: 0.00
cpu_5: 55.05
cpu_6: 0.07
cpu_7: 39.36
cpu_8: 0.07
cpu_9: 9.97
cpu_10: 0.07
cpu_11: 35.44
cpu_12: 0.07
cpu_13: 38.83
cpu_14: 0.00
cpu_15: 47.27
cpu_16: 0.07
cpu_17: 35.90
cpu_18: 0.07
cpu_19: 30.72
cpu_20: 0.07
cpu_21: 37.17
cpu_22: 0.07
cpu_23: 49.53
cpu_24: 0.07
cpu_25: 42.09
cpu_26: 0.07
cpu_27: 34.04
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 297245
enp4s0f1_tx_packets_phy: 302846
Total_tx_packets_phy: 600091
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2801753
enp4s0f1_rx_bytes: 3640153
Total_rx_bytes: 6441906
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2971570
enp4s0f1_rx_bytes_phy: 3861104
Total_rx_bytes_phy: 6832674
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 42451
enp4s0f1_rx_packets_phy: 55158
Total_rx_packets_phy: 97609
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 42450
enp4s0f1_rx_packets: 55153
Total_rx_packets: 97603
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2679403730
enp4s0f1_tx_bytes: 2729646471
Total_tx_bytes: 5409050201
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 297249
enp4s0f1_tx_packets: 302822
Total_tx_packets: 600071
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2680559169
enp4s0f1_tx_bytes_phy: 2731072312
Total_tx_bytes_phy: 5411631481


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.90        Core1: 93.14        
Core2: 28.56        Core3: 95.08        
Core4: 39.37        Core5: 89.70        
Core6: 34.32        Core7: 95.08        
Core8: 31.88        Core9: 44.12        
Core10: 30.75        Core11: 69.45        
Core12: 33.36        Core13: 85.10        
Core14: 28.05        Core15: 52.99        
Core16: 25.12        Core17: 93.04        
Core18: 23.54        Core19: 96.66        
Core20: 27.16        Core21: 90.51        
Core22: 24.66        Core23: 67.20        
Core24: 31.24        Core25: 89.34        
Core26: 32.73        Core27: 98.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.08
Socket1: 83.01
DDR read Latency(ns)
Socket0: 21693.49
Socket1: 238.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.77        Core1: 93.07        
Core2: 28.91        Core3: 98.07        
Core4: 32.71        Core5: 98.84        
Core6: 31.17        Core7: 95.15        
Core8: 32.25        Core9: 40.43        
Core10: 28.39        Core11: 68.98        
Core12: 31.68        Core13: 82.55        
Core14: 31.22        Core15: 68.35        
Core16: 34.25        Core17: 99.17        
Core18: 32.05        Core19: 91.37        
Core20: 32.22        Core21: 90.95        
Core22: 31.26        Core23: 84.92        
Core24: 33.34        Core25: 92.85        
Core26: 32.36        Core27: 100.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.91
Socket1: 87.73
DDR read Latency(ns)
Socket0: 23165.59
Socket1: 239.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.54        Core1: 96.63        
Core2: 28.91        Core3: 93.87        
Core4: 30.80        Core5: 88.61        
Core6: 30.47        Core7: 96.24        
Core8: 33.63        Core9: 43.89        
Core10: 26.50        Core11: 80.79        
Core12: 29.12        Core13: 74.93        
Core14: 31.05        Core15: 78.32        
Core16: 26.09        Core17: 102.72        
Core18: 30.68        Core19: 95.77        
Core20: 28.02        Core21: 79.24        
Core22: 30.30        Core23: 59.10        
Core24: 31.57        Core25: 92.13        
Core26: 30.26        Core27: 99.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.19
Socket1: 84.88
DDR read Latency(ns)
Socket0: 22854.32
Socket1: 238.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.46        Core1: 89.79        
Core2: 31.68        Core3: 97.71        
Core4: 31.53        Core5: 79.02        
Core6: 30.97        Core7: 97.11        
Core8: 31.35        Core9: 43.86        
Core10: 29.84        Core11: 84.88        
Core12: 31.55        Core13: 82.69        
Core14: 29.91        Core15: 48.27        
Core16: 30.02        Core17: 92.73        
Core18: 31.07        Core19: 79.95        
Core20: 29.95        Core21: 87.96        
Core22: 30.11        Core23: 90.76        
Core24: 29.84        Core25: 87.84        
Core26: 32.13        Core27: 103.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.96
Socket1: 83.12
DDR read Latency(ns)
Socket0: 22730.62
Socket1: 237.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23484
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414495014; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414501522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207252052; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207252052; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207328751; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207328751; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006111569; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4012092; Consumed Joules: 244.88; Watts: 40.77; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 707494; Consumed DRAM Joules: 10.82; DRAM Watts: 1.80
S1P0; QPIClocks: 14414511358; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414513162; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207337364; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207337364; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207258018; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207258018; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006157397; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5367642; Consumed Joules: 327.61; Watts: 54.55; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1713877; Consumed DRAM Joules: 26.22; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c8e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     294 K    940 K    0.69    0.07    0.01    0.02     9632        0        0     70
   1    1     0.05   0.14   0.37    0.89      26 M     32 M    0.18    0.21    0.05    0.06     4032     4945       26     61
   2    0     0.00   0.37   0.00    0.60    8712       47 K    0.82    0.19    0.00    0.01     1512        0        0     69
   3    1     0.04   0.09   0.48    0.99      33 M     40 M    0.19    0.19    0.08    0.09     4312     7071       19     61
   4    0     0.00   0.33   0.00    0.60    5469       32 K    0.83    0.18    0.00    0.01     1176        0        0     70
   5    1     0.09   0.12   0.75    1.19      40 M     50 M    0.19    0.24    0.05    0.06     3416     7969       39     61
   6    0     0.00   0.34   0.00    0.60    5290       30 K    0.83    0.14    0.00    0.02      168        0        0     70
   7    1     0.05   0.24   0.23    0.68      17 M     21 M    0.21    0.21    0.03    0.04     2912     3142       38     61
   8    0     0.00   0.29   0.00    0.60    4518       27 K    0.84    0.16    0.00    0.01      448        0        0     69
   9    1     0.06   0.63   0.09    0.60    1950 K   3393 K    0.43    0.49    0.00    0.01      448      108       20     61
  10    0     0.00   0.29   0.00    0.60    2668       24 K    0.89    0.17    0.00    0.01      168        0        0     68
  11    1     0.06   0.27   0.21    0.68      15 M     19 M    0.21    0.25    0.03    0.03     1736     2449       61     61
  12    0     0.00   0.27   0.00    0.60    4902       31 K    0.84    0.17    0.00    0.02     2072        1        0     70
  13    1     0.07   0.16   0.44    0.95      27 M     34 M    0.20    0.25    0.04    0.05     3024     4924       58     60
  14    0     0.00   0.29   0.00    0.60    3724       20 K    0.82    0.17    0.00    0.02      336        0        0     69
  15    1     0.10   0.15   0.65    1.17      27 M     38 M    0.28    0.33    0.03    0.04      728     6251      123     60
  16    0     0.00   0.29   0.00    0.60    3639       21 K    0.83    0.16    0.00    0.02      448        0        0     70
  17    1     0.02   0.06   0.26    0.74      22 M     26 M    0.16    0.20    0.14    0.16     3136     4096       14     61
  18    0     0.00   0.31   0.00    0.60    6739       32 K    0.79    0.12    0.00    0.02      616        0        0     70
  19    1     0.05   0.23   0.22    0.70      15 M     19 M    0.19    0.23    0.03    0.04     2576     2965       31     62
  20    0     0.00   0.26   0.00    0.60    3562       27 K    0.87    0.13    0.00    0.02      560        0        0     70
  21    1     0.04   0.13   0.34    0.82      26 M     32 M    0.18    0.21    0.06    0.08     1624     4548       24     62
  22    0     0.00   0.31   0.00    0.60    6552       33 K    0.80    0.15    0.00    0.02      504        0        0     70
  23    1     0.12   0.20   0.57    1.09      25 M     33 M    0.24    0.32    0.02    0.03     4872     4688      104     62
  24    0     0.00   0.34   0.00    0.60    4154       32 K    0.87    0.19    0.00    0.01      840        0        0     71
  25    1     0.05   0.14   0.36    0.88      22 M     27 M    0.19    0.23    0.04    0.06     2296     4326       16     61
  26    0     0.00   0.35   0.00    0.60    5169       35 K    0.86    0.22    0.00    0.01      336        0        0     70
  27    1     0.03   0.14   0.18    0.63      15 M     19 M    0.20    0.19    0.06    0.08     2688     3000       30     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.60     359 K   1339 K    0.73    0.10    0.01    0.02    18816        1        0     62
 SKT    1     0.06   0.16   0.37    0.91     318 M    400 M    0.21    0.25    0.04    0.05    37800    60482      603     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.18    0.91     318 M    401 M    0.21    0.24    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8270 M ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.24 %

 C1 core residency: 26.86 %; C3 core residency: 2.06 %; C6 core residency: 50.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.99 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.73 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5344 M   5280 M   |    5%     5%   
 SKT    1       19 G     19 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.61     0.25     205.58       9.05         225.28
 SKT   1    55.47    27.48     275.41      21.90         476.22
---------------------------------------------------------------------------------------------------------------
       *    56.08    27.73     480.99      30.95         475.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d73
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11117.57 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5399.43 --|
|-- Mem Ch  2: Reads (MB/s):   132.13 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    52.35 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   132.13 --||-- NODE 1 Mem Read (MB/s) : 11117.57 --|
|-- NODE 0 Mem Write(MB/s) :    52.35 --||-- NODE 1 Mem Write(MB/s) :  5399.43 --|
|-- NODE 0 P. Write (T/s):      31202 --||-- NODE 1 P. Write (T/s):     202520 --|
|-- NODE 0 Memory (MB/s):      184.49 --||-- NODE 1 Memory (MB/s):    16517.00 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11249.70                --|
            |--                System Write Throughput(MB/s):       5451.78                --|
            |--               System Memory Throughput(MB/s):      16701.48                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e47
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      88 M        84     743 K   423 K    489 K     0      72  
 1       0          12      18 M   108 M    252       0     636 K
-----------------------------------------------------------------------
 *      88 M        96      19 M   108 M    489 K     0     636 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.91        Core1: 95.69        
Core2: 28.59        Core3: 100.31        
Core4: 33.68        Core5: 68.44        
Core6: 31.01        Core7: 92.58        
Core8: 35.46        Core9: 43.22        
Core10: 27.08        Core11: 98.56        
Core12: 28.63        Core13: 102.73        
Core14: 34.74        Core15: 47.77        
Core16: 35.70        Core17: 83.43        
Core18: 31.16        Core19: 88.06        
Core20: 35.38        Core21: 87.70        
Core22: 36.02        Core23: 65.80        
Core24: 32.20        Core25: 85.98        
Core26: 33.59        Core27: 92.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.15
Socket1: 80.73
DDR read Latency(ns)
Socket0: 21501.02
Socket1: 237.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.42        Core1: 94.06        
Core2: 32.35        Core3: 100.99        
Core4: 30.56        Core5: 71.00        
Core6: 27.26        Core7: 94.62        
Core8: 28.28        Core9: 44.84        
Core10: 30.34        Core11: 99.71        
Core12: 29.94        Core13: 103.54        
Core14: 31.67        Core15: 65.17        
Core16: 31.35        Core17: 82.33        
Core18: 31.77        Core19: 84.47        
Core20: 34.13        Core21: 91.64        
Core22: 32.35        Core23: 57.12        
Core24: 32.91        Core25: 84.15        
Core26: 33.53        Core27: 88.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.87
Socket1: 82.23
DDR read Latency(ns)
Socket0: 21899.34
Socket1: 237.75
irq_total: 147927.333404743
cpu_total: 18.77
cpu_0: 1.06
cpu_1: 42.55
cpu_2: 0.07
cpu_3: 42.82
cpu_4: 0.07
cpu_5: 59.04
cpu_6: 0.07
cpu_7: 41.89
cpu_8: 0.00
cpu_9: 9.84
cpu_10: 0.00
cpu_11: 25.27
cpu_12: 0.07
cpu_13: 24.40
cpu_14: 0.07
cpu_15: 40.49
cpu_16: 0.00
cpu_17: 44.88
cpu_18: 0.00
cpu_19: 33.24
cpu_20: 0.00
cpu_21: 30.85
cpu_22: 0.07
cpu_23: 43.22
cpu_24: 0.07
cpu_25: 47.01
cpu_26: 0.07
cpu_27: 38.10
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2693479034
enp4s0f1_tx_bytes_phy: 2756214518
Total_tx_bytes_phy: 5449693552
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 44260
enp4s0f1_rx_packets_phy: 50563
Total_rx_packets_phy: 94823
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2692242571
enp4s0f1_tx_bytes: 2755146549
Total_tx_bytes: 5447389120
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2921163
enp4s0f1_rx_bytes: 3336995
Total_rx_bytes: 6258158
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 298673
enp4s0f1_tx_packets: 305651
Total_tx_packets: 604324
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 44260
enp4s0f1_rx_packets: 50560
Total_rx_packets: 94820
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 3098255
enp4s0f1_rx_bytes_phy: 3539446
Total_rx_bytes_phy: 6637701
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 298677
enp4s0f1_tx_packets_phy: 305634
Total_tx_packets_phy: 604311


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.89        Core1: 88.61        
Core2: 29.19        Core3: 102.43        
Core4: 31.69        Core5: 81.76        
Core6: 24.86        Core7: 83.40        
Core8: 29.44        Core9: 40.36        
Core10: 29.66        Core11: 76.82        
Core12: 34.02        Core13: 104.06        
Core14: 35.02        Core15: 82.14        
Core16: 32.86        Core17: 80.23        
Core18: 34.67        Core19: 50.74        
Core20: 34.91        Core21: 96.61        
Core22: 32.04        Core23: 65.45        
Core24: 22.01        Core25: 81.29        
Core26: 32.04        Core27: 85.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.81
Socket1: 80.88
DDR read Latency(ns)
Socket0: 20363.59
Socket1: 237.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.37        Core1: 95.49        
Core2: 29.81        Core3: 101.49        
Core4: 32.18        Core5: 87.07        
Core6: 31.96        Core7: 82.96        
Core8: 27.13        Core9: 42.64        
Core10: 30.10        Core11: 100.69        
Core12: 35.10        Core13: 106.25        
Core14: 31.77        Core15: 65.14        
Core16: 31.08        Core17: 85.34        
Core18: 33.95        Core19: 80.76        
Core20: 36.41        Core21: 95.96        
Core22: 34.41        Core23: 75.19        
Core24: 33.41        Core25: 85.23        
Core26: 31.21        Core27: 87.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.97
Socket1: 86.48
DDR read Latency(ns)
Socket0: 21718.14
Socket1: 238.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.26        Core1: 86.81        
Core2: 35.75        Core3: 103.97        
Core4: 34.48        Core5: 96.86        
Core6: 32.31        Core7: 84.69        
Core8: 32.92        Core9: 42.68        
Core10: 30.88        Core11: 54.62        
Core12: 34.61        Core13: 108.36        
Core14: 35.15        Core15: 107.07        
Core16: 39.34        Core17: 80.63        
Core18: 34.23        Core19: 48.12        
Core20: 35.37        Core21: 92.44        
Core22: 33.71        Core23: 100.43        
Core24: 34.04        Core25: 77.60        
Core26: 31.40        Core27: 85.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.12
Socket1: 82.80
DDR read Latency(ns)
Socket0: 21250.09
Socket1: 236.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.47        Core1: 95.30        
Core2: 31.31        Core3: 104.25        
Core4: 31.52        Core5: 93.57        
Core6: 31.33        Core7: 89.35        
Core8: 28.76        Core9: 44.42        
Core10: 28.75        Core11: 81.68        
Core12: 31.39        Core13: 109.34        
Core14: 29.53        Core15: 100.20        
Core16: 34.40        Core17: 83.25        
Core18: 33.81        Core19: 88.25        
Core20: 30.89        Core21: 98.17        
Core22: 33.78        Core23: 83.13        
Core24: 31.45        Core25: 83.29        
Core26: 31.46        Core27: 89.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.89
Socket1: 90.83
DDR read Latency(ns)
Socket0: 22089.91
Socket1: 239.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24551
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416135890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416139690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208072081; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208072081; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208158272; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208158272; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006805749; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4006037; Consumed Joules: 244.51; Watts: 40.70; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 709457; Consumed DRAM Joules: 10.85; DRAM Watts: 1.81
S1P0; QPIClocks: 14416191554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416193650; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208181369; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208181369; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208100859; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208100859; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006832032; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5318387; Consumed Joules: 324.61; Watts: 54.04; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1709808; Consumed DRAM Joules: 26.16; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 60b8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.39   0.01    0.60     284 K    858 K    0.67    0.07    0.01    0.02     9240        1        1     70
   1    1     0.07   0.12   0.61    1.12      33 M     41 M    0.20    0.23    0.05    0.06     2464     6388       51     62
   2    0     0.00   0.29   0.00    0.60    5953       34 K    0.83    0.11    0.00    0.02      112        0        0     69
   3    1     0.02   0.06   0.29    0.77      26 M     30 M    0.15    0.17    0.16    0.19     3920     5720        9     62
   4    0     0.00   0.31   0.00    0.60    4918       24 K    0.80    0.14    0.00    0.02     1064        0        0     70
   5    1     0.07   0.11   0.65    1.14      35 M     43 M    0.19    0.22    0.05    0.06     6272     6752       31     61
   6    0     0.00   0.28   0.00    0.60    3869       26 K    0.86    0.13    0.00    0.02     1456        0        0     70
   7    1     0.06   0.15   0.39    0.90      25 M     31 M    0.20    0.24    0.04    0.05     2632     4877       30     61
   8    0     0.00   0.50   0.00    0.60      37 K     74 K    0.49    0.40    0.01    0.01     4592        4        1     68
   9    1     0.05   0.62   0.09    0.60    1778 K   3239 K    0.45    0.47    0.00    0.01      224       74       15     61
  10    0     0.00   0.29   0.00    0.60    4307       27 K    0.84    0.15    0.00    0.01       56        0        0     68
  11    1     0.04   0.15   0.25    0.75      19 M     23 M    0.20    0.23    0.05    0.06     2240     3476       72     61
  12    0     0.00   0.28   0.00    0.60    6514       33 K    0.81    0.16    0.00    0.02      168        0        0     70
  13    1     0.01   0.07   0.20    0.68      19 M     22 M    0.15    0.18    0.14    0.16     2128     3592        9     61
  14    0     0.00   0.30   0.00    0.60    6284       32 K    0.81    0.16    0.00    0.02      224        0        0     70
  15    1     0.04   0.12   0.34    0.86      22 M     28 M    0.20    0.24    0.05    0.07     2744     4505       91     60
  16    0     0.00   0.30   0.00    0.60    5217       27 K    0.81    0.16    0.00    0.02      112        0        0     70
  17    1     0.09   0.19   0.47    0.99      26 M     32 M    0.21    0.26    0.03    0.04     2240     4474       85     61
  18    0     0.00   0.29   0.00    0.60    4816       25 K    0.81    0.11    0.00    0.02      280        0        0     71
  19    1     0.08   0.19   0.42    0.94      21 M     28 M    0.22    0.29    0.03    0.03      840     4376       56     61
  20    0     0.00   0.28   0.00    0.60    5685       28 K    0.80    0.12    0.00    0.02      448        1        0     71
  21    1     0.08   0.21   0.37    0.90      20 M     26 M    0.20    0.25    0.03    0.03     3248     3207       32     61
  22    0     0.00   0.28   0.00    0.60    4842       24 K    0.80    0.10    0.00    0.02       56        0        0     71
  23    1     0.06   0.17   0.35    0.86      20 M     25 M    0.21    0.27    0.03    0.04     3136     3828       55     62
  24    0     0.00   0.30   0.00    0.60    4530       24 K    0.81    0.10    0.00    0.02      448        0        1     71
  25    1     0.09   0.18   0.52    1.05      24 M     31 M    0.21    0.28    0.03    0.03     3360     4620       50     61
  26    0     0.00   0.29   0.00    0.60    4761       22 K    0.79    0.11    0.00    0.02      168        0        0     70
  27    1     0.04   0.12   0.32    0.80      24 M     30 M    0.19    0.20    0.07    0.08     2296     4814       36     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.36   0.00    0.60     384 K   1264 K    0.70    0.11    0.01    0.02    18424        6        2     62
 SKT    1     0.06   0.15   0.38    0.92     321 M    400 M    0.20    0.24    0.04    0.05    37744    60703      622     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.15   0.19    0.92     322 M    401 M    0.20    0.24    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8184 M ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.60 %

 C1 core residency: 25.72 %; C3 core residency: 0.68 %; C6 core residency: 53.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.86 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.73 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5323 M   5255 M   |    5%     5%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   47 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.64     0.26     204.18       9.07         243.85
 SKT   1    55.69    26.96     275.37      21.79         486.94
---------------------------------------------------------------------------------------------------------------
       *    56.33    27.22     479.56      30.86         486.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
