$date
  Tue Nov 08 21:42:05 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clk $end
$var reg 1 " clock_on $end
$var reg 1 # rst $end
$var reg 1 $ clk90_in $end
$var reg 32 % data_out[31:0] $end
$var reg 32 & data_in[31:0] $end
$var reg 32 ' addr_in[31:0] $end
$var reg 3 ( cmd[2:0] $end
$var reg 1 ) work_in $end
$var reg 1 * ack_out $end
$var reg 1 + init_done $end
$var reg 3 , command_register[2:0] $end
$var reg 25 - input_adress[24:0] $end
$var reg 32 . input_data[31:0] $end
$var reg 32 / output_data[31:0] $end
$var reg 1 0 cmd_ack $end
$var reg 1 1 data_valid $end
$var reg 1 2 burst_done $end
$var reg 1 3 auto_ref_req $end
$scope module uut $end
$var reg 1 4 reset_in $end
$var reg 1 5 clk_in $end
$var reg 1 6 clk90_in $end
$var reg 32 7 data_out[31:0] $end
$var reg 32 8 data_in[31:0] $end
$var reg 32 9 addr_in[31:0] $end
$var reg 3 : cmd_in[2:0] $end
$var reg 1 ; work_in $end
$var reg 1 < ack_out $end
$var reg 1 = init_done $end
$var reg 3 > command_register[2:0] $end
$var reg 25 ? input_adress[24:0] $end
$var reg 32 @ input_data[31:0] $end
$var reg 32 A output_data[31:0] $end
$var reg 1 B cmd_ack $end
$var reg 1 C data_valid $end
$var reg 1 D burst_done $end
$var reg 1 E auto_ref_req $end
$comment mmu_state is not handled $end
$var reg 32 F data_in_buf[31:0] $end
$var reg 64 G data_buf[63:0] $end
$var reg 32 H addr_in_buf[31:0] $end
$var reg 1 I write_mode $end
$var reg 2 J access_size[1:0] $end
$var reg 32 K br_data_in[31:0] $end
$var reg 32 L br_data_out[31:0] $end
$var reg 1 M br_write_enable $end
$var reg 9 N br_addr_in[8:0] $end
$var reg 16 O ddr2_addr_in[15:0] $end
$var reg 64 P ddr2_data_in[63:0] $end
$var reg 64 Q ddr2_data_out[63:0] $end
$var reg 1 R ddr2_write_enable $end
$var reg 1 S ddr2_read_enable $end
$var reg 1 T ddr2_data_valid $end
$scope module inst_blockram $end
$upscope $end
$scope module inst_ddr2_control_vhdl $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
U$
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '
bUUU (
U)
U*
U+
bUUU ,
bUUUUUUUUUUUUUUUUUUUUUUUUU -
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU .
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU /
U0
U1
U2
U3
14
05
U6
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 7
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 8
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 9
bUUU :
U;
U<
U=
bUUU >
bUUUUUUUUUUUUUUUUUUUUUUUUU ?
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU @
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU A
UB
UC
UD
UE
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU F
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU G
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU H
0I
bUU J
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU K
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU L
0M
bUUUUUUUUU N
bUUUUUUUUUUUUUUUU O
b0000000000000000000000000000000000000000000000000000000000000000 P
b0000000000000000000000000000000000000000000000000000000000000000 Q
0R
0S
UT
#25
1!
1*
15
1<
#50
0!
05
#75
1!
15
#100
0!
0#
b10101010101010101010101010101010 &
b00000000000000000000000000000000 '
b100 (
1)
04
05
b10101010101010101010101010101010 8
b00000000000000000000000000000000 9
b100 :
1;
#125
1!
0*
15
0<
b10101010101010101010101010101010 F
b00000000000000000000000000000000 H
1I
b00 J
b000000000 N
#150
0!
05
#175
1!
15
#200
0!
05
#225
1!
15
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU10101010 G
#250
0!
05
#275
1!
15
bUUUUUUUUUUUUUUUUUUUUUUUU10101010 K
1M
#300
0!
05
#325
1!
b000 (
0)
1*
15
b000 :
0;
1<
0M
#350
0!
05
#375
1!
15
#400
0!
05
#425
1!
1)
0*
15
1;
0<
0I
#450
0!
05
#475
1!
15
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU G
#500
0!
05
#525
1!
1*
15
1<
#550
0!
05
#575
1!
0*
15
0<
#600
0!
05
#625
1!
0)
15
0;
#650
0!
05
#675
1!
1*
15
1<
#700
0!
05
#725
1!
0"
15
#750
