Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.3/bin/unwrapped/lnx64.o/xelab -wto 6050087ead0e43e99a7429d53764a957 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyIP_Adder8bit_tb_behav xil_defaultlib.MyIP_Adder8bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MyIP_Adder8bit
Compiling module xil_defaultlib.MyIP_Adder8bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MyIP_Adder8bit_tb_behav
