# system info qsys on 2017.03.12.13:05:39
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1489320301
#
#
# Files generated for qsys on 2017.03.12.13:05:39
files:
filepath,kind,attributes,module,is_top
simulation/qsys.v,VERILOG,,qsys,true
simulation/submodules/qsys_cpu.v,VERILOG,,qsys_cpu,false
simulation/submodules/qsys_jtag.v,VERILOG,,qsys_jtag,false
simulation/submodules/qsys_ram_mmu.hex,HEX,,qsys_ram_mmu,false
simulation/submodules/qsys_ram_mmu.v,VERILOG,,qsys_ram_mmu,false
simulation/submodules/qsys_sdram.v,VERILOG,,qsys_sdram,false
simulation/submodules/qsys_timer.v,VERILOG,,qsys_timer,false
simulation/submodules/qsys_uart.v,VERILOG,,qsys_uart,false
simulation/submodules/qsys_mm_interconnect_0.v,VERILOG,,qsys_mm_interconnect_0,false
simulation/submodules/qsys_irq_mapper.sv,SYSTEM_VERILOG,,qsys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/qsys_cpu_cpu_ociram_default_contents.mif,MIF,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_debug_slave_wrapper.v,VERILOG,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_dc_tag_ram.mif,MIF,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_ic_tag_ram.hex,HEX,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_ic_tag_ram.dat,DAT,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_bht_ram.dat,DAT,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_rf_ram_a.hex,HEX,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_nios2_waves.do,OTHER,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_rf_ram_a.dat,DAT,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_rf_ram_b.hex,HEX,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_rf_ram_b.mif,MIF,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_ic_tag_ram.mif,MIF,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_debug_slave_tck.v,VERILOG,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_ociram_default_contents.dat,DAT,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu.sdc,SDC,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_bht_ram.mif,MIF,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_debug_slave_sysclk.v,VERILOG,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_dc_tag_ram.hex,HEX,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_bht_ram.hex,HEX,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu.vo,VERILOG,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_mult_cell.v,VERILOG,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_ociram_default_contents.hex,HEX,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_rf_ram_b.dat,DAT,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_test_bench.v,VERILOG,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_rf_ram_a.mif,MIF,,qsys_cpu_cpu,false
simulation/submodules/qsys_cpu_cpu_dc_tag_ram.dat,DAT,,qsys_cpu_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_router,false
simulation/submodules/qsys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_router_001,false
simulation/submodules/qsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_router_002,false
simulation/submodules/qsys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_router_003,false
simulation/submodules/qsys_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_router_008,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/qsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qsys.cpu,qsys_cpu
qsys.cpu.cpu,qsys_cpu_cpu
qsys.jtag,qsys_jtag
qsys.ram_mmu,qsys_ram_mmu
qsys.sdram,qsys_sdram
qsys.timer,qsys_timer
qsys.uart,qsys_uart
qsys.mm_interconnect_0,qsys_mm_interconnect_0
qsys.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
qsys.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
qsys.mm_interconnect_0.jtag_avalon_jtag_slave_translator,altera_merlin_slave_translator
qsys.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
qsys.mm_interconnect_0.ram_mmu_s1_translator,altera_merlin_slave_translator
qsys.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
qsys.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
qsys.mm_interconnect_0.uart_s1_translator,altera_merlin_slave_translator
qsys.mm_interconnect_0.ram_mmu_s2_translator,altera_merlin_slave_translator
qsys.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
qsys.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
qsys.mm_interconnect_0.jtag_avalon_jtag_slave_agent,altera_merlin_slave_agent
qsys.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
qsys.mm_interconnect_0.ram_mmu_s1_agent,altera_merlin_slave_agent
qsys.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
qsys.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
qsys.mm_interconnect_0.uart_s1_agent,altera_merlin_slave_agent
qsys.mm_interconnect_0.ram_mmu_s2_agent,altera_merlin_slave_agent
qsys.mm_interconnect_0.jtag_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
qsys.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
qsys.mm_interconnect_0.ram_mmu_s1_agent_rsp_fifo,altera_avalon_sc_fifo
qsys.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
qsys.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
qsys.mm_interconnect_0.uart_s1_agent_rsp_fifo,altera_avalon_sc_fifo
qsys.mm_interconnect_0.ram_mmu_s2_agent_rsp_fifo,altera_avalon_sc_fifo
qsys.mm_interconnect_0.router,qsys_mm_interconnect_0_router
qsys.mm_interconnect_0.router_001,qsys_mm_interconnect_0_router_001
qsys.mm_interconnect_0.router_002,qsys_mm_interconnect_0_router_002
qsys.mm_interconnect_0.router_004,qsys_mm_interconnect_0_router_002
qsys.mm_interconnect_0.router_006,qsys_mm_interconnect_0_router_002
qsys.mm_interconnect_0.router_007,qsys_mm_interconnect_0_router_002
qsys.mm_interconnect_0.router_003,qsys_mm_interconnect_0_router_003
qsys.mm_interconnect_0.router_005,qsys_mm_interconnect_0_router_003
qsys.mm_interconnect_0.router_008,qsys_mm_interconnect_0_router_008
qsys.mm_interconnect_0.cpu_data_master_limiter,altera_merlin_traffic_limiter
qsys.mm_interconnect_0.cpu_instruction_master_limiter,altera_merlin_traffic_limiter
qsys.mm_interconnect_0.cmd_demux,qsys_mm_interconnect_0_cmd_demux
qsys.mm_interconnect_0.cmd_demux_001,qsys_mm_interconnect_0_cmd_demux_001
qsys.mm_interconnect_0.cmd_mux,qsys_mm_interconnect_0_cmd_mux
qsys.mm_interconnect_0.cmd_mux_002,qsys_mm_interconnect_0_cmd_mux
qsys.mm_interconnect_0.cmd_mux_004,qsys_mm_interconnect_0_cmd_mux
qsys.mm_interconnect_0.cmd_mux_005,qsys_mm_interconnect_0_cmd_mux
qsys.mm_interconnect_0.cmd_mux_006,qsys_mm_interconnect_0_cmd_mux
qsys.mm_interconnect_0.cmd_mux_001,qsys_mm_interconnect_0_cmd_mux_001
qsys.mm_interconnect_0.cmd_mux_003,qsys_mm_interconnect_0_cmd_mux_001
qsys.mm_interconnect_0.rsp_demux,qsys_mm_interconnect_0_rsp_demux
qsys.mm_interconnect_0.rsp_demux_002,qsys_mm_interconnect_0_rsp_demux
qsys.mm_interconnect_0.rsp_demux_004,qsys_mm_interconnect_0_rsp_demux
qsys.mm_interconnect_0.rsp_demux_005,qsys_mm_interconnect_0_rsp_demux
qsys.mm_interconnect_0.rsp_demux_006,qsys_mm_interconnect_0_rsp_demux
qsys.mm_interconnect_0.rsp_demux_001,qsys_mm_interconnect_0_rsp_demux_001
qsys.mm_interconnect_0.rsp_demux_003,qsys_mm_interconnect_0_rsp_demux_001
qsys.mm_interconnect_0.rsp_mux,qsys_mm_interconnect_0_rsp_mux
qsys.mm_interconnect_0.rsp_mux_001,qsys_mm_interconnect_0_rsp_mux_001
qsys.mm_interconnect_0.avalon_st_adapter,qsys_mm_interconnect_0_avalon_st_adapter
qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys.mm_interconnect_0.avalon_st_adapter_001,qsys_mm_interconnect_0_avalon_st_adapter
qsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys.mm_interconnect_0.avalon_st_adapter_002,qsys_mm_interconnect_0_avalon_st_adapter
qsys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys.mm_interconnect_0.avalon_st_adapter_003,qsys_mm_interconnect_0_avalon_st_adapter
qsys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys.mm_interconnect_0.avalon_st_adapter_004,qsys_mm_interconnect_0_avalon_st_adapter
qsys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys.mm_interconnect_0.avalon_st_adapter_005,qsys_mm_interconnect_0_avalon_st_adapter
qsys.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys.mm_interconnect_0.avalon_st_adapter_006,qsys_mm_interconnect_0_avalon_st_adapter
qsys.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys.irq_mapper,qsys_irq_mapper
qsys.rst_controller,altera_reset_controller
