# Architecture of CPU projects


## LAB 1 - Designing a basic ALU

#### The aims of this laboratory are to obtaining basic skills in VHDL and ModelSim, General knowledge rehearsal in digital systems and proper analysis and understanding of architecoure design.
#### Full Description in English - <a href="https://github.com/MaorAssayag/Architecture-of-CPU-projects/blob/master/Designing%20a%20basic%20ALU/readme.pdf">link</a>
    Roses are Red,
    Violets are Blue

    Unexpected ')'
    on line 32.
