

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s'
================================================================
* Date:           Wed Feb 21 17:50:35 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.734 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.100 us | 0.100 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       18|       18|         4|          1|          1|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    642|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    210|    -|
|Register         |        0|      -|     415|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     415|    884|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_1_fu_487_p2             |     +    |      0|  0|  12|          12|          12|
    |add_ln415_2_fu_547_p2             |     +    |      0|  0|  12|          12|          12|
    |add_ln415_3_fu_607_p2             |     +    |      0|  0|  12|          12|          12|
    |add_ln415_4_fu_667_p2             |     +    |      0|  0|  12|          12|          12|
    |add_ln415_5_fu_727_p2             |     +    |      0|  0|  12|          12|          12|
    |add_ln415_6_fu_787_p2             |     +    |      0|  0|  12|          12|          12|
    |add_ln415_7_fu_847_p2             |     +    |      0|  0|  12|          12|          12|
    |add_ln415_fu_427_p2               |     +    |      0|  0|  12|          12|          12|
    |i_fu_357_p2                       |     +    |      0|  0|  15|           5|           1|
    |and_ln415_1_fu_477_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_537_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_3_fu_597_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_4_fu_657_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_5_fu_717_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_6_fu_777_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_7_fu_837_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_417_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln416_1_fu_952_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_1004_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_3_fu_1056_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_4_fu_1108_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_5_fu_1160_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_6_fu_1212_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_7_fu_1264_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_900_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op177         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op29          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_927_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_979_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_1031_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_4_fu_1083_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_5_fu_1135_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_6_fu_1187_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_7_fu_1239_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_875_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln41_fu_351_p2               |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln768_1_fu_509_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln768_2_fu_569_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln768_3_fu_629_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln768_4_fu_689_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln768_5_fu_749_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln768_6_fu_809_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln768_7_fu_869_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln768_fu_449_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln879_1_fu_503_p2            |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_2_fu_563_p2            |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_3_fu_623_p2            |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_4_fu_683_p2            |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_5_fu_743_p2            |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_6_fu_803_p2            |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_7_fu_863_p2            |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_fu_443_p2              |   icmp   |      0|  0|   9|           3|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_964_p3          |  select  |      0|  0|  12|           1|          12|
    |select_ln340_2_fu_1016_p3         |  select  |      0|  0|  12|           1|          12|
    |select_ln340_3_fu_1068_p3         |  select  |      0|  0|  12|           1|          12|
    |select_ln340_4_fu_1120_p3         |  select  |      0|  0|  12|           1|          12|
    |select_ln340_5_fu_1172_p3         |  select  |      0|  0|  12|           1|          12|
    |select_ln340_6_fu_1224_p3         |  select  |      0|  0|  12|           1|          12|
    |select_ln340_7_fu_1276_p3         |  select  |      0|  0|  12|           1|          12|
    |select_ln340_fu_912_p3            |  select  |      0|  0|  12|           1|          12|
    |select_ln777_1_fu_958_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_1010_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_3_fu_1062_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_4_fu_1114_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_5_fu_1166_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_6_fu_1218_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_7_fu_1270_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_906_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_fu_919_p3            |  select  |      0|  0|  12|           1|          12|
    |tmp_data_1_V_fu_971_p3            |  select  |      0|  0|  12|           1|          12|
    |tmp_data_2_V_fu_1023_p3           |  select  |      0|  0|  12|           1|          12|
    |tmp_data_3_V_fu_1075_p3           |  select  |      0|  0|  12|           1|          12|
    |tmp_data_4_V_fu_1127_p3           |  select  |      0|  0|  12|           1|          12|
    |tmp_data_5_V_fu_1179_p3           |  select  |      0|  0|  12|           1|          12|
    |tmp_data_6_V_fu_1231_p3           |  select  |      0|  0|  12|           1|          12|
    |tmp_data_7_V_fu_1283_p3           |  select  |      0|  0|  12|           1|          12|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_1_fu_946_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_998_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_1050_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_1102_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_5_fu_1154_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_6_fu_1206_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_7_fu_1258_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_894_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 642|         339|         376|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_340              |   9|          2|    5|         10|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 210|         46|   26|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln415_1_reg_1364     |  12|   0|   12|          0|
    |add_ln415_2_reg_1380     |  12|   0|   12|          0|
    |add_ln415_3_reg_1396     |  12|   0|   12|          0|
    |add_ln415_4_reg_1412     |  12|   0|   12|          0|
    |add_ln415_5_reg_1428     |  12|   0|   12|          0|
    |add_ln415_6_reg_1444     |  12|   0|   12|          0|
    |add_ln415_7_reg_1460     |  12|   0|   12|          0|
    |add_ln415_reg_1348       |  12|   0|   12|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_reg_340              |   5|   0|    5|          0|
    |icmp_ln41_reg_1291       |   1|   0|    1|          0|
    |icmp_ln768_1_reg_1375    |   1|   0|    1|          0|
    |icmp_ln768_2_reg_1391    |   1|   0|    1|          0|
    |icmp_ln768_3_reg_1407    |   1|   0|    1|          0|
    |icmp_ln768_4_reg_1423    |   1|   0|    1|          0|
    |icmp_ln768_5_reg_1439    |   1|   0|    1|          0|
    |icmp_ln768_6_reg_1455    |   1|   0|    1|          0|
    |icmp_ln768_7_reg_1471    |   1|   0|    1|          0|
    |icmp_ln768_reg_1359      |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1370    |   1|   0|    1|          0|
    |icmp_ln879_2_reg_1386    |   1|   0|    1|          0|
    |icmp_ln879_3_reg_1402    |   1|   0|    1|          0|
    |icmp_ln879_4_reg_1418    |   1|   0|    1|          0|
    |icmp_ln879_5_reg_1434    |   1|   0|    1|          0|
    |icmp_ln879_6_reg_1450    |   1|   0|    1|          0|
    |icmp_ln879_7_reg_1466    |   1|   0|    1|          0|
    |icmp_ln879_reg_1354      |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_reg_1476    |  12|   0|   12|          0|
    |tmp_data_1_V_reg_1481    |  12|   0|   12|          0|
    |tmp_data_2_V_reg_1486    |  12|   0|   12|          0|
    |tmp_data_3_V_reg_1491    |  12|   0|   12|          0|
    |tmp_data_4_V_reg_1496    |  12|   0|   12|          0|
    |tmp_data_5_V_reg_1501    |  12|   0|   12|          0|
    |tmp_data_6_V_reg_1506    |  12|   0|   12|          0|
    |tmp_data_7_V_reg_1511    |  12|   0|   12|          0|
    |tmp_data_V_0_reg_1300    |  16|   0|   16|          0|
    |tmp_data_V_1_reg_1306    |  16|   0|   16|          0|
    |tmp_data_V_2_reg_1312    |  16|   0|   16|          0|
    |tmp_data_V_3_reg_1318    |  16|   0|   16|          0|
    |tmp_data_V_418_reg_1324  |  16|   0|   16|          0|
    |tmp_data_V_5_reg_1330    |  16|   0|   16|          0|
    |tmp_data_V_6_reg_1336    |  16|   0|   16|          0|
    |tmp_data_V_7_reg_1342    |  16|   0|   16|          0|
    |icmp_ln41_reg_1291       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 415|  32|  352|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|res_V_data_0_V_din       | out |   12|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   12|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   12|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   12|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |   12|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |   12|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |   12|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |   12|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

