#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar  6 18:19:35 2025
# Process ID: 30360
# Current directory: D:/Mouse_fpga/mouse_fpga/mouse_fpga.runs/synth_1
# Command line: vivado.exe -log TopLevelCircuit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevelCircuit.tcl
# Log file: D:/Mouse_fpga/mouse_fpga/mouse_fpga.runs/synth_1/TopLevelCircuit.vds
# Journal file: D:/Mouse_fpga/mouse_fpga/mouse_fpga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopLevelCircuit.tcl -notrace
Command: synth_design -top TopLevelCircuit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 431.949 ; gain = 99.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelCircuit' [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/TopLevel.vhd:18]
INFO: [Synth 8-3491] module 'PS2_READER' declared at 'D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/PS2_READER.vhd:7' bound to instance 'PS2_READER_INST' of component 'PS2_READER' [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/TopLevel.vhd:86]
INFO: [Synth 8-638] synthesizing module 'PS2_READER' [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/PS2_READER.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'PS2_READER' (1#1) [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/PS2_READER.vhd:18]
INFO: [Synth 8-3491] module 'uc' declared at 'D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/uc.vhd:6' bound to instance 'uc_INST' of component 'uc' [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/TopLevel.vhd:95]
INFO: [Synth 8-638] synthesizing module 'uc' [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/uc.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'uc' (2#1) [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/uc.vhd:20]
INFO: [Synth 8-3491] module 'numarator' declared at 'D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/numarator.vhd:5' bound to instance 'numarator_INST' of component 'numarator' [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/TopLevel.vhd:106]
INFO: [Synth 8-638] synthesizing module 'numarator' [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/numarator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'numarator' (3#1) [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/numarator.vhd:15]
INFO: [Synth 8-3491] module 'ssd' declared at 'D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/ssd.vhd:7' bound to instance 'ssd_INST' of component 'ssd' [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/TopLevel.vhd:119]
INFO: [Synth 8-638] synthesizing module 'ssd' [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/ssd.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ssd' (4#1) [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/ssd.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'TopLevelCircuit' (5#1) [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/TopLevel.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.859 ; gain = 155.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.859 ; gain = 155.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.859 ; gain = 155.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/constrs_1/new/mouse_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'buton_stanga'. [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/constrs_1/new/mouse_constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/constrs_1/new/mouse_constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buton_stanga'. [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/constrs_1/new/mouse_constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/constrs_1/new/mouse_constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/constrs_1/new/mouse_constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/constrs_1/new/mouse_constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/constrs_1/new/mouse_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/constrs_1/new/mouse_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevelCircuit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevelCircuit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.152 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.207 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 817.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 817.207 ; gain = 484.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 817.207 ; gain = 484.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 817.207 ; gain = 484.699
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Mouse_fpga/mouse_fpga/mouse_fpga.srcs/sources_1/new/numarator.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 817.207 ; gain = 484.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               43 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PS2_READER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               43 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module numarator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ssd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design TopLevelCircuit has port an[3] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 817.207 ; gain = 484.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 817.207 ; gain = 484.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 835.391 ; gain = 502.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 836.199 ; gain = 503.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 836.199 ; gain = 503.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 836.199 ; gain = 503.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 836.199 ; gain = 503.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 836.199 ; gain = 503.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 836.199 ; gain = 503.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 836.199 ; gain = 503.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     6|
|3     |LUT1   |     6|
|4     |LUT2   |     8|
|5     |LUT3   |     5|
|6     |LUT5   |     8|
|7     |LUT6   |    32|
|8     |FDCE   |    58|
|9     |FDRE   |    21|
|10    |IBUF   |     5|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   163|
|2     |  PS2_READER_INST |PS2_READER |    66|
|3     |  numarator_INST  |numarator  |    49|
|4     |  ssd_INST        |ssd        |    24|
|5     |  uc_INST         |uc         |     5|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 836.199 ; gain = 503.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 836.199 ; gain = 174.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 836.199 ; gain = 503.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 836.199 ; gain = 516.551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.199 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Mouse_fpga/mouse_fpga/mouse_fpga.runs/synth_1/TopLevelCircuit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevelCircuit_utilization_synth.rpt -pb TopLevelCircuit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 18:19:58 2025...
