<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Ssc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_ssc-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Ssc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___s_s_c.xhtml">Synchronous Serial Controller</a> &#124; <a class="el" href="group___s_a_m_s70___s_s_c.xhtml">Synchronous Serial Controller</a> &#124; <a class="el" href="group___s_a_m_v71___s_s_c.xhtml">Synchronous Serial Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> hardware registers.  
 <a href="struct_ssc.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__ssc_8h_source.xhtml">component_ssc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aa0b0c6253e27ca39b8edb766bc24a330"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#aa0b0c6253e27ca39b8edb766bc24a330">SSC_CR</a></td></tr>
<tr class="memdesc:aa0b0c6253e27ca39b8edb766bc24a330"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x0) Control Register  <a href="#aa0b0c6253e27ca39b8edb766bc24a330">More...</a><br /></td></tr>
<tr class="separator:aa0b0c6253e27ca39b8edb766bc24a330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae020d7fe7643d133f47e6509765f175c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#ae020d7fe7643d133f47e6509765f175c">SSC_CMR</a></td></tr>
<tr class="memdesc:ae020d7fe7643d133f47e6509765f175c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x4) Clock Mode Register  <a href="#ae020d7fe7643d133f47e6509765f175c">More...</a><br /></td></tr>
<tr class="separator:ae020d7fe7643d133f47e6509765f175c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35153471cda19881d99f687242ae457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#ab35153471cda19881d99f687242ae457">Reserved1</a> [2]</td></tr>
<tr class="separator:ab35153471cda19881d99f687242ae457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f896ca819c340112e7aa6a0fbecb92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#ab9f896ca819c340112e7aa6a0fbecb92">SSC_RCMR</a></td></tr>
<tr class="memdesc:ab9f896ca819c340112e7aa6a0fbecb92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x10) Receive Clock Mode Register  <a href="#ab9f896ca819c340112e7aa6a0fbecb92">More...</a><br /></td></tr>
<tr class="separator:ab9f896ca819c340112e7aa6a0fbecb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8af45d30b9df1ac42270b97d03a25c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#a4f8af45d30b9df1ac42270b97d03a25c">SSC_RFMR</a></td></tr>
<tr class="memdesc:a4f8af45d30b9df1ac42270b97d03a25c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x14) Receive Frame Mode Register  <a href="#a4f8af45d30b9df1ac42270b97d03a25c">More...</a><br /></td></tr>
<tr class="separator:a4f8af45d30b9df1ac42270b97d03a25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c90b00a7e5a2c3debf0527480412fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#a83c90b00a7e5a2c3debf0527480412fe">SSC_TCMR</a></td></tr>
<tr class="memdesc:a83c90b00a7e5a2c3debf0527480412fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x18) Transmit Clock Mode Register  <a href="#a83c90b00a7e5a2c3debf0527480412fe">More...</a><br /></td></tr>
<tr class="separator:a83c90b00a7e5a2c3debf0527480412fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629eac5a799d4d05627a3bb22adeac42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#a629eac5a799d4d05627a3bb22adeac42">SSC_TFMR</a></td></tr>
<tr class="memdesc:a629eac5a799d4d05627a3bb22adeac42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x1C) Transmit Frame Mode Register  <a href="#a629eac5a799d4d05627a3bb22adeac42">More...</a><br /></td></tr>
<tr class="separator:a629eac5a799d4d05627a3bb22adeac42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca086ddf1a55ee91daa8734c1e79f77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#aeca086ddf1a55ee91daa8734c1e79f77">SSC_RHR</a></td></tr>
<tr class="memdesc:aeca086ddf1a55ee91daa8734c1e79f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x20) Receive Holding Register  <a href="#aeca086ddf1a55ee91daa8734c1e79f77">More...</a><br /></td></tr>
<tr class="separator:aeca086ddf1a55ee91daa8734c1e79f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3feb3405d8e8dd362ee0664797271b80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#a3feb3405d8e8dd362ee0664797271b80">SSC_THR</a></td></tr>
<tr class="memdesc:a3feb3405d8e8dd362ee0664797271b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x24) Transmit Holding Register  <a href="#a3feb3405d8e8dd362ee0664797271b80">More...</a><br /></td></tr>
<tr class="separator:a3feb3405d8e8dd362ee0664797271b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9786e5e80cd6bddd0872ff18a6d83926"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#a9786e5e80cd6bddd0872ff18a6d83926">Reserved2</a> [2]</td></tr>
<tr class="separator:a9786e5e80cd6bddd0872ff18a6d83926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151c552116441e04803fa485684190c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#a151c552116441e04803fa485684190c0">SSC_RSHR</a></td></tr>
<tr class="memdesc:a151c552116441e04803fa485684190c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x30) Receive Sync.  <a href="#a151c552116441e04803fa485684190c0">More...</a><br /></td></tr>
<tr class="separator:a151c552116441e04803fa485684190c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68cc6d35597beda980c50197d8268019"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#a68cc6d35597beda980c50197d8268019">SSC_TSHR</a></td></tr>
<tr class="memdesc:a68cc6d35597beda980c50197d8268019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x34) Transmit Sync.  <a href="#a68cc6d35597beda980c50197d8268019">More...</a><br /></td></tr>
<tr class="separator:a68cc6d35597beda980c50197d8268019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4809f5d5aac8507c5c7e185a19f9160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#ab4809f5d5aac8507c5c7e185a19f9160">SSC_RC0R</a></td></tr>
<tr class="memdesc:ab4809f5d5aac8507c5c7e185a19f9160"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x38) Receive Compare 0 Register  <a href="#ab4809f5d5aac8507c5c7e185a19f9160">More...</a><br /></td></tr>
<tr class="separator:ab4809f5d5aac8507c5c7e185a19f9160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09b6b1c0b36701c618d3218ecfe5b9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#af09b6b1c0b36701c618d3218ecfe5b9b">SSC_RC1R</a></td></tr>
<tr class="memdesc:af09b6b1c0b36701c618d3218ecfe5b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x3C) Receive Compare 1 Register  <a href="#af09b6b1c0b36701c618d3218ecfe5b9b">More...</a><br /></td></tr>
<tr class="separator:af09b6b1c0b36701c618d3218ecfe5b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e65ac1d9d1a72880bde888f3132f6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#ad6e65ac1d9d1a72880bde888f3132f6b">SSC_SR</a></td></tr>
<tr class="memdesc:ad6e65ac1d9d1a72880bde888f3132f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x40) Status Register  <a href="#ad6e65ac1d9d1a72880bde888f3132f6b">More...</a><br /></td></tr>
<tr class="separator:ad6e65ac1d9d1a72880bde888f3132f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90bcd5f9073d836b1d8e62e5e67923a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#af90bcd5f9073d836b1d8e62e5e67923a">SSC_IER</a></td></tr>
<tr class="memdesc:af90bcd5f9073d836b1d8e62e5e67923a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x44) Interrupt Enable Register  <a href="#af90bcd5f9073d836b1d8e62e5e67923a">More...</a><br /></td></tr>
<tr class="separator:af90bcd5f9073d836b1d8e62e5e67923a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0856539f0968b173e3562cfc6314957e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#a0856539f0968b173e3562cfc6314957e">SSC_IDR</a></td></tr>
<tr class="memdesc:a0856539f0968b173e3562cfc6314957e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x48) Interrupt Disable Register  <a href="#a0856539f0968b173e3562cfc6314957e">More...</a><br /></td></tr>
<tr class="separator:a0856539f0968b173e3562cfc6314957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38f8cd131f62443ff5cd14e25602994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#ad38f8cd131f62443ff5cd14e25602994">SSC_IMR</a></td></tr>
<tr class="memdesc:ad38f8cd131f62443ff5cd14e25602994"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x4C) Interrupt Mask Register  <a href="#ad38f8cd131f62443ff5cd14e25602994">More...</a><br /></td></tr>
<tr class="separator:ad38f8cd131f62443ff5cd14e25602994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23f24a509a2a8e539c2442b6e92be9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#aa23f24a509a2a8e539c2442b6e92be9b">Reserved3</a> [37]</td></tr>
<tr class="separator:aa23f24a509a2a8e539c2442b6e92be9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963fdab03750806b6ef321149e8d6082"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#a963fdab03750806b6ef321149e8d6082">SSC_WPMR</a></td></tr>
<tr class="memdesc:a963fdab03750806b6ef321149e8d6082"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0xE4) Write Protection Mode Register  <a href="#a963fdab03750806b6ef321149e8d6082">More...</a><br /></td></tr>
<tr class="separator:a963fdab03750806b6ef321149e8d6082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd85699562e502be5ed95802e3a8f54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#a8fd85699562e502be5ed95802e3a8f54">SSC_WPSR</a></td></tr>
<tr class="memdesc:a8fd85699562e502be5ed95802e3a8f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0xE8) Write Protection Status Register  <a href="#a8fd85699562e502be5ed95802e3a8f54">More...</a><br /></td></tr>
<tr class="separator:a8fd85699562e502be5ed95802e3a8f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85d4593c545f11757314615a2bccaaca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#a85d4593c545f11757314615a2bccaaca">Reserved4</a> [4]</td></tr>
<tr class="separator:a85d4593c545f11757314615a2bccaaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7ed4dfafb83518da7cce96e3d2c60d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.xhtml#aed7ed4dfafb83518da7cce96e3d2c60d">SSC_VERSION</a></td></tr>
<tr class="memdesc:aed7ed4dfafb83518da7cce96e3d2c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0xFC) Version Register  <a href="#aed7ed4dfafb83518da7cce96e3d2c60d">More...</a><br /></td></tr>
<tr class="separator:aed7ed4dfafb83518da7cce96e3d2c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ab35153471cda19881d99f687242ae457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35153471cda19881d99f687242ae457">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Ssc::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9786e5e80cd6bddd0872ff18a6d83926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9786e5e80cd6bddd0872ff18a6d83926">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Ssc::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa23f24a509a2a8e539c2442b6e92be9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa23f24a509a2a8e539c2442b6e92be9b">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Ssc::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85d4593c545f11757314615a2bccaaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85d4593c545f11757314615a2bccaaca">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Ssc::Reserved4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae020d7fe7643d133f47e6509765f175c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae020d7fe7643d133f47e6509765f175c">&sect;&nbsp;</a></span>SSC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Ssc::SSC_CMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x4) Clock Mode Register </p>

</div>
</div>
<a id="aa0b0c6253e27ca39b8edb766bc24a330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b0c6253e27ca39b8edb766bc24a330">&sect;&nbsp;</a></span>SSC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Ssc::SSC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x0) Control Register </p>

</div>
</div>
<a id="a0856539f0968b173e3562cfc6314957e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0856539f0968b173e3562cfc6314957e">&sect;&nbsp;</a></span>SSC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Ssc::SSC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x48) Interrupt Disable Register </p>

</div>
</div>
<a id="af90bcd5f9073d836b1d8e62e5e67923a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90bcd5f9073d836b1d8e62e5e67923a">&sect;&nbsp;</a></span>SSC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Ssc::SSC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x44) Interrupt Enable Register </p>

</div>
</div>
<a id="ad38f8cd131f62443ff5cd14e25602994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad38f8cd131f62443ff5cd14e25602994">&sect;&nbsp;</a></span>SSC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Ssc::SSC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x4C) Interrupt Mask Register </p>

</div>
</div>
<a id="ab4809f5d5aac8507c5c7e185a19f9160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4809f5d5aac8507c5c7e185a19f9160">&sect;&nbsp;</a></span>SSC_RC0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Ssc::SSC_RC0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x38) Receive Compare 0 Register </p>

</div>
</div>
<a id="af09b6b1c0b36701c618d3218ecfe5b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09b6b1c0b36701c618d3218ecfe5b9b">&sect;&nbsp;</a></span>SSC_RC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Ssc::SSC_RC1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x3C) Receive Compare 1 Register </p>

</div>
</div>
<a id="ab9f896ca819c340112e7aa6a0fbecb92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f896ca819c340112e7aa6a0fbecb92">&sect;&nbsp;</a></span>SSC_RCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Ssc::SSC_RCMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x10) Receive Clock Mode Register </p>

</div>
</div>
<a id="a4f8af45d30b9df1ac42270b97d03a25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8af45d30b9df1ac42270b97d03a25c">&sect;&nbsp;</a></span>SSC_RFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Ssc::SSC_RFMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x14) Receive Frame Mode Register </p>

</div>
</div>
<a id="aeca086ddf1a55ee91daa8734c1e79f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca086ddf1a55ee91daa8734c1e79f77">&sect;&nbsp;</a></span>SSC_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Ssc::SSC_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x20) Receive Holding Register </p>

</div>
</div>
<a id="a151c552116441e04803fa485684190c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151c552116441e04803fa485684190c0">&sect;&nbsp;</a></span>SSC_RSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Ssc::SSC_RSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x30) Receive Sync. </p>
<p>Holding Register </p>

</div>
</div>
<a id="ad6e65ac1d9d1a72880bde888f3132f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6e65ac1d9d1a72880bde888f3132f6b">&sect;&nbsp;</a></span>SSC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Ssc::SSC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x40) Status Register </p>

</div>
</div>
<a id="a83c90b00a7e5a2c3debf0527480412fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c90b00a7e5a2c3debf0527480412fe">&sect;&nbsp;</a></span>SSC_TCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Ssc::SSC_TCMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x18) Transmit Clock Mode Register </p>

</div>
</div>
<a id="a629eac5a799d4d05627a3bb22adeac42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a629eac5a799d4d05627a3bb22adeac42">&sect;&nbsp;</a></span>SSC_TFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Ssc::SSC_TFMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x1C) Transmit Frame Mode Register </p>

</div>
</div>
<a id="a3feb3405d8e8dd362ee0664797271b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3feb3405d8e8dd362ee0664797271b80">&sect;&nbsp;</a></span>SSC_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Ssc::SSC_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x24) Transmit Holding Register </p>

</div>
</div>
<a id="a68cc6d35597beda980c50197d8268019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68cc6d35597beda980c50197d8268019">&sect;&nbsp;</a></span>SSC_TSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Ssc::SSC_TSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0x34) Transmit Sync. </p>
<p>Holding Register </p>

</div>
</div>
<a id="aed7ed4dfafb83518da7cce96e3d2c60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7ed4dfafb83518da7cce96e3d2c60d">&sect;&nbsp;</a></span>SSC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Ssc::SSC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0xFC) Version Register </p>

</div>
</div>
<a id="a963fdab03750806b6ef321149e8d6082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963fdab03750806b6ef321149e8d6082">&sect;&nbsp;</a></span>SSC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Ssc::SSC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0xE4) Write Protection Mode Register </p>

</div>
</div>
<a id="a8fd85699562e502be5ed95802e3a8f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd85699562e502be5ed95802e3a8f54">&sect;&nbsp;</a></span>SSC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Ssc::SSC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.xhtml" title="Ssc hardware registers. ">Ssc</a> Offset: 0xE8) Write Protection Status Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__ssc_8h_source.xhtml">component_ssc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
