

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s'
================================================================
* Date:           Tue Jul 30 11:18:19 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.100 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099| 11.387 us | 11.387 us |  4099|  4099|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      118|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      138|    -|
|Register             |        -|      -|       55|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       55|      256|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_199_p2                       |     +    |      0|  0|  13|          13|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op20          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op36          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_234_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_2_fu_247_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_3_fu_260_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_fu_221_p2             |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln41_fu_193_p2               |   icmp   |      0|  0|  13|          13|          14|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |res_V_data_0_V_din                |  select  |      0|  0|   8|           1|           8|
    |res_V_data_1_V_din                |  select  |      0|  0|   8|           1|           8|
    |res_V_data_2_V_din                |  select  |      0|  0|   8|           1|           8|
    |res_V_data_3_V_din                |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 118|          71|          60|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_182              |   9|          2|   13|         26|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 138|         30|   26|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_182                      |  13|   0|   13|          0|
    |icmp_ln41_reg_273                |   1|   0|    1|          0|
    |icmp_ln41_reg_273_pp0_iter1_reg  |   1|   0|    1|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_data_0_V_reg_282             |   8|   0|    8|          0|
    |tmp_data_1_V_reg_288             |   8|   0|    8|          0|
    |tmp_data_2_V_reg_294             |   8|   0|    8|          0|
    |tmp_data_3_V_reg_300             |   8|   0|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  55|   0|   55|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,ReLU_config9> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                           data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                           data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                           data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                           data_V_data_3_V                           |    pointer   |
|res_V_data_0_V_din       | out |    8|   ap_fifo  |                            res_V_data_0_V                           |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                           |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                           |    pointer   |
|res_V_data_1_V_din       | out |    8|   ap_fifo  |                            res_V_data_1_V                           |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                           |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                           |    pointer   |
|res_V_data_2_V_din       | out |    8|   ap_fifo  |                            res_V_data_2_V                           |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                           |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                           |    pointer   |
|res_V_data_3_V_din       | out |    8|   ap_fifo  |                            res_V_data_3_V                           |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                           |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                           |    pointer   |
+-------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

