// Seed: 4057920828
module module_0;
  tri1 id_1 = 1'b0 == 1;
  assign id_1 = 1;
endmodule
module module_1 (
    input  wor id_0,
    output tri id_1
);
  logic [7:0] id_3;
  reg id_4;
  wire id_5;
  id_6(
      .id_0(id_3), .id_1(1), .id_2(id_0), .id_3(id_5)
  ); module_0();
  always @(id_0) begin
    id_1 = 1;
  end
  wire id_7;
  wire id_8 = id_3[1 : 1'b0];
  wire id_9;
  wire id_10;
  always @(*) begin
    id_4 <= 1;
    #1 id_1 = 1;
  end
endmodule
