

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_169_1'
================================================================
* Date:           Tue Feb  8 11:01:50 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       21|       21|        18|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_num_load_38_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_num_load_38"   --->   Operation 22 'read' 'b_num_load_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_num_load_37_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_num_load_37"   --->   Operation 23 'read' 'b_num_load_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_num_load_77_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_num_load_77"   --->   Operation 24 'read' 'b_num_load_77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 25 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_61 = load i3 %i" [../src/ban.cpp:172]   --->   Operation 28 'load' 'i_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_61, i3 5" [../src/ban.cpp:169]   --->   Operation 30 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_61, i3 1" [../src/ban.cpp:169]   --->   Operation 32 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split89_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i44.i.preheader.exitStub" [../src/ban.cpp:169]   --->   Operation 33 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln173_6 = zext i3 %i_61" [../src/ban.cpp:173]   --->   Operation 34 'zext' 'zext_ln173_6' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%add_ln173 = add i6 %sub_ln542_read, i6 %zext_ln173_6" [../src/ban.cpp:173]   --->   Operation 35 'add' 'add_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln173_7 = zext i6 %add_ln173" [../src/ban.cpp:173]   --->   Operation 36 'zext' 'zext_ln173_7' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln173_7" [../src/ban.cpp:173]   --->   Operation 37 'getelementptr' 'b_num_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:173]   --->   Operation 38 'load' 'b_num_load' <Predicate = (!icmp_ln169)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_61, i3 7" [../src/ban.cpp:172]   --->   Operation 39 'add' 'add_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln172_16 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 40 'icmp' 'icmp_ln172_16' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i3 %add_ln172" [../src/ban.cpp:173]   --->   Operation 41 'sext' 'sext_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln173_4 = add i6 %sub_ln542_read, i6 %sext_ln173" [../src/ban.cpp:173]   --->   Operation 42 'add' 'add_ln173_4' <Predicate = (!icmp_ln169)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i6 %add_ln173_4" [../src/ban.cpp:173]   --->   Operation 43 'zext' 'zext_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%b_num_addr_14 = getelementptr i32 %b_num, i64 0, i64 %zext_ln173" [../src/ban.cpp:173]   --->   Operation 44 'getelementptr' 'b_num_addr_14' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%b_num_load_3 = load i6 %b_num_addr_14" [../src/ban.cpp:173]   --->   Operation 45 'load' 'b_num_load_3' <Predicate = (!icmp_ln169)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%add_ln172_9 = add i3 %i_61, i3 6" [../src/ban.cpp:172]   --->   Operation 46 'add' 'add_ln172_9' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.58ns)   --->   "%icmp_ln172_17 = icmp_ult  i3 %add_ln172_9, i3 3" [../src/ban.cpp:172]   --->   Operation 47 'icmp' 'icmp_ln172_17' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln173_2 = sext i3 %add_ln172_9" [../src/ban.cpp:173]   --->   Operation 48 'sext' 'sext_ln173_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%add_ln173_5 = add i6 %sub_ln542_read, i6 %sext_ln173_2" [../src/ban.cpp:173]   --->   Operation 49 'add' 'add_ln173_5' <Predicate = (!icmp_ln169)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln173_8 = zext i6 %add_ln173_5" [../src/ban.cpp:173]   --->   Operation 50 'zext' 'zext_ln173_8' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%b_num_addr_15 = getelementptr i32 %b_num, i64 0, i64 %zext_ln173_8" [../src/ban.cpp:173]   --->   Operation 51 'getelementptr' 'b_num_addr_15' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%b_num_load_4 = load i6 %b_num_addr_15" [../src/ban.cpp:173]   --->   Operation 52 'load' 'b_num_load_4' <Predicate = (!icmp_ln169)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i" [../src/ban.cpp:169]   --->   Operation 53 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 54 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_61, i3 3" [../src/ban.cpp:172]   --->   Operation 54 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:173]   --->   Operation 55 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%b_num_load_3 = load i6 %b_num_addr_14" [../src/ban.cpp:173]   --->   Operation 56 'load' 'b_num_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%b_num_load_4 = load i6 %b_num_addr_15" [../src/ban.cpp:173]   --->   Operation 57 'load' 'b_num_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 58 [3/3] (7.01ns)   --->   "%mul_i_i23_i = fmul i32 %b_num_load, i32 %b_num_load_77_read" [../src/ban.cpp:173]   --->   Operation 58 'fmul' 'mul_i_i23_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [3/3] (7.01ns)   --->   "%mul_1_i_i30_i = fmul i32 %b_num_load_3, i32 %b_num_load_37_read" [../src/ban.cpp:173]   --->   Operation 59 'fmul' 'mul_1_i_i30_i' <Predicate = (icmp_ln172_16)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [3/3] (7.01ns)   --->   "%mul_2_i_i37_i = fmul i32 %b_num_load_4, i32 %b_num_load_38_read" [../src/ban.cpp:173]   --->   Operation 60 'fmul' 'mul_2_i_i37_i' <Predicate = (icmp_ln172_17)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 61 [2/3] (7.01ns)   --->   "%mul_i_i23_i = fmul i32 %b_num_load, i32 %b_num_load_77_read" [../src/ban.cpp:173]   --->   Operation 61 'fmul' 'mul_i_i23_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/3] (7.01ns)   --->   "%mul_1_i_i30_i = fmul i32 %b_num_load_3, i32 %b_num_load_37_read" [../src/ban.cpp:173]   --->   Operation 62 'fmul' 'mul_1_i_i30_i' <Predicate = (icmp_ln172_16)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [2/3] (7.01ns)   --->   "%mul_2_i_i37_i = fmul i32 %b_num_load_4, i32 %b_num_load_38_read" [../src/ban.cpp:173]   --->   Operation 63 'fmul' 'mul_2_i_i37_i' <Predicate = (icmp_ln172_17)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 64 [1/3] (7.01ns)   --->   "%mul_i_i23_i = fmul i32 %b_num_load, i32 %b_num_load_77_read" [../src/ban.cpp:173]   --->   Operation 64 'fmul' 'mul_i_i23_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/3] (7.01ns)   --->   "%mul_1_i_i30_i = fmul i32 %b_num_load_3, i32 %b_num_load_37_read" [../src/ban.cpp:173]   --->   Operation 65 'fmul' 'mul_1_i_i30_i' <Predicate = (icmp_ln172_16)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/3] (7.01ns)   --->   "%mul_2_i_i37_i = fmul i32 %b_num_load_4, i32 %b_num_load_38_read" [../src/ban.cpp:173]   --->   Operation 66 'fmul' 'mul_2_i_i37_i' <Predicate = (icmp_ln172_17)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 67 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i23_i, i32 0" [../src/ban.cpp:173]   --->   Operation 67 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 68 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i23_i, i32 0" [../src/ban.cpp:173]   --->   Operation 68 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 69 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i23_i, i32 0" [../src/ban.cpp:173]   --->   Operation 69 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 70 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i23_i, i32 0" [../src/ban.cpp:173]   --->   Operation 70 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.44ns)   --->   "%tmp_136 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 71 'select' 'tmp_136' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 72 [4/4] (6.43ns)   --->   "%tmp2_20 = fadd i32 %tmp_136, i32 %mul_1_i_i30_i" [../src/ban.cpp:173]   --->   Operation 72 'fadd' 'tmp2_20' <Predicate = (icmp_ln172_16)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 73 [3/4] (6.43ns)   --->   "%tmp2_20 = fadd i32 %tmp_136, i32 %mul_1_i_i30_i" [../src/ban.cpp:173]   --->   Operation 73 'fadd' 'tmp2_20' <Predicate = (icmp_ln172_16)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 74 [2/4] (6.43ns)   --->   "%tmp2_20 = fadd i32 %tmp_136, i32 %mul_1_i_i30_i" [../src/ban.cpp:173]   --->   Operation 74 'fadd' 'tmp2_20' <Predicate = (icmp_ln172_16)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.88>
ST_13 : Operation 75 [1/4] (6.43ns)   --->   "%tmp2_20 = fadd i32 %tmp_136, i32 %mul_1_i_i30_i" [../src/ban.cpp:173]   --->   Operation 75 'fadd' 'tmp2_20' <Predicate = (icmp_ln172_16)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (0.44ns)   --->   "%tmp_138 = select i1 %icmp_ln172_16, i32 %tmp2_20, i32 %tmp_136" [../src/ban.cpp:172]   --->   Operation 76 'select' 'tmp_138' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 77 [4/4] (6.43ns)   --->   "%tmp2_21 = fadd i32 %tmp_138, i32 %mul_2_i_i37_i" [../src/ban.cpp:173]   --->   Operation 77 'fadd' 'tmp2_21' <Predicate = (icmp_ln172_17)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 78 [3/4] (6.43ns)   --->   "%tmp2_21 = fadd i32 %tmp_138, i32 %mul_2_i_i37_i" [../src/ban.cpp:173]   --->   Operation 78 'fadd' 'tmp2_21' <Predicate = (icmp_ln172_17)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 79 [2/4] (6.43ns)   --->   "%tmp2_21 = fadd i32 %tmp_138, i32 %mul_2_i_i37_i" [../src/ban.cpp:173]   --->   Operation 79 'fadd' 'tmp2_21' <Predicate = (icmp_ln172_17)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.88>
ST_17 : Operation 80 [1/4] (6.43ns)   --->   "%tmp2_21 = fadd i32 %tmp_138, i32 %mul_2_i_i37_i" [../src/ban.cpp:173]   --->   Operation 80 'fadd' 'tmp2_21' <Predicate = (icmp_ln172_17)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 81 [1/1] (0.44ns)   --->   "%tmp_140 = select i1 %icmp_ln172_17, i32 %tmp2_21, i32 %tmp_138" [../src/ban.cpp:172]   --->   Operation 81 'select' 'tmp_140' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.67>
ST_18 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln172_4_cast = zext i3 %i_61" [../src/ban.cpp:172]   --->   Operation 82 'zext' 'trunc_ln172_4_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/ban.cpp:169]   --->   Operation 83 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%aux_4_addr = getelementptr i32 %aux_4, i64 0, i64 %trunc_ln172_4_cast" [../src/ban.cpp:177]   --->   Operation 84 'getelementptr' 'aux_4_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 85 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_140, i3 %aux_4_addr" [../src/ban.cpp:177]   --->   Operation 85 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln542]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11133333333333333]; IO mode=ap_memory:ce=0
Port [ b_num_load_77]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num_load_37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num_load_38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aux_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100000000000000000]
b_num_load_38_read (read             ) [ 0111110000000000000]
b_num_load_37_read (read             ) [ 0111110000000000000]
b_num_load_77_read (read             ) [ 0111110000000000000]
sub_ln542_read     (read             ) [ 0000000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
i_61               (load             ) [ 0111111111111111111]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000]
icmp_ln169         (icmp             ) [ 0111111111111111110]
empty              (speclooptripcount) [ 0000000000000000000]
add_ln169          (add              ) [ 0000000000000000000]
br_ln169           (br               ) [ 0000000000000000000]
zext_ln173_6       (zext             ) [ 0000000000000000000]
add_ln173          (add              ) [ 0000000000000000000]
zext_ln173_7       (zext             ) [ 0000000000000000000]
b_num_addr         (getelementptr    ) [ 0110000000000000000]
add_ln172          (add              ) [ 0000000000000000000]
icmp_ln172_16      (icmp             ) [ 0111111111111100000]
sext_ln173         (sext             ) [ 0000000000000000000]
add_ln173_4        (add              ) [ 0000000000000000000]
zext_ln173         (zext             ) [ 0000000000000000000]
b_num_addr_14      (getelementptr    ) [ 0110000000000000000]
add_ln172_9        (add              ) [ 0000000000000000000]
icmp_ln172_17      (icmp             ) [ 0111111111111111110]
sext_ln173_2       (sext             ) [ 0000000000000000000]
add_ln173_5        (add              ) [ 0000000000000000000]
zext_ln173_8       (zext             ) [ 0000000000000000000]
b_num_addr_15      (getelementptr    ) [ 0110000000000000000]
store_ln169        (store            ) [ 0000000000000000000]
icmp_ln172         (icmp             ) [ 0101111111000000000]
b_num_load         (load             ) [ 0101110000000000000]
b_num_load_3       (load             ) [ 0101110000000000000]
b_num_load_4       (load             ) [ 0101110000000000000]
mul_i_i23_i        (fmul             ) [ 0100001111000000000]
mul_1_i_i30_i      (fmul             ) [ 0100001111111100000]
mul_2_i_i37_i      (fmul             ) [ 0100001111111111110]
tmp2               (fadd             ) [ 0000000000000000000]
tmp_136            (select           ) [ 0100000000111100000]
tmp2_20            (fadd             ) [ 0000000000000000000]
tmp_138            (select           ) [ 0100000000000011110]
tmp2_21            (fadd             ) [ 0000000000000000000]
tmp_140            (select           ) [ 0100000000000000001]
trunc_ln172_4_cast (zext             ) [ 0000000000000000000]
specloopname_ln169 (specloopname     ) [ 0000000000000000000]
aux_4_addr         (getelementptr    ) [ 0000000000000000000]
store_ln177        (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
ret_ln0            (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln542">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln542"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_num">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num"/><MemPortTyVec>1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_num_load_77">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num_load_77"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_num_load_37">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num_load_37"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_num_load_38">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num_load_38"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="aux_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="b_num_load_38_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_num_load_38_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b_num_load_37_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_num_load_37_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b_num_load_77_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_num_load_77_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sub_ln542_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln542_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_num_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="0"/>
<pin id="82" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="32" slack="0"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="8" bw="6" slack="2147483647"/>
<pin id="95" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
<pin id="93" dir="1" index="7" bw="32" slack="1"/>
<pin id="97" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_num_load/1 b_num_load_3/1 b_num_load_4/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="b_num_addr_14_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="6" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr_14/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="b_num_addr_15_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr_15/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="aux_4_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_4_addr/18 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln177_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/18 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="5"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2_20/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="32" slack="9"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2_21/14 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="32" slack="2"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i_i23_i/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="32" slack="2"/>
<pin id="148" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_i_i30_i/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="32" slack="2"/>
<pin id="152" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_i_i37_i/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_61_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_61/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln169_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="3" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln169_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln173_6_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_6/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln173_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln173_7_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_7/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln172_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln172_16_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_16/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln173_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln173_4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln173_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln172_9_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_9/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln172_17_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_17/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln173_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173_2/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln173_5_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_5/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln173_8_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_8/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln169_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln172_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_136_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="7"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_136/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_138_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="12"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="4"/>
<pin id="263" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_138/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_140_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="16"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="4"/>
<pin id="269" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_140/17 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln172_4_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="17"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln172_4_cast/18 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="282" class="1005" name="b_num_load_38_read_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2"/>
<pin id="284" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_num_load_38_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="b_num_load_37_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="2"/>
<pin id="289" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_num_load_37_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="b_num_load_77_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2"/>
<pin id="294" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_num_load_77_read "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_61_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="1"/>
<pin id="299" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_61 "/>
</bind>
</comp>

<comp id="303" class="1005" name="icmp_ln169_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="16"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="307" class="1005" name="b_num_addr_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="1"/>
<pin id="309" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln172_16_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2"/>
<pin id="314" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln172_16 "/>
</bind>
</comp>

<comp id="317" class="1005" name="b_num_addr_14_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="1"/>
<pin id="319" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr_14 "/>
</bind>
</comp>

<comp id="322" class="1005" name="icmp_ln172_17_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="2"/>
<pin id="324" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="icmp_ln172_17 "/>
</bind>
</comp>

<comp id="327" class="1005" name="b_num_addr_15_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="1"/>
<pin id="329" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr_15 "/>
</bind>
</comp>

<comp id="332" class="1005" name="icmp_ln172_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="337" class="1005" name="b_num_load_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load "/>
</bind>
</comp>

<comp id="342" class="1005" name="b_num_load_3_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load_3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="b_num_load_4_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load_4 "/>
</bind>
</comp>

<comp id="352" class="1005" name="mul_i_i23_i_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i23_i "/>
</bind>
</comp>

<comp id="357" class="1005" name="mul_1_i_i30_i_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="5"/>
<pin id="359" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_1_i_i30_i "/>
</bind>
</comp>

<comp id="362" class="1005" name="mul_2_i_i37_i_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="9"/>
<pin id="364" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="mul_2_i_i37_i "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_136_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_136 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_138_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_138 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_140_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_140 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="98"><net_src comp="78" pin="3"/><net_sink comp="85" pin=5"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="158" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="158" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="72" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="192"><net_src comp="158" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="188" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="72" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="219"><net_src comp="158" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="215" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="72" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="246"><net_src comp="167" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="128" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="133" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="137" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="278"><net_src comp="50" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="285"><net_src comp="54" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="290"><net_src comp="60" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="295"><net_src comp="66" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="300"><net_src comp="158" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="306"><net_src comp="161" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="78" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="85" pin=5"/></net>

<net id="315"><net_src comp="194" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="320"><net_src comp="99" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="325"><net_src comp="221" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="330"><net_src comp="107" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="335"><net_src comp="247" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="340"><net_src comp="85" pin="11"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="345"><net_src comp="85" pin="7"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="350"><net_src comp="85" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="355"><net_src comp="141" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="360"><net_src comp="145" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="365"><net_src comp="149" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="370"><net_src comp="252" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="376"><net_src comp="259" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="382"><net_src comp="265" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aux_4 | {18 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_169_1 : sub_ln542 | {1 }
	Port: main_Pipeline_VITIS_LOOP_169_1 : b_num | {1 2 }
	Port: main_Pipeline_VITIS_LOOP_169_1 : b_num_load_77 | {1 }
	Port: main_Pipeline_VITIS_LOOP_169_1 : b_num_load_37 | {1 }
	Port: main_Pipeline_VITIS_LOOP_169_1 : b_num_load_38 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_61 : 1
		icmp_ln169 : 2
		add_ln169 : 2
		br_ln169 : 3
		zext_ln173_6 : 2
		add_ln173 : 3
		zext_ln173_7 : 4
		b_num_addr : 5
		b_num_load : 6
		add_ln172 : 2
		icmp_ln172_16 : 3
		sext_ln173 : 3
		add_ln173_4 : 4
		zext_ln173 : 5
		b_num_addr_14 : 6
		b_num_load_3 : 7
		add_ln172_9 : 2
		icmp_ln172_17 : 3
		sext_ln173_2 : 3
		add_ln173_5 : 4
		zext_ln173_8 : 5
		b_num_addr_15 : 6
		b_num_load_4 : 7
		store_ln169 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_136 : 1
	State 10
	State 11
	State 12
	State 13
		tmp_138 : 1
	State 14
	State 15
	State 16
	State 17
		tmp_140 : 1
	State 18
		aux_4_addr : 1
		store_ln177 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_128          |    2    |   227   |   214   |
|   fadd   |           grp_fu_133          |    2    |   227   |   214   |
|          |           grp_fu_137          |    2    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_141          |    3    |   128   |   135   |
|   fmul   |           grp_fu_145          |    3    |   128   |   135   |
|          |           grp_fu_149          |    3    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_136_fu_252        |    0    |    0    |    32   |
|  select  |         tmp_138_fu_259        |    0    |    0    |    32   |
|          |         tmp_140_fu_265        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln169_fu_167       |    0    |    0    |    10   |
|          |        add_ln173_fu_177       |    0    |    0    |    13   |
|    add   |        add_ln172_fu_188       |    0    |    0    |    10   |
|          |       add_ln173_4_fu_204      |    0    |    0    |    13   |
|          |       add_ln172_9_fu_215      |    0    |    0    |    10   |
|          |       add_ln173_5_fu_231      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln169_fu_161       |    0    |    0    |    8    |
|   icmp   |      icmp_ln172_16_fu_194     |    0    |    0    |    8    |
|          |      icmp_ln172_17_fu_221     |    0    |    0    |    8    |
|          |       icmp_ln172_fu_247       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          | b_num_load_38_read_read_fu_54 |    0    |    0    |    0    |
|   read   | b_num_load_37_read_read_fu_60 |    0    |    0    |    0    |
|          | b_num_load_77_read_read_fu_66 |    0    |    0    |    0    |
|          |   sub_ln542_read_read_fu_72   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      zext_ln173_6_fu_173      |    0    |    0    |    0    |
|          |      zext_ln173_7_fu_183      |    0    |    0    |    0    |
|   zext   |       zext_ln173_fu_210       |    0    |    0    |    0    |
|          |      zext_ln173_8_fu_237      |    0    |    0    |    0    |
|          |   trunc_ln172_4_cast_fu_271   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln173_fu_200       |    0    |    0    |    0    |
|          |      sext_ln173_2_fu_227      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    15   |   1065  |   1244  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   b_num_addr_14_reg_317  |    6   |
|   b_num_addr_15_reg_327  |    6   |
|    b_num_addr_reg_307    |    6   |
|b_num_load_37_read_reg_287|   32   |
|b_num_load_38_read_reg_282|   32   |
|   b_num_load_3_reg_342   |   32   |
|   b_num_load_4_reg_347   |   32   |
|b_num_load_77_read_reg_292|   32   |
|    b_num_load_reg_337    |   32   |
|       i_61_reg_297       |    3   |
|         i_reg_275        |    3   |
|    icmp_ln169_reg_303    |    1   |
|   icmp_ln172_16_reg_312  |    1   |
|   icmp_ln172_17_reg_322  |    1   |
|    icmp_ln172_reg_332    |    1   |
|   mul_1_i_i30_i_reg_357  |   32   |
|   mul_2_i_i37_i_reg_362  |   32   |
|    mul_i_i23_i_reg_352   |   32   |
|      tmp_136_reg_367     |   32   |
|      tmp_138_reg_373     |   32   |
|      tmp_140_reg_379     |   32   |
+--------------------------+--------+
|           Total          |   412  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_85 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_85 |  p5  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||  1.281  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |  1065  |  1244  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   412  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |    1   |  1477  |  1271  |
+-----------+--------+--------+--------+--------+
