Initializing gui preferences from file  /afs/unity.ncsu.edu/users/z/zli87/.synopsys_dv_prefs.tcl
#source script1Project.tcl
#source script2Project.tcl
source setup.tcl
4
source read.tcl
== READ_FILE autoread for top design 'MyDesign' ==
 * VERBOSE mode is ON
 * FORMAT selected          : (null)
 * RTL sources              : "../02_RTL/MyDesign.v"
 * Verilog extensions       : .v
 * SystemVerilog extensions : .sv .sverilog
 * VHDL extensions          : .vhd .vhdl

Starting READ_FILE autoread mode...
Adding sources to autoread project...
Information: Adding '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.  (AUTOREAD-100)
Updating information about HDL sources...
Starting scanning of files...
Pre scanning file - /afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v
Scanning file - /afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v
Information: Scanning file { MyDesign.v }. (AUTOREAD-303)
Scanning 1 file with Verilog Parser - { /afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v  }
Scan done
Starting file dependency processing...
Global search for design MyDesign at library WORK
Global search for design PE at library WORK
File dependency processing finished
Information: Invoking analyze command for file MyDesign.v. (AUTOREAD-400)
Analyzing file(s) { /afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v} in library 'WORK'...
Compiling source file /afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v
Presto compilation completed successfully.
Elaborating top design MyDesign
Loading db file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
Loading db file '/afs/eos.ncsu.edu/software/synopsys2019/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/afs/eos.ncsu.edu/software/synopsys2019/syn/libraries/syn/gtech.db'
Loading db file '/afs/eos.ncsu.edu/software/synopsys2019/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 79 in file
        '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine MyDesign line 72 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state_c_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine MyDesign line 92 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    flag_last_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine MyDesign line 95 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnt_fill_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine MyDesign line 107 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| dut_wmem_read_address_reg | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
| dut_wmem_read_address_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
        in routine MyDesign line 114 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     weight_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine MyDesign line 131 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     flag_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine MyDesign line 138 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_r_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine MyDesign line 154 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| dut_sram_read_address_reg | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
        in routine MyDesign line 160 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dim_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine MyDesign line 168 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|        row1_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|        row2_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|        row0_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| dut_sram_write_data_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine MyDesign line 182 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     flag_w_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine MyDesign line 185 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_w_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine MyDesign line 194 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| dut_sram_write_enable_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
        in routine MyDesign line 204 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| dut_sram_write_address_reg | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
        in routine MyDesign line 231 in file
                '/afs/unity.ncsu.edu/users/z/zli87/ece-564-Projects/project/02_RTL/MyDesign.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dut_busy_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (MyDesign)
Elaborated 1 design.
Current design is now 'MyDesign'.
Information: Building the design 'PE'. (HDL-193)
Presto compilation completed successfully. (PE)
Autoread command completed successfully.
source Constraints.tcl
Current design is 'MyDesign'.
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Information: Updating graph... (UID-83)
 
****************************************
check_design summary:
Version:     P-2019.03-SP1
Date:        Wed Nov 10 01:09:05 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      7
    Unconnected ports (LINT-28)                                     7

Cells                                                               4
    Cells do not drive (LINT-1)                                     4
--------------------------------------------------------------------------------

Warning: In design 'MyDesign', cell 'C550' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'C569' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'C612' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', port 'wmem_dut_read_data[15]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'wmem_dut_read_data[14]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'wmem_dut_read_data[13]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'wmem_dut_read_data[12]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'wmem_dut_read_data[11]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'wmem_dut_read_data[10]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'wmem_dut_read_data[9]' is not connected to any nets. (LINT-28)

  Linking design 'MyDesign'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm (library)
                              /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db
  dw_foundation.sldb (library)
                              /afs/eos.ncsu.edu/software/synopsys2019/syn/libraries/syn/dw_foundation.sldb

1
source CompileAnalyze.tcl
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.1 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.1 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'MyDesign'

Loaded alib file './alib-52/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MyDesign'
Information: Added key list 'DesignWare' to design 'MyDesign'. (DDB-72)
Information: The register 'dut_sram_write_data_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_write_data_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_read_address_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_read_address_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_read_address_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_read_address_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_read_address_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_read_address_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_wmem_read_address_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_write_address_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_write_address_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_write_address_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_write_address_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_write_address_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'dut_sram_write_address_reg[11]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'MyDesign'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'cnt_w_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning WLM Backend Optimization
  --------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    1770.5      0.10       0.1       0.0                           10600084.0000
    0:00:07    1709.3      0.00       0.0       0.0                           8290973.0000
    0:00:07    1709.3      0.00       0.0       0.0                           8290973.0000
    0:00:07    1709.3      0.00       0.0       0.0                           8290973.0000
    0:00:08    1707.2      0.00       0.0       0.0                           8189758.5000

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:09    1707.2      0.00       0.0       0.0                           8189758.5000
    0:00:09    1707.2      0.00       0.0       0.0                           8189758.5000
    0:00:09    1707.2      0.00       0.0       0.0                           8189758.5000
    0:00:09    1707.2      0.00       0.0       0.0                           8189758.5000
    0:00:09    1707.2      0.00       0.0       0.0                           8189758.5000
    0:00:09    1707.2      0.00       0.0       0.0                           8189758.5000
    0:00:09    1721.0      0.00       0.0       0.0                           8424737.0000
    0:00:09    1721.0      0.00       0.0       0.0                           8424737.0000
  Error processing 'MyDesign'.
    0:00:09    1718.9      0.00       0.0       0.0                           8363823.0000
Error: Could not connect to child process. (PROC-3)
Loading db file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Updating timing information


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01    1718.9      0.00       0.0       0.0                           8363823.0000

ICE Engine: Summary of move applications in gpower_eff1 
ICE Engine: gpower_eff1: iterations 1 first_accept 0 (0.00%) rerun 1 (100.00%) elapsed_time 0.00 mins (0.00 hrs)
ICE Engine: gpower_eff1: moves_created 0 moves_accept 0 (0.00%) moves_reject 0 (100.00%) 
ICE Engine: gpower_eff1: applications 0 accept 0 (0.00%) reject 0 (100.00%) degraded_accept 0 (0.00%)
ICE Engine: gpower_eff1: bucket_apply 0 (0.00%) bucket_accept 0 (0.00%) bucket_reject 0 (100.00%) 
ICE Engine: gpower_eff1: single_apply 0 (0.00%) single_accept 0 (0.00%) single_reject 0 (100.00%) 

ICE Engine: gpower_eff1 start-qor: wns      0.00 tns       0.0 area    1718.9 lkg 14590174.0 tot_pwr      -1.0
ICE Engine: gpower_eff1 close-qor: wns      0.00 tns       0.0 area    1718.9 lkg 14590174.0 tot_pwr      -1.0
ICE Engine: gpower_eff1 *diff-qor: wns      0.00 tns       0.0 area       0.0 lkg       0.0 tot_pwr       0.0
ICE Engine: gpower_eff1 *perc-qor: wns      0.00% tns      0.00% area      0.00% lkg      0.00% tot_pwr      0.00%

--------------------------------------------------------------------------
|      Loop |                         Cost |       Accept |       Reject |
--------------------------------------------------------------------------
--------------------------------------------------------------------------

ICE Engine: Summary of move applications in gpower_eff2 
ICE Engine: gpower_eff2: iterations 17 first_accept 0 (0.00%) rerun 17 (100.00%) elapsed_time 0.02 mins (0.00 hrs)
ICE Engine: gpower_eff2: moves_created 66 moves_accept 66 (100.00%) moves_reject 0 (0.00%) 
ICE Engine: gpower_eff2: applications 66 accept 66 (100.00%) reject 0 (0.00%) degraded_accept 1 (1.52%)
ICE Engine: gpower_eff2: bucket_apply 0 (0.00%) bucket_accept 0 (0.00%) bucket_reject 0 (100.00%) 
ICE Engine: gpower_eff2: single_apply 66 (100.00%) single_accept 66 (100.00%) single_reject 0 (0.00%) 

ICE Engine: gpower_eff2 start-qor: wns      0.00 tns       0.0 area    1718.9 lkg 14590174.0 tot_pwr      -1.0
ICE Engine: gpower_eff2 close-qor: wns      0.00 tns       0.0 area    1675.8 lkg 13889605.0 tot_pwr      -1.0
ICE Engine: gpower_eff2 *diff-qor: wns      0.00 tns       0.0 area     -43.1 lkg -700569.0 tot_pwr       0.0
ICE Engine: gpower_eff2 *perc-qor: wns      0.00% tns      0.00% area     -2.51% lkg     -4.80% tot_pwr      0.00%

--------------------------------------------------------------------------
|      Loop |                         Cost |       Accept |       Reject |
--------------------------------------------------------------------------
|gpower_eff2 |            design_leak_power |           66 |            0 |
--------------------------------------------------------------------------
    0:00:02    1675.8      0.00       0.0       0.0                           7965628.5000
Loading db file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
