# Microsemi Physical design constraints file

# Version: v11.8 11.8.0.26

# Design Name: m2s010_som 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S060T , Package: 325 FCSBGA , Speed grade: STD 

# Date generated: Fri Aug 18 08:56:15 2017 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#

set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[3\] -fixed yes 390 49
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un53_apb3_addr_0_a2_0_a2_0 -fixed yes 549 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[0\] -fixed yes 491 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed yes 467 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un89_apb3_addr_0_a2_0_a2_0 -fixed yes 550 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[2\] -fixed yes 460 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_3\[2\] -fixed yes 465 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed yes 544 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed yes 429 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_9 -fixed yes 382 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[7\] -fixed yes 436 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed yes 387 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed yes 483 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_3_am\[0\] -fixed yes 445 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed yes 398 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed yes 411 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[8\] -fixed yes 404 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.un5_tx_dataen_i_o2_1_o2_1_o2 -fixed yes 653 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[5\] -fixed yes 446 118
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1 -fixed yes 662 168
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base -fixed yes 846 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed yes 537 124
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[1\] -fixed yes 394 49
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed yes 394 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[0\] -fixed yes 462 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed yes 403 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed yes 424 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed yes 480 114
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB -fixed yes 25 194
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[15\] -fixed yes 435 43
set_location CommsFPGA_top_0/ClkDivider_RNO\[0\] -fixed yes 620 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[10\] -fixed yes 590 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[6\] -fixed yes 438 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.TX_DataEn_7_iv -fixed yes 640 120
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr_RNO\[0\] -fixed yes 491 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[5\] -fixed yes 443 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed yes 392 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_24\[5\] -fixed yes 506 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[9\] -fixed yes 589 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed yes 686 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed yes 407 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed yes 394 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_i_0_0_m2\[0\] -fixed yes 649 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[4\] -fixed yes 453 100
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed yes 532 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[5\] -fixed yes 649 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI07741\[6\] -fixed yes 633 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[4\] -fixed yes 446 130
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa_s_0 -fixed yes 873 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed yes 528 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_26\[4\] -fixed yes 491 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_1 -fixed yes 479 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed yes 374 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed yes 466 99
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed yes 430 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed yes 427 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0_0\[6\] -fixed yes 457 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNI15131 -fixed yes 467 138
set_location CommsFPGA_top_0/long_reset_cntr\[2\] -fixed yes 618 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed yes 436 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_5_reg_en_0_a2_1_a2_1_a2 -fixed yes 539 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[1\] -fixed yes 456 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed yes 438 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[1\] -fixed yes 474 142
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa -fixed yes 861 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[4\] -fixed yes 376 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[3\] -fixed yes 363 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed yes 399 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m3_0_i_m2\[1\] -fixed yes 464 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[11\] -fixed yes 554 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[6\] -fixed yes 464 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_4 -fixed yes 534 145
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[5\] -fixed yes 855 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[2\] -fixed yes 465 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[7\] -fixed yes 461 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[9\] -fixed yes 537 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed yes 375 139
set_location CoreAPB3_0/iPSELS_raw\[0\] -fixed yes 872 153
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[0\] -fixed yes 870 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd_RNO -fixed yes 528 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[6\] -fixed yes 366 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed yes 525 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed yes 404 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[3\] -fixed yes 523 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[5\] -fixed yes 459 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed yes 527 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed yes 550 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed yes 372 144
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[0\] -fixed yes 384 49
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed yes 372 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_29_d_am\[7\] -fixed yes 482 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[15\] -fixed yes 466 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed yes 515 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_1_RNIVKP21 -fixed yes 487 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en -fixed yes 538 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[5\] -fixed yes 508 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[2\] -fixed yes 465 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[1\] -fixed yes 637 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed yes 386 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_ns\[3\] -fixed yes 500 153
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[16\] -fixed yes 875 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_23\[3\] -fixed yes 495 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3\[0\] -fixed yes 440 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed yes 380 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed yes 427 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[5\] -fixed yes 632 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[2\] -fixed yes 454 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[7\] -fixed yes 487 154
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_ret_2 -fixed yes 874 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1\[5\] -fixed yes 444 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.irx_packet_end_all_5_0_a3_0_a3 -fixed yes 437 99
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed yes 480 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un25_apb3_addr_0_a2 -fixed yes 544 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed yes 542 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNI0LK33 -fixed yes 505 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed yes 395 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed yes 393 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed yes 547 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_o2_RNIPT5I1\[0\] -fixed yes 467 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_2_reg_en_0_a2_3_a2_2_a2 -fixed yes 516 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set_ldmx -fixed yes 656 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[4\] -fixed yes 400 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[6\] -fixed yes 565 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a2 -fixed yes 529 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[5\] -fixed yes 527 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[4\] -fixed yes 657 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed yes 539 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[2\] -fixed yes 470 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[3\] -fixed yes 485 142
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[1\] -fixed yes 855 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_ADVANCE_PROC.un2_packet_avail_0_a3_0_a3 -fixed yes 455 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[3\] -fixed yes 457 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int_RNI6GG01 -fixed yes 491 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[6\] -fixed yes 619 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_22_i_m3_0\[1\] -fixed yes 468 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[14\] -fixed yes 452 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[1\] -fixed yes 456 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed yes 378 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[12\] -fixed yes 454 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[4\] -fixed yes 444 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_5_reg_en_0_a2_0_a2_0_a2 -fixed yes 523 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un5_int_reg_clr -fixed yes 525 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[14\] -fixed yes 454 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed yes 458 103
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[2\] -fixed yes 490 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[1\] -fixed yes 469 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un33_apb3_addr_0_a2 -fixed yes 528 141
set_location CommsFPGA_top_0/long_reset_cntr\[3\] -fixed yes 613 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en -fixed yes 549 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.op_eq.tx_state29_8 -fixed yes 592 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[1\] -fixed yes 463 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[11\] -fixed yes 383 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[5\] -fixed yes 389 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[11\] -fixed yes 462 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_24\[4\] -fixed yes 494 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[7\] -fixed yes 452 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_71 -fixed yes 593 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[3\] -fixed yes 500 154
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[2\] -fixed yes 389 49
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed yes 419 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed yes 385 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed yes 400 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un49_apb3_addr_0_a2_0 -fixed yes 541 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[10\] -fixed yes 466 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR.un23_int_reg_clr -fixed yes 546 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed yes 400 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[3\] -fixed yes 536 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed yes 549 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[1\] -fixed yes 483 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret\[7\] -fixed yes 444 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[6\] -fixed yes 463 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[6\] -fixed yes 481 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed yes 410 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[0\] -fixed yes 507 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_26_i_m2\[2\] -fixed yes 503 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[2\] -fixed yes 530 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed yes 424 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed yes 429 118
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[9\] -fixed yes 867 184
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG -fixed yes 854 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed yes 404 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[2\] -fixed yes 529 151
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI09N31\[12\] -fixed yes 855 174
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[2\] -fixed yes 865 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[4\] -fixed yes 584 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[9\] -fixed yes 460 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed yes 485 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed yes 506 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed yes 461 99
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/N_1068_i -fixed yes 415 42
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[7\] -fixed yes 367 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_d_ns\[3\] -fixed yes 502 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed yes 460 112
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/T11.un4_fullilto10_i_a2_6 -fixed yes 397 123
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[14\] -fixed yes 864 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[3\] -fixed yes 470 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[5\] -fixed yes 474 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[2\] -fixed yes 458 114
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed yes 394 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un73_apb3_addr_0_a2 -fixed yes 532 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed yes 399 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[6\] -fixed yes 653 111
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_4 -fixed yes 612 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed yes 374 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_27_1\[6\] -fixed yes 477 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed yes 474 105
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed yes 386 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed yes 463 112
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[7\] -fixed yes 403 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[3\] -fixed yes 657 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNIJAKE -fixed yes 503 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[1\] -fixed yes 469 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed yes 398 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed yes 376 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_64 -fixed yes 574 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed yes 456 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed yes 515 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[7\] -fixed yes 478 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_28_RNO\[7\] -fixed yes 485 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2\[2\] -fixed yes 653 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[1\] -fixed yes 452 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[3\] -fixed yes 449 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed yes 479 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_3\[3\] -fixed yes 463 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed yes 381 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[1\] -fixed yes 361 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[7\] -fixed yes 503 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en -fixed yes 637 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed yes 382 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[4\] -fixed yes 657 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[2\] -fixed yes 472 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[9\] -fixed yes 636 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[5\] -fixed yes 641 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_ss0_i_0_a2_3 -fixed yes 639 120
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1 -fixed yes 662 120
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_3_sqmuxa_0 -fixed yes 857 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed yes 391 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed yes 530 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed yes 526 121
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr_RNO\[1\] -fixed yes 497 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[5\] -fixed yes 451 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI8PDE\[8\] -fixed yes 392 45
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed yes 400 124
set_location CommsFPGA_top_0/long_reset_cntr_3\[4\] -fixed yes 617 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed yes 390 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed yes 380 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed yes 503 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed yes 386 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed yes 549 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed yes 372 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[8\] -fixed yes 457 115
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[8\] -fixed yes 869 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[0\] -fixed yes 392 49
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed yes 697 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[0\] -fixed yes 432 115
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed yes 703 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed yes 374 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed yes 383 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed yes 477 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[5\] -fixed yes 377 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[2\] -fixed yes 445 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[3\] -fixed yes 469 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[2\] -fixed yes 479 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed yes 466 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed yes 373 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed yes 465 111
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[11\] -fixed yes 874 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_1 -fixed yes 466 126
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed yes 859 165
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[13\] -fixed yes 847 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[6\] -fixed yes 445 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed yes 386 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[7\] -fixed yes 461 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[2\] -fixed yes 496 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[3\] -fixed yes 518 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[11\] -fixed yes 395 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[15\] -fixed yes 658 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[3\] -fixed yes 433 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2\[4\] -fixed yes 658 111
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[4\] -fixed yes 872 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_854_i -fixed yes 548 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed yes 499 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[6\] -fixed yes 461 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwe_0_a2_0_a2 -fixed yes 484 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[8\] -fixed yes 536 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_RNO\[0\] -fixed yes 470 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed yes 393 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[7\] -fixed yes 478 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[2\] -fixed yes 507 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed yes 384 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[4\] -fixed yes 484 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[4\] -fixed yes 470 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_22\[4\] -fixed yes 484 147
set_location CommsFPGA_top_0/long_reset_cntr\[1\] -fixed yes 608 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed yes 397 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed yes 389 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[1\] -fixed yes 481 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed yes 487 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[0\] -fixed yes 405 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_65 -fixed yes 573 120
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed yes 404 48
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_7 -fixed yes 470 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[3\] -fixed yes 387 127
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA -fixed yes 450 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[9\] -fixed yes 445 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[5\] -fixed yes 461 106
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[0\] -fixed yes 423 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed yes 531 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[6\] -fixed yes 461 142
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr\[1\] -fixed yes 497 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_ns\[2\] -fixed yes 494 150
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst -fixed yes 481 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[0\] -fixed yes 513 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm\[1\] -fixed yes 500 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_0_1\[1\] -fixed yes 654 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[0\] -fixed yes 514 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[6\] -fixed yes 521 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg_en -fixed yes 525 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIEGI5\[1\] -fixed yes 499 150
set_location m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1 -fixed yes 865 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[7\] -fixed yes 451 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed yes 527 120
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNICK7G\[1\] -fixed yes 408 42
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed yes 470 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[3\] -fixed yes 448 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[14\] -fixed yes 648 112
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_3_sqmuxa -fixed yes 863 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[1\] -fixed yes 654 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed yes 381 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[13\] -fixed yes 455 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en -fixed yes 527 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed yes 464 111
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNII1GG\[15\] -fixed yes 442 42
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed yes 386 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un61_apb3_addr_0_a2 -fixed yes 543 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[7\] -fixed yes 449 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed yes 504 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_s_10_RNO -fixed yes 459 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed yes 415 114
set_location CommsFPGA_top_0/long_reset_set -fixed yes 547 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed yes 385 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[6\] -fixed yes 390 127
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[13\] -fixed yes 869 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en -fixed yes 458 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed yes 430 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_set -fixed yes 457 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1 -fixed yes 659 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/T11.un4_fullilto10_i_a2_7 -fixed yes 399 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed yes 424 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed yes 377 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed yes 413 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[7\] -fixed yes 587 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_26_i_m3\[1\] -fixed yes 493 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[2\] -fixed yes 454 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[8\] -fixed yes 446 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed yes 548 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[1\] -fixed yes 388 49
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r -fixed yes 491 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE -fixed yes 475 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed yes 414 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed yes 393 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[9\] -fixed yes 381 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed yes 431 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed yes 556 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed yes 385 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed yes 393 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC.un117_apb3_addr_0_a2_0_a2 -fixed yes 548 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed yes 540 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[7\] -fixed yes 566 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[2\] -fixed yes 473 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed yes 507 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed yes 387 136
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[4\] -fixed yes 838 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2 -fixed yes 550 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un105_apb3_addr_0_a2 -fixed yes 551 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[7\] -fixed yes 505 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg_en -fixed yes 545 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm\[2\] -fixed yes 499 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed yes 376 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[8\] -fixed yes 621 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed yes 469 112
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed yes 403 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed yes 468 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_14_2\[2\] -fixed yes 495 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed yes 494 127
set_location m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int -fixed yes 857 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_0 -fixed yes 551 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[7\] -fixed yes 648 118
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[1\] -fixed yes 857 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[3\] -fixed yes 513 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNI3OAV1 -fixed yes 502 147
set_location CommsFPGA_top_0/long_reset -fixed yes 614 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[6\] -fixed yes 642 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[2\] -fixed yes 462 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed yes 397 136
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[2\] -fixed yes 836 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[10\] -fixed yes 466 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_o3\[0\] -fixed yes 445 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_ns\[7\] -fixed yes 492 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed yes 480 115
set_location m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel -fixed yes 853 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed yes 547 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed yes 378 145
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[3\] -fixed yes 859 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed yes 372 138
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[9\] -fixed yes 396 49
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2_1_0\[3\] -fixed yes 656 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[6\] -fixed yes 508 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed yes 431 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed yes 406 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[2\] -fixed yes 510 139
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[3\] -fixed yes 866 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[2\] -fixed yes 467 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed yes 546 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[3\] -fixed yes 464 145
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[9\] -fixed yes 875 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIC0CR\[6\] -fixed yes 635 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC.un2_sample_5 -fixed yes 449 102
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[10\] -fixed yes 870 184
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[7\] -fixed yes 875 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed yes 481 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed yes 556 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[5\] -fixed yes 464 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[7\] -fixed yes 647 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse_d1 -fixed yes 434 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed yes 543 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIH597\[3\] -fixed yes 634 120
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9 -fixed yes 831 165
set_location CommsFPGA_top_0/byte_clk_en -fixed yes 615 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[0\] -fixed yes 460 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9_RNIQSC51_0 -fixed yes 514 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed yes 502 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed yes 526 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[2\] -fixed yes 436 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1 -fixed yes 453 102
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_61 -fixed yes 858 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[7\] -fixed yes 491 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIFFHL\[0\] -fixed yes 387 45
set_location m2s010_som_sb_0/CORECONFIGP_0/state_ns_0\[1\] -fixed yes 862 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed yes 457 112
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[6\] -fixed yes 868 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed yes 529 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed yes 376 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[7\] -fixed yes 488 157
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[7\] -fixed yes 466 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed yes 391 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[3\] -fixed yes 505 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNO\[10\] -fixed yes 646 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2 -fixed yes 528 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[6\] -fixed yes 441 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[3\] -fixed yes 583 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error -fixed yes 475 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[6\] -fixed yes 459 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed yes 530 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed yes 397 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed yes 501 118
set_location m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel -fixed yes 859 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed yes 377 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed yes 409 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed yes 545 127
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_ret -fixed yes 866 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed yes 475 106
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base -fixed yes 858 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[1\] -fixed yes 461 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PreAmble_d\[1\] -fixed yes 649 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a3_6 -fixed yes 413 120
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[5\] -fixed yes 871 172
set_location m2s010_som_sb_0/CORECONFIGP_0/psel_RNI30HQ1 -fixed yes 852 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed yes 425 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_3_RNIA45O -fixed yes 487 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed yes 499 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed yes 394 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed yes 543 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_control_reg_en_0 -fixed yes 529 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed yes 408 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2_1_x2_1_x2\[5\] -fixed yes 651 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed yes 431 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[1\] -fixed yes 452 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_OVERFLOW_INTR.un27_int_reg_clr -fixed yes 527 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[3\] -fixed yes 645 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed yes 380 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed yes 700 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed yes 422 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed yes 409 106
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[13\] -fixed yes 874 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[1\] -fixed yes 484 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed yes 479 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[0\] -fixed yes 447 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed yes 421 111
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed yes 411 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[9\] -fixed yes 648 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_9 -fixed yes 541 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[11\] -fixed yes 371 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_855_i -fixed yes 545 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed yes 378 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed yes 525 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed yes 424 118
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1 -fixed yes 857 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed yes 512 114
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0 -fixed yes 865 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed yes 459 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[3\] -fixed yes 447 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[0\] -fixed yes 874 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed yes 468 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed yes 518 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en -fixed yes 537 148
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[13\] -fixed yes 440 43
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[1\] -fixed yes 835 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set -fixed yes 656 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed yes 493 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed yes 517 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[10\] -fixed yes 538 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed yes 688 130
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3 -fixed yes 860 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_41_i -fixed yes 460 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2_i_m2_i_m2\[4\] -fixed yes 651 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed yes 515 129
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[2\] -fixed yes 873 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[8\] -fixed yes 456 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed yes 425 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNI0OFF1_0 -fixed yes 460 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_a3_1 -fixed yes 541 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in\[0\] -fixed yes 492 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[5\] -fixed yes 476 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[13\] -fixed yes 652 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed yes 511 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed yes 384 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[4\] -fixed yes 487 157
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed yes 524 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[4\] -fixed yes 629 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed yes 705 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR.un31_int_reg_clr -fixed yes 544 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed yes 524 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r -fixed yes 479 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed yes 468 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed yes 496 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed yes 396 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[4\] -fixed yes 468 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[8\] -fixed yes 456 115
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[3\] -fixed yes 858 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[7\] -fixed yes 453 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed yes 437 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed yes 384 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed yes 467 99
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_46_i -fixed yes 446 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed yes 413 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[4\] -fixed yes 497 139
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core -fixed yes 849 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_7 -fixed yes 559 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_o2\[0\] -fixed yes 461 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[0\] -fixed yes 655 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_1 -fixed yes 379 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[9\] -fixed yes 451 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[8\] -fixed yes 380 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[3\] -fixed yes 483 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RE_d1 -fixed yes 463 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[10\] -fixed yes 569 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed yes 456 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed yes 398 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[7\] -fixed yes 459 145
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed yes 385 48
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT -fixed yes 483 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r -fixed yes 463 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15\[5\] -fixed yes 497 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[2\] -fixed yes 657 115
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed yes 403 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[2\] -fixed yes 466 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[4\] -fixed yes 364 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_i_0_m2_1_1\[0\] -fixed yes 653 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r -fixed yes 490 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[7\] -fixed yes 513 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed yes 470 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed yes 472 106
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[3\] -fixed yes 866 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[9\] -fixed yes 537 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed yes 521 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_7 -fixed yes 532 148
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed yes 403 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[7\] -fixed yes 489 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[11\] -fixed yes 395 43
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2_0_a2_0_0_a2 -fixed yes 546 141
set_location m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed yes 853 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_0 -fixed yes 539 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[7\] -fixed yes 453 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[6\] -fixed yes 519 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[2\] -fixed yes 458 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed yes 523 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1 -fixed yes 657 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_6_reg_en_0_a2_4_a2_3_a2_0 -fixed yes 519 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/fulli -fixed yes 407 123
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_state -fixed yes 853 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[0\] -fixed yes 654 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed yes 462 100
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un2_re_p_i_i_a3 -fixed yes 443 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed yes 375 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed yes 383 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed yes 395 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RE_d1 -fixed yes 458 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_0_a2 -fixed yes 534 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_3 -fixed yes 528 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC.isampler_clk1x_en_1_0_a2 -fixed yes 447 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[4\] -fixed yes 453 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_14_3\[3\] -fixed yes 500 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[9\] -fixed yes 872 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed yes 407 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_27_1\[5\] -fixed yes 502 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en_0 -fixed yes 479 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_a2 -fixed yes 504 144
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in_0_a3 -fixed yes 411 42
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed yes 471 102
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_22_1_0\[5\] -fixed yes 476 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[6\] -fixed yes 491 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_5 -fixed yes 460 99
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_ret_1_RNO_0 -fixed yes 870 171
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[1\] -fixed yes 393 49
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_2 -fixed yes 473 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[6\] -fixed yes 496 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[6\] -fixed yes 473 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[2\] -fixed yes 458 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[2\] -fixed yes 458 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un37_apb3_addr_0_a2 -fixed yes 537 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed yes 521 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed yes 500 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed yes 522 126
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[8\] -fixed yes 874 181
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[1\] -fixed yes 426 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_0 -fixed yes 643 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iup_EOP -fixed yes 548 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce -fixed yes 453 99
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[1\] -fixed yes 465 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_24\[2\] -fixed yes 497 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12_i_i_a2_1\[1\] -fixed yes 477 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[6\] -fixed yes 474 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_d_ns\[5\] -fixed yes 505 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[1\] -fixed yes 457 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[2\] -fixed yes 445 124
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[5\] -fixed yes 875 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed yes 421 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[1\] -fixed yes 434 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[8\] -fixed yes 448 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/SYNC2_APB3_CLK_PROC.RX_FIFO_RST_1 -fixed yes 482 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[0\] -fixed yes 636 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed yes 432 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed yes 465 100
set_location CommsFPGA_top_0/RESET_RNIFEG6/U0_RGB1 -fixed yes 662 156
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1 -fixed yes 218 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[1\] -fixed yes 440 136
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[3\] -fixed yes 862 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[5\] -fixed yes 515 136
set_location CommsFPGA_top_0/long_reset_cntr\[5\] -fixed yes 611 121
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[8\] -fixed yes 864 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[1\] -fixed yes 452 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2\[8\] -fixed yes 449 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line -fixed yes 514 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_28\[7\] -fixed yes 497 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[5\] -fixed yes 464 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[2\] -fixed yes 530 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un77_apb3_addr_0_a2 -fixed yes 533 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[5\] -fixed yes 651 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[1\] -fixed yes 478 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed yes 518 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed yes 400 139
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2 -fixed yes 863 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed yes 410 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen -fixed yes 439 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed yes 406 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[7\] -fixed yes 391 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[4\] -fixed yes 463 145
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[8\] -fixed yes 842 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3\[1\] -fixed yes 437 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed yes 540 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed yes 489 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed yes 437 42
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed yes 545 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0\[3\] -fixed yes 444 123
set_location CFG0_GND_INST -fixed yes 434 69
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed yes 427 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_28_RNO\[3\] -fixed yes 482 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed yes 516 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed yes 426 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en_0 -fixed yes 530 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed yes 497 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_0_a3 -fixed yes 409 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[7\] -fixed yes 509 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed yes 438 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d\[0\] -fixed yes 647 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed yes 417 115
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[0\] -fixed yes 388 43
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed yes 388 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed yes 498 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed yes 411 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_3 -fixed yes 481 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[2\] -fixed yes 519 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed yes 478 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed yes 412 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[4\] -fixed yes 451 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_6_2\[0\] -fixed yes 471 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed yes 408 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed yes 489 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed yes 419 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed yes 526 127
set_location CommsFPGA_top_0/long_reset_cntr\[4\] -fixed yes 617 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed yes 425 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed yes 519 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwe_0_a2_0_a2 -fixed yes 485 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed yes 396 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_2_reg_en_0_a2_3_a2_2_o2 -fixed yes 524 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_6_reg_en_0_a2_4_a2_3_o2 -fixed yes 531 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end -fixed yes 459 124
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[3\] -fixed yes 868 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[4\] -fixed yes 463 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en -fixed yes 547 145
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc -fixed yes 834 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition -fixed yes 433 115
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIGGHL\[1\] -fixed yes 386 45
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_rs -fixed yes 550 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed yes 474 106
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed yes 437 120
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[6\] -fixed yes 650 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/REN_d1 -fixed yes 459 139
set_location CommsFPGA_top_0/RESET_RNIFEG6 -fixed yes 446 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[0\] -fixed yes 654 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed yes 534 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_22\[5\] -fixed yes 472 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/packet_avail -fixed yes 435 118
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[8\] -fixed yes 873 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out -fixed yes 439 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[1\] -fixed yes 455 127
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[12\] -fixed yes 870 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[1\] -fixed yes 463 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed yes 390 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[0\] -fixed yes 470 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[3\] -fixed yes 483 157
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3\[2\] -fixed yes 458 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_68 -fixed yes 638 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[3\] -fixed yes 616 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed yes 424 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed yes 375 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed yes 501 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed yes 517 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed yes 475 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[5\] -fixed yes 365 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un2_re_p_i_i_a3 -fixed yes 442 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed yes 389 136
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[0\] -fixed yes 833 166
set_location CommsFPGA_top_0/long_reset_cntr\[0\] -fixed yes 609 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed yes 516 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0_0_o2\[4\] -fixed yes 445 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed yes 415 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[0\] -fixed yes 559 121
set_location CommsFPGA_top_0/rx_CRC_error_set -fixed yes 487 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_5 -fixed yes 534 148
set_location m2s010_som_sb_0/CORECONFIGP_0/psel -fixed yes 853 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg_en -fixed yes 540 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed yes 414 114
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r_RNO\[0\] -fixed yes 707 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed yes 473 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[5\] -fixed yes 433 130
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[5\] -fixed yes 871 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[1\] -fixed yes 482 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[10\] -fixed yes 430 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[8\] -fixed yes 536 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC.un5_reset_i_a3 -fixed yes 454 99
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed yes 387 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/N_1053_i -fixed yes 414 42
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1 -fixed yes 845 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed yes 420 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwe_0_a2_0_a2 -fixed yes 413 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_7 -fixed yes 477 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[6\] -fixed yes 586 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[2\] -fixed yes 501 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2_1_0\[5\] -fixed yes 651 111
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed yes 698 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed yes 462 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed yes 417 121
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5 -fixed yes 451 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[4\] -fixed yes 500 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[8\] -fixed yes 656 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[0\] -fixed yes 422 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_d_am\[6\] -fixed yes 503 141
set_location CommsFPGA_top_0/long_reset_cntr_3\[2\] -fixed yes 618 120
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel -fixed yes 864 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_i_i\[1\] -fixed yes 458 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_3_reg_en_0_a2_1_a2_0_a2 -fixed yes 516 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12_i_i_a2_2\[1\] -fixed yes 473 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[4\] -fixed yes 617 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed yes 505 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML\[0\] -fixed yes 549 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed yes 387 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_0_sqmuxa_i_o3_0_0_a2 -fixed yes 458 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[5\] -fixed yes 640 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_1_0 -fixed yes 434 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[0\] -fixed yes 463 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[4\] -fixed yes 451 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un93_apb3_addr_0_a2 -fixed yes 544 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret\[9\] -fixed yes 466 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed yes 380 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un89_apb3_addr_0_a2_0_a2 -fixed yes 548 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[1\] -fixed yes 626 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[6\] -fixed yes 619 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[9\] -fixed yes 429 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg_en -fixed yes 510 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[9\] -fixed yes 568 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[9\] -fixed yes 477 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg_en -fixed yes 528 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed yes 401 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed yes 490 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed yes 412 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed yes 561 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_5_reg_en_0_a2_0_a2_0_o2 -fixed yes 538 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed yes 518 121
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[13\] -fixed yes 874 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed yes 379 124
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIJTDT\[14\] -fixed yes 406 48
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[3\] -fixed yes 387 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[1\] -fixed yes 650 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[7\] -fixed yes 503 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[4\] -fixed yes 517 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed yes 399 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[5\] -fixed yes 472 154
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0 -fixed yes 857 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_23_1 -fixed yes 498 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/packet_avail_6_0_i_i_a2_0_0 -fixed yes 447 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[7\] -fixed yes 443 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1 -fixed yes 648 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_12_0_i_i_a3_0 -fixed yes 456 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[3\] -fixed yes 505 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed yes 418 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un6_apb3_reset_rs -fixed yes 518 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_1 -fixed yes 470 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2_1 -fixed yes 523 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[2\] -fixed yes 644 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed yes 396 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[5\] -fixed yes 459 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed yes 512 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed yes 409 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_am\[4\] -fixed yes 493 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed yes 376 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[4\] -fixed yes 478 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[9\] -fixed yes 369 142
set_location CommsFPGA_top_0/long_reset_cntr_3\[1\] -fixed yes 608 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/un1_TX_PreAmble_d_0_o2_0_o2_0_o2\[0\] -fixed yes 655 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_0 -fixed yes 475 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed yes 380 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[2\] -fixed yes 452 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[4\] -fixed yes 495 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[1\] -fixed yes 473 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[11\] -fixed yes 444 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2\[3\] -fixed yes 659 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[0\] -fixed yes 468 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1\[3\] -fixed yes 456 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed yes 377 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_0 -fixed yes 454 118
set_location CommsFPGA_top_0/long_reset_cntr_3\[3\] -fixed yes 613 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_4 -fixed yes 478 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed yes 478 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[8\] -fixed yes 457 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[6\] -fixed yes 441 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_6_reg_en_0_a2_4_a2_3_a2 -fixed yes 524 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_13_0_0_a2_0_0 -fixed yes 522 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[1\] -fixed yes 447 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed yes 406 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable_RNO -fixed yes 555 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed yes 526 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_2_reg_en_0_a2_0_a2_2_a2 -fixed yes 527 144
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[15\] -fixed yes 863 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[2\] -fixed yes 460 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[2\] -fixed yes 461 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed yes 408 118
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[15\] -fixed yes 871 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r -fixed yes 442 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed yes 503 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_0_1\[5\] -fixed yes 649 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed yes 429 130
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[16\] -fixed yes 864 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_6 -fixed yes 383 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed yes 508 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un6_apb3_reset -fixed yes 500 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed yes 384 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[5\] -fixed yes 425 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed yes 530 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en_RNO -fixed yes 530 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[0\] -fixed yes 474 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0_0 -fixed yes 454 123
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2 -fixed yes 859 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed yes 402 142
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0 -fixed yes 859 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed yes 384 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un69_apb3_addr_0_a2 -fixed yes 534 141
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[0\] -fixed yes 407 43
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[7\] -fixed yes 476 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_70 -fixed yes 646 120
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4\[0\] -fixed yes 407 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[6\] -fixed yes 494 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en -fixed yes 645 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[6\] -fixed yes 473 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un41_apb3_addr_0_a2 -fixed yes 544 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr_0_a2 -fixed yes 536 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed yes 699 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[4\] -fixed yes 524 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed yes 486 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[6\] -fixed yes 470 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[0\] -fixed yes 613 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[0\] -fixed yes 489 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed yes 511 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC.un16_clk1x_enable -fixed yes 437 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int -fixed yes 531 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2_1_0\[2\] -fixed yes 649 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed yes 382 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNI0SB51 -fixed yes 466 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[5\] -fixed yes 446 145
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[11\] -fixed yes 870 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[3\] -fixed yes 562 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/un1_int_reg_clr_2_i_0_0 -fixed yes 533 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[0\] -fixed yes 528 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed yes 435 112
set_location m2s010_som_sb_0/CORECONFIGP_0/psel_RNIPF3R -fixed yes 856 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[1\] -fixed yes 471 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[6\] -fixed yes 448 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2_1_0\[7\] -fixed yes 659 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[6\] -fixed yes 653 112
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed yes 410 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_0_2_RNIC7MU -fixed yes 630 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[2\] -fixed yes 421 124
set_location m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1 -fixed yes 847 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI41UJ\[8\] -fixed yes 419 42
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[3\] -fixed yes 441 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed yes 389 124
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[11\] -fixed yes 845 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[3\] -fixed yes 467 148
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed yes 442 43
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed yes 409 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed yes 396 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed yes 414 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed yes 382 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed yes 470 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed yes 516 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_d_bm\[6\] -fixed yes 507 153
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[2\] -fixed yes 386 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[3\] -fixed yes 434 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2 -fixed yes 535 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m16_i_0_0_a2_0 -fixed yes 572 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/full_r -fixed yes 405 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed yes 519 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs -fixed yes 492 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[2\] -fixed yes 452 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed yes 541 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed yes 419 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[8\] -fixed yes 567 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed yes 549 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed yes 413 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r -fixed yes 432 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1\[2\] -fixed yes 460 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed yes 415 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[14\] -fixed yes 398 43
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_set -fixed yes 462 139
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[2\] -fixed yes 854 169
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[10\] -fixed yes 872 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[1\] -fixed yes 511 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed yes 384 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[8\] -fixed yes 450 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed yes 426 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed yes 385 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[10\] -fixed yes 430 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2_1_x2_1_x2\[2\] -fixed yes 657 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[3\] -fixed yes 509 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[5\] -fixed yes 654 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed yes 379 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a3_7 -fixed yes 409 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed yes 422 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed yes 405 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed yes 417 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed yes 380 144
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[4\] -fixed yes 872 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[0\] -fixed yes 643 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a3_8 -fixed yes 412 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_1 -fixed yes 550 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed yes 506 115
set_location CoreAPB3_0/iPSELS_raw_1\[0\] -fixed yes 873 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[2\] -fixed yes 515 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed yes 391 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed yes 533 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret\[5\] -fixed yes 452 121
set_location CommsFPGA_top_0/long_reset_cntr_3\[0\] -fixed yes 609 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[5\] -fixed yes 465 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[4\] -fixed yes 509 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_14_2\[4\] -fixed yes 501 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_5 -fixed yes 432 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[2\] -fixed yes 447 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[4\] -fixed yes 446 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_0 -fixed yes 542 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed yes 402 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed yes 540 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[4\] -fixed yes 469 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[6\] -fixed yes 450 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[8\] -fixed yes 368 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[11\] -fixed yes 462 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[6\] -fixed yes 500 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[0\] -fixed yes 479 148
set_location m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel -fixed yes 862 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[10\] -fixed yes 394 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[7\] -fixed yes 439 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed yes 543 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed yes 401 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed yes 463 111
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[9\] -fixed yes 875 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[0\] -fixed yes 454 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed yes 410 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[0\] -fixed yes 470 142
set_location CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2\[1\] -fixed yes 480 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_27\[5\] -fixed yes 510 153
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[1\] -fixed yes 868 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[2\] -fixed yes 499 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[6\] -fixed yes 520 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed yes 478 106
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed yes 395 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[0\] -fixed yes 469 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed yes 542 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed yes 489 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed yes 415 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed yes 418 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[2\] -fixed yes 561 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed yes 505 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed yes 387 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[5\] -fixed yes 497 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed yes 384 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i -fixed yes 455 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[0\] -fixed yes 453 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed yes 420 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed yes 459 99
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNIUREJ1 -fixed yes 465 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[0\] -fixed yes 475 139
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[12\] -fixed yes 868 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[11\] -fixed yes 458 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2 -fixed yes 525 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_3 -fixed yes 473 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed yes 522 124
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[12\] -fixed yes 870 177
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr\[0\] -fixed yes 502 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed yes 558 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed yes 468 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[7\] -fixed yes 647 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed yes 377 127
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_1_N_3L3 -fixed yes 858 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[3\] -fixed yes 522 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/tx_crc_reset_RNI5CLE/U0_RGB1 -fixed yes 664 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[11\] -fixed yes 539 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed yes 482 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[7\] -fixed yes 491 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed yes 421 117
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[6\] -fixed yes 875 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC.un16_irx_center_sample_0_a2 -fixed yes 438 117
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed yes 859 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[3\] -fixed yes 441 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIMRBQ\[15\] -fixed yes 401 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en_RNO_0 -fixed yes 529 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[4\] -fixed yes 474 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un15_apb3_reset -fixed yes 490 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[4\] -fixed yes 444 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed yes 395 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_23_0\[2\] -fixed yes 496 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un65_apb3_addr_0_a2_0_RNIU8TB1 -fixed yes 515 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[3\] -fixed yes 456 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed yes 417 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[9\] -fixed yes 468 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[3\] -fixed yes 469 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en -fixed yes 520 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[9\] -fixed yes 464 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_1_byte_1_reg_en_20 -fixed yes 534 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_28\[1\] -fixed yes 477 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed yes 518 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a3_i\[3\] -fixed yes 434 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[0\] -fixed yes 447 145
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[2\] -fixed yes 658 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed yes 406 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed yes 419 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_8 -fixed yes 557 120
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[13\] -fixed yes 397 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m56_i_0_0_a2_0 -fixed yes 627 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13_i_0_i\[1\] -fixed yes 462 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[9\] -fixed yes 460 124
set_location m2s010_som_sb_0/CCC_0/GL0_INST -fixed yes 435 108
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[5\] -fixed yes 460 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed yes 496 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[6\] -fixed yes 462 106
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed yes 544 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed yes 430 111
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[6\] -fixed yes 868 175
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[4\] -fixed yes 871 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed yes 467 103
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed yes 408 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed yes 430 127
set_location m2s010_som_sb_0/CORECONFIGP_0/pwrite -fixed yes 857 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed yes 421 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed yes 400 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed yes 479 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed yes 404 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_4 -fixed yes 477 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[1\] -fixed yes 651 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed yes 397 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[3\] -fixed yes 486 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed yes 377 126
set_location CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2\[2\] -fixed yes 455 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_3\[4\] -fixed yes 459 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed yes 402 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[6\] -fixed yes 450 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[3\] -fixed yes 508 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed yes 528 123
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[13\] -fixed yes 869 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed yes 464 99
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[12\] -fixed yes 868 177
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[1\] -fixed yes 869 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed yes 687 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en -fixed yes 537 145
set_location m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel -fixed yes 860 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_RNO\[8\] -fixed yes 457 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_22\[6\] -fixed yes 468 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[8\] -fixed yes 455 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed yes 391 142
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1 -fixed yes 855 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1_RNO -fixed yes 628 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwe_0_a2 -fixed yes 436 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_set -fixed yes 460 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[10\] -fixed yes 450 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed yes 520 126
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[1\] -fixed yes 385 43
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed yes 373 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[2\] -fixed yes 398 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed yes 434 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4\[2\] -fixed yes 477 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed yes 419 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[5\] -fixed yes 516 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_3 -fixed yes 479 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[0\] -fixed yes 489 157
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_int_mask_reg_en -fixed yes 536 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[10\] -fixed yes 370 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed yes 535 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed yes 551 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed yes 421 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed yes 495 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_67 -fixed yes 632 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed yes 382 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed yes 482 117
set_location I_404/U0_RGB1 -fixed yes 663 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed yes 403 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed yes 509 115
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed yes 373 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m56_i_0_0_0 -fixed yes 625 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed yes 396 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[0\] -fixed yes 477 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[4\] -fixed yes 447 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed yes 496 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[0\] -fixed yes 576 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/empty_r -fixed yes 399 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[0\] -fixed yes 515 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[8\] -fixed yes 428 43
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[2\] -fixed yes 485 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed yes 428 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg_en -fixed yes 533 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1\[1\] -fixed yes 461 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed yes 500 127
set_location CommsFPGA_CCC_0/GL0_INST -fixed yes 438 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIIKI5\[5\] -fixed yes 513 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed yes 707 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[7\] -fixed yes 643 115
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[13\] -fixed yes 400 49
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[0\] -fixed yes 478 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m55_0_a3_0_a2_0_a2 -fixed yes 645 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[3\] -fixed yes 420 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[1\] -fixed yes 452 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[0\] -fixed yes 454 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[0\] -fixed yes 437 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[9\] -fixed yes 393 43
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[8\] -fixed yes 869 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[5\] -fixed yes 464 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed yes 401 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[2\] -fixed yes 644 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[0\] -fixed yes 475 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_sn_m13_0_o2_i_a2 -fixed yes 479 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[6\] -fixed yes 445 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3\[4\] -fixed yes 456 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[7\] -fixed yes 452 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en -fixed yes 541 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[0\] -fixed yes 512 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed yes 442 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_i_0_o2_0\[7\] -fixed yes 649 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[15\] -fixed yes 658 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2_1_x2_1_x2\[6\] -fixed yes 652 111
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1 -fixed yes 853 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set_RNI9HQV -fixed yes 505 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML\[1\] -fixed yes 547 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[2\] -fixed yes 446 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[9\] -fixed yes 405 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed yes 442 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed yes 394 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_1_reg_en_0_a2_2_a2_0_a2_0 -fixed yes 521 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[7\] -fixed yes 439 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed yes 486 118
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[13\] -fixed yes 858 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un101_apb3_addr_0_a2 -fixed yes 545 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC.un1_RX_packet_depthlto7_4 -fixed yes 515 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0_0_a2 -fixed yes 408 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3\[3\] -fixed yes 467 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[3\] -fixed yes 527 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[5\] -fixed yes 439 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed yes 673 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNI2KGB1 -fixed yes 441 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r -fixed yes 425 112
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PRDATA_0_ret -fixed yes 865 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[2\] -fixed yes 457 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[0\] -fixed yes 508 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[3\] -fixed yes 487 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed yes 424 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un13_apb3_addr_0_a2 -fixed yes 546 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[0\] -fixed yes 528 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[1\] -fixed yes 519 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed yes 377 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNO -fixed yes 459 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed yes 548 124
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[3\] -fixed yes 868 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un1_we_p_0_a2_0_a2 -fixed yes 491 129
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed yes 411 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un97_apb3_addr_0_a2 -fixed yes 536 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data -fixed yes 434 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed yes 428 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed yes 545 120
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[15\] -fixed yes 871 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[0\] -fixed yes 514 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[10\] -fixed yes 637 118
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO\[0\] -fixed yes 833 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed yes 386 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed yes 436 112
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed yes 372 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[0\] -fixed yes 543 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[3\] -fixed yes 465 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un2_apb3_reset_set -fixed yes 434 70
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed yes 546 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2_1_0\[6\] -fixed yes 659 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed yes 533 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed yes 469 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2_1_0\[1\] -fixed yes 651 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.op_eq.tx_state29_6 -fixed yes 594 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0_0_a2 -fixed yes 482 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed yes 427 130
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6 -fixed yes 829 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed yes 415 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[9\] -fixed yes 405 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_ss0_i_0_a2_5 -fixed yes 651 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[9\] -fixed yes 465 106
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed yes 427 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[0\] -fixed yes 625 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2_1_0\[4\] -fixed yes 650 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_0_a2 -fixed yes 631 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst -fixed yes 440 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[7\] -fixed yes 494 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1_RNI3O3L -fixed yes 652 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[1\] -fixed yes 471 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed yes 468 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[7\] -fixed yes 535 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[0\] -fixed yes 472 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_s\[3\] -fixed yes 501 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[7\] -fixed yes 459 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.MANCHESTER_OUT_5_u -fixed yes 650 120
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed yes 409 126
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_select -fixed yes 855 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[1\] -fixed yes 653 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed yes 434 121
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_63 -fixed yes 863 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_2 -fixed yes 482 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2 -fixed yes 522 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[6\] -fixed yes 480 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[3\] -fixed yes 504 139
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[15\] -fixed yes 867 177
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1 -fixed yes 662 132
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un40_sm_advance_i -fixed yes 480 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_2 -fixed yes 485 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg_en -fixed yes 531 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed yes 439 42
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_3 -fixed yes 476 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed yes 396 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[3\] -fixed yes 439 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m30_0_a2_1 -fixed yes 539 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[11\] -fixed yes 870 174
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[2\] -fixed yes 852 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_RNO\[0\] -fixed yes 518 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1.CO1 -fixed yes 443 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed yes 403 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r_RNO -fixed yes 479 135
set_location CommsFPGA_top_0/long_reset_RNIUA27 -fixed yes 447 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un14_tx_byte_cntr_0_a2_8_a2_0_5 -fixed yes 625 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[0\] -fixed yes 459 112
set_location CommsFPGA_top_0/RESET -fixed yes 485 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed yes 470 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[7\] -fixed yes 466 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed yes 439 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[0\] -fixed yes 396 121
set_location m2s010_som_sb_0/SPI_1_SS0_MX -fixed yes 866 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[6\] -fixed yes 498 145
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[0\] -fixed yes 860 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[9\] -fixed yes 645 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0\[5\] -fixed yes 450 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[3\] -fixed yes 639 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m30_0_a2 -fixed yes 532 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2\[1\] -fixed yes 656 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen -fixed yes 635 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble_34 -fixed yes 641 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_1_sqmuxa -fixed yes 468 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[11\] -fixed yes 431 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_d_am_RNO\[6\] -fixed yes 458 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIGII5\[3\] -fixed yes 869 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[1\] -fixed yes 560 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[4\] -fixed yes 459 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[6\] -fixed yes 451 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[2\] -fixed yes 627 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[11\] -fixed yes 864 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_28_RNO\[1\] -fixed yes 476 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/full_r -fixed yes 487 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed yes 538 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[10\] -fixed yes 646 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed yes 501 115
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse -fixed yes 648 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed yes 486 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[5\] -fixed yes 401 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse -fixed yes 461 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_8 -fixed yes 555 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2_3\[0\] -fixed yes 470 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int_RNO -fixed yes 531 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[3\] -fixed yes 649 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[7\] -fixed yes 659 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR.un15_int_reg_clr -fixed yes 524 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed yes 522 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed yes 551 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed yes 557 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_3\[1\] -fixed yes 461 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[2\] -fixed yes 444 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed yes 517 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[3\] -fixed yes 506 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed yes 374 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_d_ns\[7\] -fixed yes 499 153
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed yes 441 42
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[0\] -fixed yes 869 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un1_we_p_0_a2_0_a2 -fixed yes 409 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[6\] -fixed yes 642 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[1\] -fixed yes 446 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed yes 509 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en -fixed yes 517 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed yes 474 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns\[8\] -fixed yes 463 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed yes 398 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed yes 413 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en -fixed yes 480 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[3\] -fixed yes 652 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un65_apb3_addr_0_a2_0 -fixed yes 547 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_28_RNO\[2\] -fixed yes 467 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed yes 402 120
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA -fixed yes 452 108
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed yes 461 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[2\] -fixed yes 467 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[7\] -fixed yes 480 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[10\] -fixed yes 478 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[8\] -fixed yes 574 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[3\] -fixed yes 450 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed yes 413 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn -fixed yes 640 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed yes 418 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2 -fixed yes 536 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed yes 410 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed yes 393 142
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[4\] -fixed yes 854 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed yes 381 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[11\] -fixed yes 539 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[0\] -fixed yes 528 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un25_apb3_addr_0_a2_0 -fixed yes 543 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[7\] -fixed yes 486 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[0\] -fixed yes 454 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret\[8\] -fixed yes 455 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[3\] -fixed yes 448 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[2\] -fixed yes 497 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_27_10 -fixed yes 514 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_23\[7\] -fixed yes 494 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[2\] -fixed yes 445 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[1\] -fixed yes 437 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[8\] -fixed yes 464 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed yes 524 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed yes 404 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[2\] -fixed yes 658 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_5_reg_en_0_a2_0_a2_0_a2_0 -fixed yes 532 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess -fixed yes 475 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[2\] -fixed yes 398 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed yes 421 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed yes 383 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_sn_m21_i_a2 -fixed yes 504 147
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0\[1\] -fixed yes 855 171
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[4\] -fixed yes 852 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_ns\[1\] -fixed yes 501 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[6\] -fixed yes 448 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed yes 532 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[8\] -fixed yes 446 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[6\] -fixed yes 464 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed yes 381 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_14_3\[4\] -fixed yes 493 135
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[14\] -fixed yes 866 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed yes 470 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[7\] -fixed yes 462 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed yes 378 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIFHI5\[2\] -fixed yes 498 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[8\] -fixed yes 864 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[9\] -fixed yes 460 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed yes 524 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en -fixed yes 639 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/packet_avail_6_0_i_i_a2_0_6 -fixed yes 439 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed yes 489 130
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNIEI071\[13\] -fixed yes 865 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3\[6\] -fixed yes 467 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un81_apb3_addr_0_a2 -fixed yes 545 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed yes 466 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x -fixed yes 488 156
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_set -fixed yes 438 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2_i_m2_i_m2\[0\] -fixed yes 655 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed yes 373 120
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[7\] -fixed yes 873 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_9 -fixed yes 458 99
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed yes 546 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r -fixed yes 443 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed yes 476 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[2\] -fixed yes 445 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_sn_m26_i_a2_0 -fixed yes 509 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed yes 428 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[0\] -fixed yes 446 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[6\] -fixed yes 534 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un57_apb3_addr_0_a2 -fixed yes 530 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed yes 418 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed yes 420 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[1\] -fixed yes 461 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed yes 550 127
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[6\] -fixed yes 866 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[1\] -fixed yes 581 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un49_apb3_addr_0_a2 -fixed yes 547 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed yes 427 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[7\] -fixed yes 620 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg\[0\] -fixed yes 438 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int -fixed yes 496 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_3_ns\[0\] -fixed yes 460 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2\[6\] -fixed yes 655 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[6\] -fixed yes 438 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed yes 385 142
set_location CommsFPGA_top_0/long_reset_cntr\[7\] -fixed yes 607 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed yes 388 136
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[14\] -fixed yes 866 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed yes 517 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_o2 -fixed yes 513 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un21_apb3_addr_0_a2 -fixed yes 548 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[4\] -fixed yes 472 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed yes 516 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[5\] -fixed yes 450 100
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed yes 381 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2_0_a2_0_0_a2_RNIK11J2 -fixed yes 535 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[5\] -fixed yes 464 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un14_tx_byte_cntr_0_a2_8_a2_0 -fixed yes 624 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwe_0_a3_0_a2 -fixed yes 414 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[3\] -fixed yes 449 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[8\] -fixed yes 458 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[6\] -fixed yes 498 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_3_reg_en_0_a2_0_a2_1_a2 -fixed yes 531 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed yes 439 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed yes 510 115
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed yes 378 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r -fixed yes 527 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[2\] -fixed yes 432 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset -fixed yes 437 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/packet_avail_6_0_i_i_a2_0 -fixed yes 433 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[7\] -fixed yes 481 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0\[9\] -fixed yes 463 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIS4IE\[0\] -fixed yes 632 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed yes 476 103
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[4\] -fixed yes 473 154
set_location CommsFPGA_top_0/long_reset_RNO -fixed yes 614 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed yes 414 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed yes 399 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed yes 433 112
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[0\] -fixed yes 856 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_1_RNIIFJR -fixed yes 495 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed yes 464 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[1\] -fixed yes 468 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[11\] -fixed yes 591 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed yes 534 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed yes 507 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed yes 426 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[5\] -fixed yes 476 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[5\] -fixed yes 479 127
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[7\] -fixed yes 841 166
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[10\] -fixed yes 869 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[8\] -fixed yes 451 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed yes 375 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI1PDR\[6\] -fixed yes 465 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed yes 473 105
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2_1 -fixed yes 539 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed yes 375 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC.un109_apb3_addr_0_a2_0_a2 -fixed yes 542 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[2\] -fixed yes 446 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status -fixed yes 514 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed yes 423 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed yes 374 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed yes 432 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_72 -fixed yes 576 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse_d1 -fixed yes 458 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNI3NBU -fixed yes 459 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed yes 482 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed yes 423 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2_0_a2_0_a2_RNIDDPT_0 -fixed yes 546 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns\[2\] -fixed yes 432 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[1\] -fixed yes 422 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed yes 519 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[9\] -fixed yes 464 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed yes 456 100
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed yes 416 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed yes 469 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0_0_a3 -fixed yes 465 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed yes 488 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed yes 429 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[3\] -fixed yes 488 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/full_r -fixed yes 553 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNIUREJ1_0 -fixed yes 464 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[1\] -fixed yes 505 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[1\] -fixed yes 455 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed yes 485 115
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/T11.un4_fullilto10_i_a2_8 -fixed yes 405 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/NRZ_DATA_PROC.iNRZ_data_1 -fixed yes 434 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed yes 392 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[4\] -fixed yes 563 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[3\] -fixed yes 458 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[7\] -fixed yes 498 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed yes 386 48
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int -fixed yes 482 148
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7 -fixed yes 830 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_22_1_0\[6\] -fixed yes 469 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed yes 376 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed yes 482 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed yes 479 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_6_reg_en_0_a2_1_a2_0_a2 -fixed yes 506 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_12_0_i_i_a3_0_o2 -fixed yes 444 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[7\] -fixed yes 485 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[9\] -fixed yes 622 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[3\] -fixed yes 447 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC.un16_rst_0 -fixed yes 432 123
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0 -fixed yes 854 174
set_location CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2\[0\] -fixed yes 458 135
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base -fixed yes 844 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[1\] -fixed yes 506 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[2\] -fixed yes 386 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[6\] -fixed yes 490 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_23_0\[1\] -fixed yes 494 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_o2 -fixed yes 519 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed yes 521 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_4_reg_en_0_a2_1_a2_0_a2 -fixed yes 510 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[5\] -fixed yes 618 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed yes 506 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_4 -fixed yes 470 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC.un5_packet_avail_0_a3_0_a3 -fixed yes 448 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/REN_d1 -fixed yes 466 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed yes 426 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed yes 416 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed yes 467 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0 -fixed yes 487 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed yes 531 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed yes 529 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed yes 514 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[2\] -fixed yes 477 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[1\] -fixed yes 472 142
set_location CommsFPGA_top_0/BIT_CLK_RNO -fixed yes 658 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[4\] -fixed yes 489 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[6\] -fixed yes 446 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed yes 400 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable -fixed yes 555 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[4\] -fixed yes 485 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg_en -fixed yes 538 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable -fixed yes 433 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_28\[2\] -fixed yes 494 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2_0 -fixed yes 517 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNI4GH71 -fixed yes 457 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed yes 491 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3\[7\] -fixed yes 466 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_1_sqmuxa_1_i_i_a3_0_a2 -fixed yes 462 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[0\] -fixed yes 455 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed yes 465 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed yes 390 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed yes 377 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed yes 485 130
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed yes 850 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm_1_RNO\[2\] -fixed yes 498 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_6 -fixed yes 536 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[7\] -fixed yes 464 130
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_0_a3 -fixed yes 412 42
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed yes 508 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed yes 535 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed yes 385 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[0\] -fixed yes 391 49
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_24\[6\] -fixed yes 500 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[9\] -fixed yes 460 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/un9_fifo_memre_i_0_a2_0 -fixed yes 643 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_1 -fixed yes 533 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[6\] -fixed yes 438 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed yes 502 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed yes 409 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un53_apb3_addr_0_a2_0_a2 -fixed yes 535 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[0\] -fixed yes 474 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[8\] -fixed yes 588 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[7\] -fixed yes 499 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[2\] -fixed yes 440 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un3_i_0_0_i\[1\] -fixed yes 641 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[10\] -fixed yes 467 115
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[0\] -fixed yes 424 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[7\] -fixed yes 441 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3\[3\] -fixed yes 442 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[3\] -fixed yes 399 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[0\] -fixed yes 444 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[11\] -fixed yes 407 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[0\] -fixed yes 504 136
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_60 -fixed yes 856 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[12\] -fixed yes 396 43
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg_en -fixed yes 531 145
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[9\] -fixed yes 393 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_d_am\[5\] -fixed yes 509 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m38_i_0_0_a2_0 -fixed yes 556 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[3\] -fixed yes 457 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed yes 477 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed yes 542 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[7\] -fixed yes 466 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed yes 470 124
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8 -fixed yes 832 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed yes 502 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed yes 517 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_5_reg_en_0_a2_1_a2_0_a2 -fixed yes 523 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[0\] -fixed yes 643 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed yes 500 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed yes 377 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[7\] -fixed yes 427 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse -fixed yes 456 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed yes 523 127
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3\[6\] -fixed yes 853 168
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[7\] -fixed yes 867 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed yes 498 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_23_0_m2\[1\] -fixed yes 480 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed yes 470 106
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set_RNO -fixed yes 659 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[1\] -fixed yes 490 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_7 -fixed yes 488 153
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[12\] -fixed yes 870 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un17_apb3_addr_0_a2 -fixed yes 545 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed yes 491 115
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[13\] -fixed yes 868 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg_en -fixed yes 507 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[2\] -fixed yes 494 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed yes 442 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed yes 481 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed yes 422 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed yes 531 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[4\] -fixed yes 492 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_a2 -fixed yes 520 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_0 -fixed yes 473 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed yes 388 142
set_location CommsFPGA_top_0/ClkDivider\[1\] -fixed yes 621 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[0\] -fixed yes 463 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD -fixed yes 440 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un14_tx_byte_cntr_0_a2_8_a2_0_6_1 -fixed yes 626 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed yes 416 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed yes 509 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed yes 377 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0 -fixed yes 405 135
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[6\] -fixed yes 840 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed yes 541 123
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[9\] -fixed yes 871 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[7\] -fixed yes 473 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[0\] -fixed yes 446 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed yes 494 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[3\] -fixed yes 470 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed yes 489 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[2\] -fixed yes 501 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q\[1\] -fixed yes 452 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[2\] -fixed yes 459 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int -fixed yes 519 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_6 -fixed yes 554 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed yes 388 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed yes 373 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed yes 389 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0_0_a2 -fixed yes 480 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed yes 507 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIHJI5\[4\] -fixed yes 496 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_7 -fixed yes 474 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed yes 513 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed yes 525 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_1_reg_en_0_a2_2_a2_0_a2 -fixed yes 518 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed yes 706 130
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[16\] -fixed yes 864 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed yes 552 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm_1\[2\] -fixed yes 498 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[6\] -fixed yes 442 130
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[1\] -fixed yes 391 43
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base -fixed yes 843 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[0\] -fixed yes 462 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[7\] -fixed yes 465 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret\[1\] -fixed yes 448 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[0\] -fixed yes 453 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed yes 412 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed yes 437 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed yes 411 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2_1_x2_2_x2\[4\] -fixed yes 655 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un1_we_p_0_a3_0_a2 -fixed yes 490 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[1\] -fixed yes 514 151
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO -fixed yes 865 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un65_apb3_addr_0_a2 -fixed yes 538 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[4\] -fixed yes 496 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q_RNO\[9\] -fixed yes 451 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9_RNINM8S_0 -fixed yes 514 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed yes 395 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[7\] -fixed yes 466 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[6\] -fixed yes 493 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed yes 460 103
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_5 -fixed yes 610 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0_0_o3_i_a2 -fixed yes 452 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1 -fixed yes 665 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed yes 411 118
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228 -fixed yes 436 108
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed yes 379 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[7\] -fixed yes 535 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[2\] -fixed yes 477 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[4\] -fixed yes 640 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed yes 510 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[0\] -fixed yes 449 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed yes 516 120
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed yes 690 130
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/N_1052_i -fixed yes 410 42
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled -fixed yes 829 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[5\] -fixed yes 457 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[4\] -fixed yes 442 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed yes 472 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_7 -fixed yes 471 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[5\] -fixed yes 460 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_3\[6\] -fixed yes 465 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed yes 464 103
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed yes 399 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[0\] -fixed yes 463 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_219_i_0_o3_i_o2 -fixed yes 451 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed yes 562 127
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\] -fixed yes 844 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en -fixed yes 521 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[2\] -fixed yes 459 126
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2 -fixed yes 441 108
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[9\] -fixed yes 872 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNIMEE51 -fixed yes 479 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[0\] -fixed yes 397 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[3\] -fixed yes 475 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed yes 486 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust -fixed yes 437 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed yes 525 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[3\] -fixed yes 468 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNIG54T2 -fixed yes 512 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed yes 473 106
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed yes 396 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC.rx_packet_depth_status2 -fixed yes 514 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_1 -fixed yes 478 153
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[14\] -fixed yes 401 49
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.control_reg_3\[5\] -fixed yes 518 147
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7 -fixed yes 449 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[1\] -fixed yes 528 154
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed yes 379 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed yes 462 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed yes 382 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[1\] -fixed yes 450 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[6\] -fixed yes 465 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[11\] -fixed yes 653 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed yes 522 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_d_ns\[6\] -fixed yes 515 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed yes 403 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed yes 477 106
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed yes 416 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_6 -fixed yes 407 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed yes 470 102
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed yes 388 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s -fixed yes 570 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed yes 511 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed yes 380 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_2 -fixed yes 537 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed yes 438 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed yes 396 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed yes 401 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed yes 429 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed yes 385 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_o2 -fixed yes 508 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1\[4\] -fixed yes 457 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed yes 418 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed yes 525 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3\[2\] -fixed yes 441 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2_0 -fixed yes 520 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed yes 429 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[10\] -fixed yes 650 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed yes 457 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[4\] -fixed yes 478 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q\[1\] -fixed yes 450 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[10\] -fixed yes 394 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[3\] -fixed yes 442 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[5\] -fixed yes 444 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_29_d_ns\[7\] -fixed yes 489 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed yes 431 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_2 -fixed yes 485 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed yes 486 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed yes 541 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_s_10 -fixed yes 458 120
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[17\] -fixed yes 872 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed yes 461 111
set_location I_404 -fixed yes 453 108
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2_i_m2_i_m2\[1\] -fixed yes 653 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed yes 408 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[7\] -fixed yes 465 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable -fixed yes 434 118
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1 -fixed yes 662 204
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[8\] -fixed yes 404 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[7\] -fixed yes 648 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_d_bm\[5\] -fixed yes 504 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC.un1_RX_packet_depthlto7_5 -fixed yes 513 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed yes 394 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[2\] -fixed yes 646 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed yes 411 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[5\] -fixed yes 454 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed yes 701 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed yes 551 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed yes 702 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[2\] -fixed yes 462 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4\[0\] -fixed yes 384 48
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed yes 406 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_9 -fixed yes 423 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[5\] -fixed yes 510 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed yes 381 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[2\] -fixed yes 458 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed yes 395 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed yes 475 105
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc -fixed yes 842 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed yes 404 124
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4\[0\] -fixed yes 443 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_14_2\[3\] -fixed yes 492 135
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed yes 868 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[3\] -fixed yes 438 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed yes 473 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed yes 563 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed yes 467 100
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed yes 379 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIBJ7G\[0\] -fixed yes 418 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en -fixed yes 529 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[5\] -fixed yes 479 126
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst -fixed yes 503 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[0\] -fixed yes 483 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed yes 487 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[1\] -fixed yes 529 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed yes 372 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed yes 463 99
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed yes 558 126
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[1\] -fixed yes 427 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_ss0_i_0_0_1 -fixed yes 648 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse -fixed yes 434 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed yes 544 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[7\] -fixed yes 504 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed yes 428 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed yes 378 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0_0\[5\] -fixed yes 442 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[2\] -fixed yes 462 145
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1 -fixed yes 663 156
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[0\] -fixed yes 468 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[3\] -fixed yes 531 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set_RNIO7KO -fixed yes 518 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[6\] -fixed yes 631 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask -fixed yes 453 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed yes 378 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed yes 428 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/tx_crc_reset -fixed yes 503 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[5\] -fixed yes 514 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed yes 400 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNI2EM01 -fixed yes 439 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[0\] -fixed yes 437 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI7U5P\[9\] -fixed yes 388 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2\[8\] -fixed yes 448 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample -fixed yes 438 118
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1 -fixed yes 665 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm_1\[1\] -fixed yes 470 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed yes 512 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_12_0_i_i_a3_0_a2_1 -fixed yes 466 123
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[8\] -fixed yes 395 49
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNI3S732 -fixed yes 511 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[0\] -fixed yes 489 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[5\] -fixed yes 518 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en -fixed yes 535 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2_i_m2_i_m2\[5\] -fixed yes 654 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed yes 420 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2_i_m2_i_m2\[6\] -fixed yes 650 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[7\] -fixed yes 475 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[12\] -fixed yes 437 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un9_start_tx_fifo_s -fixed yes 571 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed yes 471 105
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr_RNO\[0\] -fixed yes 502 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r -fixed yes 493 124
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIEISQ\[1\] -fixed yes 387 51
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2\[7\] -fixed yes 652 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[4\] -fixed yes 483 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed yes 456 106
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[6\] -fixed yes 534 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2_0_a2_0_0_a2_RNIDDPT -fixed yes 540 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed yes 524 127
set_location CommsFPGA_top_0/RX_FIFO_UNDERRUN_set -fixed yes 495 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[0\] -fixed yes 487 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[3\] -fixed yes 491 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[1\] -fixed yes 641 118
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[11\] -fixed yes 864 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed yes 479 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed yes 523 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed yes 400 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed yes 691 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_am\[1\] -fixed yes 497 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2 -fixed yes 526 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[6\] -fixed yes 478 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[8\] -fixed yes 471 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[2\] -fixed yes 485 157
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[8\] -fixed yes 476 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret\[0\] -fixed yes 453 118
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[2\] -fixed yes 865 177
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1 -fixed yes 860 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[0\] -fixed yes 477 154
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[2\] -fixed yes 864 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[5\] -fixed yes 467 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed yes 376 139
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[14\] -fixed yes 864 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed yes 426 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed yes 423 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed yes 402 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2_0 -fixed yes 538 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed yes 470 105
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed yes 417 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed yes 395 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[1\] -fixed yes 439 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en -fixed yes 516 145
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[0\] -fixed yes 389 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt -fixed yes 468 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/REN_d1 -fixed yes 467 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[6\] -fixed yes 464 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[2\] -fixed yes 467 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[1\] -fixed yes 549 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_5 -fixed yes 375 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_8 -fixed yes 485 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_5\[0\] -fixed yes 479 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed yes 401 136
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed yes 867 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[4\] -fixed yes 460 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[5\] -fixed yes 525 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[11\] -fixed yes 479 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_2_byte_1_reg_en_16_2 -fixed yes 534 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed yes 431 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[6\] -fixed yes 426 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed yes 538 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_1 -fixed yes 462 99
set_location CommsFPGA_CCC_0/GL1_INST -fixed yes 439 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_28\[3\] -fixed yes 491 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed yes 433 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_RNO -fixed yes 475 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm\[4\] -fixed yes 491 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[10\] -fixed yes 406 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[3\] -fixed yes 628 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int -fixed yes 482 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed yes 391 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_1_0\[0\] -fixed yes 509 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed yes 513 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_RNO -fixed yes 440 123
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[9\] -fixed yes 843 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed yes 673 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed yes 392 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed yes 689 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[0\] -fixed yes 453 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed yes 693 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[6\] -fixed yes 659 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[1\] -fixed yes 476 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed yes 499 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed yes 431 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[2\] -fixed yes 526 151
set_location CommsFPGA_top_0/TX_FIFO_UNDERRUN_set -fixed yes 491 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_am\[2\] -fixed yes 502 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ\[2\] -fixed yes 496 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_6 -fixed yes 484 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[7\] -fixed yes 507 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_4 -fixed yes 472 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed yes 423 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[8\] -fixed yes 644 115
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[11\] -fixed yes 398 49
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[10\] -fixed yes 623 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0 -fixed yes 470 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed yes 396 124
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[10\] -fixed yes 871 175
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable -fixed yes 862 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed yes 470 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[2\] -fixed yes 500 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[4\] -fixed yes 535 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[5\] -fixed yes 640 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_3_reg_en_0_a2_0_a2_0_a2 -fixed yes 509 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_1 -fixed yes 484 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[5\] -fixed yes 585 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12_i_i\[0\] -fixed yes 472 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed yes 373 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[7\] -fixed yes 451 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed yes 491 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_ns\[4\] -fixed yes 492 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[2\] -fixed yes 520 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[5\] -fixed yes 533 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed yes 542 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed yes 411 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed yes 430 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[1\] -fixed yes 397 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed yes 401 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0_0_a2_1 -fixed yes 483 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed yes 527 127
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr -fixed yes 828 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[0\] -fixed yes 580 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[1\] -fixed yes 593 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed yes 422 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[3\] -fixed yes 629 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed yes 469 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed yes 396 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed yes 402 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r -fixed yes 440 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_202 -fixed yes 449 117
set_location CommsFPGA_top_0/ID_RES_DECODE_PROC.un4_id_res -fixed yes 865 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[5\] -fixed yes 512 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed yes 480 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2_i_m2_i_m2\[3\] -fixed yes 649 123
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed yes 404 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[5\] -fixed yes 506 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed yes 390 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[7\] -fixed yes 657 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed yes 516 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un29_apb3_addr_0_a2 -fixed yes 540 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNID89P\[1\] -fixed yes 547 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed yes 469 105
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[3\] -fixed yes 423 43
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_am_1\[4\] -fixed yes 489 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[5\] -fixed yes 564 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed yes 468 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed yes 498 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[6\] -fixed yes 462 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[10\] -fixed yes 538 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[8\] -fixed yes 457 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed yes 416 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed yes 402 42
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[7\] -fixed yes 867 180
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[6\] -fixed yes 866 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a2_1_0_a2 -fixed yes 550 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1 -fixed yes 483 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed yes 398 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[5\] -fixed yes 479 154
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r_RNO -fixed yes 493 123
set_location CommsFPGA_top_0/ClkDivider_RNO\[1\] -fixed yes 621 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[0\] -fixed yes 477 136
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1 -fixed yes 663 204
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed yes 527 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[3\] -fixed yes 488 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed yes 429 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse_d1 -fixed yes 456 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed yes 407 48
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNI0OFF1 -fixed yes 463 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un1_we_p_0_a2_0_a2 -fixed yes 487 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed yes 397 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.un2_re_p_i_0_o2 -fixed yes 644 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[3\] -fixed yes 448 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[7\] -fixed yes 464 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed yes 415 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[15\] -fixed yes 449 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIKUDT\[15\] -fixed yes 405 48
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed yes 504 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[3\] -fixed yes 476 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed yes 494 114
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr\[0\] -fixed yes 485 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed yes 374 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed yes 398 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed yes 547 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed yes 407 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[5\] -fixed yes 467 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/un1_int_reg_clr_2_i_0 -fixed yes 538 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[2\] -fixed yes 444 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/un9_fifo_memre_i_0_a2_0_1 -fixed yes 637 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_23_1\[7\] -fixed yes 489 150
set_location CommsFPGA_top_0/ClkDivider\[0\] -fixed yes 620 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[1\] -fixed yes 464 148
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[0\] -fixed yes 425 43
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed yes 473 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed yes 392 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[4\] -fixed yes 400 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg_en -fixed yes 509 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_8 -fixed yes 530 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[10\] -fixed yes 466 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out -fixed yes 385 49
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr_RNO\[1\] -fixed yes 486 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_12_0_i_i_a3_0_a2_0 -fixed yes 457 126
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[1\] -fixed yes 868 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line -fixed yes 514 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed yes 372 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed yes 477 105
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed yes 393 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[5\] -fixed yes 451 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[1\] -fixed yes 461 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0_a2_0_0\[9\] -fixed yes 467 123
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed yes 388 45
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed yes 664 204
set_location m2s010_som_sb_0/SPI_1_DI_MX -fixed yes 872 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIDFI5\[0\] -fixed yes 524 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed yes 528 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed yes 510 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4\[4\] -fixed yes 474 144
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1 -fixed yes 841 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed yes 519 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[3\] -fixed yes 436 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed yes 425 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[5\] -fixed yes 460 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed yes 396 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un1_sampler_clk1x_en_0_I_21_RNIQOK8 -fixed yes 456 123
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[0\] -fixed yes 443 43
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[7\] -fixed yes 403 115
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed yes 401 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[0\] -fixed yes 445 100
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed yes 423 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x4\[2\] -fixed yes 445 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed yes 432 112
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr\[1\] -fixed yes 486 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[2\] -fixed yes 374 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed yes 431 129
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed yes 374 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[5\] -fixed yes 511 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed yes 376 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[4\] -fixed yes 638 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed yes 505 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC.un16_rst -fixed yes 433 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_24_i_m3\[1\] -fixed yes 473 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed yes 692 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[4\] -fixed yes 655 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[4\] -fixed yes 461 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed yes 461 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[5\] -fixed yes 517 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed yes 475 112
set_location CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2\[3\] -fixed yes 459 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIS01B2\[10\] -fixed yes 376 120
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[5\] -fixed yes 875 171
set_location CommsFPGA_top_0/BIT_CLK -fixed yes 658 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[1\] -fixed yes 614 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3\[1\] -fixed yes 446 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[10\] -fixed yes 397 49
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed yes 384 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[0\] -fixed yes 488 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed yes 469 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret\[3\] -fixed yes 450 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_0_a2_0_a2 -fixed yes 543 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[10\] -fixed yes 452 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[4\] -fixed yes 461 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_13_0_0_a2_0_0_o2 -fixed yes 526 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[0\] -fixed yes 495 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[10\] -fixed yes 467 114
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT -fixed yes 437 108
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[14\] -fixed yes 872 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en -fixed yes 462 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_0_o2 -fixed yes 626 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI52UJ\[9\] -fixed yes 413 42
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed yes 519 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[2\] -fixed yes 422 43
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[2\] -fixed yes 502 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/TRANISTION_DETECT_SHIFTREG_PROC.un2_rst -fixed yes 442 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed yes 482 130
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[5\] -fixed yes 857 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed yes 389 130
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2 -fixed yes 852 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/packet_avail_6_0_i_i_a2_0_7 -fixed yes 450 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed yes 403 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[0\] -fixed yes 475 142
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1\[12\] -fixed yes 861 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed yes 550 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0\[0\] -fixed yes 457 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[1\] -fixed yes 397 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_am_1_RNO\[4\] -fixed yes 488 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[3\] -fixed yes 459 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed yes 394 136
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[7\] -fixed yes 874 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_3 -fixed yes 475 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2_0_0 -fixed yes 525 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd -fixed yes 538 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_0 -fixed yes 476 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m56_i_0_0_a2 -fixed yes 635 117
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed yes 851 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed yes 416 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_d_am_RNO\[5\] -fixed yes 466 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[4\] -fixed yes 647 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_6 -fixed yes 469 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed yes 395 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed yes 426 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[6\] -fixed yes 467 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[3\] -fixed yes 475 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed yes 423 130
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[7\] -fixed yes 865 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[1\] -fixed yes 510 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[8\] -fixed yes 638 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed yes 408 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[4\] -fixed yes 449 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNINPBI4 -fixed yes 537 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[2\] -fixed yes 460 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNILQBQ\[14\] -fixed yes 400 42
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed yes 398 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed yes 472 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed yes 428 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[0\] -fixed yes 478 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2_i_m2_i_m2\[2\] -fixed yes 658 123
set_location CommsFPGA_top_0/RX_FIFO_OVERFLOW_set -fixed yes 488 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed yes 520 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed yes 438 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[11\] -fixed yes 624 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_29_d_bm\[3\] -fixed yes 495 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed yes 471 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/NRZ_DATA_PROC.un18_rst -fixed yes 455 114
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[0\] -fixed yes 655 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed yes 523 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed yes 484 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed yes 411 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[4\] -fixed yes 532 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed yes 383 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed yes 490 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed yes 441 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNIL5NM -fixed yes 440 42
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[3\] -fixed yes 471 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[8\] -fixed yes 471 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[1\] -fixed yes 447 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed yes 426 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed yes 427 127
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[3\] -fixed yes 873 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[5\] -fixed yes 443 136
set_location CommsFPGA_top_0/TX_FIFO_OVERFLOW_set -fixed yes 480 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[9\] -fixed yes 648 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_RNO\[0\] -fixed yes 403 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed yes 417 42
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed yes 412 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg_en -fixed yes 541 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[2\] -fixed yes 582 121
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[6\] -fixed yes 856 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed yes 379 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed yes 426 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2\[8\] -fixed yes 656 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNI4GH71_0 -fixed yes 462 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed yes 546 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[11\] -fixed yes 467 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[2\] -fixed yes 638 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed yes 551 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed yes 422 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_lm_0\[3\] -fixed yes 459 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_3_bm\[0\] -fixed yes 462 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed yes 374 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed yes 406 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[7\] -fixed yes 512 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed yes 434 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed yes 515 130
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[4\] -fixed yes 867 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[8\] -fixed yes 392 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed yes 404 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1 -fixed yes 652 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed yes 410 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_3\[7\] -fixed yes 467 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[5\] -fixed yes 533 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2_0_x2_0_x2\[8\] -fixed yes 650 114
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed yes 378 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[1\] -fixed yes 489 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2_2_x2_0_x2\[7\] -fixed yes 648 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed yes 537 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed yes 379 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_7 -fixed yes 399 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed yes 490 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[4\] -fixed yes 436 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed yes 418 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition -fixed yes 435 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[7\] -fixed yes 445 118
set_location CommsFPGA_top_0/ClkDivider_RNO\[2\] -fixed yes 616 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[0\] -fixed yes 443 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed yes 407 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_7 -fixed yes 481 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed yes 466 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed yes 460 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed yes 471 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0 -fixed yes 415 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_2_byte_1_reg_en_16_0 -fixed yes 535 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un45_apb3_addr_0_a2 -fixed yes 539 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[10\] -fixed yes 406 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_8 -fixed yes 406 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_0_1\[3\] -fixed yes 652 117
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base -fixed yes 861 169
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[5\] -fixed yes 866 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un40_sm_advance_i_0 -fixed yes 483 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed yes 375 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed yes 386 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1 -fixed yes 628 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed yes 468 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[4\] -fixed yes 461 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed yes 476 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[0\] -fixed yes 655 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[8\] -fixed yes 428 124
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[15\] -fixed yes 866 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed yes 417 120
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed yes 390 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_817_i -fixed yes 540 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[2\] -fixed yes 525 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[0\] -fixed yes 449 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed yes 418 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed yes 405 49
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_993_i -fixed yes 461 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed yes 405 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[1\] -fixed yes 476 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed yes 694 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[5\] -fixed yes 506 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed yes 438 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all -fixed yes 437 100
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed yes 550 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed yes 408 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed yes 477 118
set_location CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC.byte_clk_en_1 -fixed yes 615 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[0\] -fixed yes 445 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en_0 -fixed yes 529 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed yes 397 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[1\] -fixed yes 529 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[1\] -fixed yes 456 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed yes 414 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[10\] -fixed yes 382 136
set_location m2s010_som_sb_0/CORECONFIGP_0/psel_RNIQRM21 -fixed yes 854 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[7\] -fixed yes 482 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed yes 425 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed yes 425 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1\[7\] -fixed yes 466 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_23_1\[3\] -fixed yes 483 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed yes 459 100
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[3\] -fixed yes 531 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_3 -fixed yes 381 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[6\] -fixed yes 512 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed yes 543 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[6\] -fixed yes 509 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_1 -fixed yes 422 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC.un2_sample_4 -fixed yes 445 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[1\] -fixed yes 493 118
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[2\] -fixed yes 856 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int -fixed yes 486 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed yes 440 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed yes 497 115
set_location m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3 -fixed yes 856 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[3\] -fixed yes 523 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIJLI5\[6\] -fixed yes 509 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[5\] -fixed yes 460 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[1\] -fixed yes 467 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed yes 398 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[8\] -fixed yes 464 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[1\] -fixed yes 421 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12_i_i\[1\] -fixed yes 474 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed yes 481 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out -fixed yes 404 43
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1 -fixed yes 853 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret\[10\] -fixed yes 458 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[7\] -fixed yes 463 106
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed yes 435 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse -fixed yes 458 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[3\] -fixed yes 375 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un14_tx_byte_cntr_0_a2_8_a2 -fixed yes 634 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed yes 384 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed yes 508 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed yes 471 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/REN_d1 -fixed yes 439 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2\[0\] -fixed yes 513 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_2_reg_en_0_a2_0_a2_0_a2 -fixed yes 507 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_m2\[5\] -fixed yes 654 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed yes 460 100
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[4\] -fixed yes 453 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed yes 373 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[6\] -fixed yes 378 136
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[4\] -fixed yes 852 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[5\] -fixed yes 467 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_0 -fixed yes 465 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.op_eq.tx_state29_7 -fixed yes 577 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_RNID0IJ -fixed yes 530 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed yes 465 112
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed yes 465 99
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_2_byte_1_reg_en_16 -fixed yes 532 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[8\] -fixed yes 450 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[8\] -fixed yes 464 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_29_d_bm_RNO\[3\] -fixed yes 499 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed yes 517 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int -fixed yes 492 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed yes 375 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed yes 380 121
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[12\] -fixed yes 846 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed yes 387 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_5 -fixed yes 520 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[4\] -fixed yes 647 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_29_d_bm\[7\] -fixed yes 481 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_i_0_a2_3\[7\] -fixed yes 659 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_29_d_ns\[3\] -fixed yes 492 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed yes 458 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_24\[7\] -fixed yes 500 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_22_RNO\[4\] -fixed yes 489 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed yes 563 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un2_re_p_i_i_a3 -fixed yes 437 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed yes 383 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed yes 685 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[10\] -fixed yes 637 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed yes 543 124
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed yes 865 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m72_i_i_a2_i -fixed yes 578 120
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[1\] -fixed yes 390 43
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[5\] -fixed yes 458 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed yes 383 145
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[15\] -fixed yes 399 43
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed yes 386 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[9\] -fixed yes 429 43
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed yes 483 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[4\] -fixed yes 424 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[6\] -fixed yes 402 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r_RNI2KGB1_0 -fixed yes 438 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed yes 547 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed yes 409 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed yes 476 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un10_clk1x_enable -fixed yes 435 114
set_location m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base -fixed yes 855 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_1 -fixed yes 478 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed yes 441 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_2 -fixed yes 535 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed yes 488 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0_a2 -fixed yes 481 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[6\] -fixed yes 442 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed yes 419 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[6\] -fixed yes 508 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed yes 391 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_0_2 -fixed yes 636 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret\[2\] -fixed yes 449 121
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[5\] -fixed yes 839 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[4\] -fixed yes 456 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[1\] -fixed yes 480 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed yes 483 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed yes 402 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[4\] -fixed yes 651 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[4\] -fixed yes 490 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed yes 407 139
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1 -fixed yes 840 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un22_sm_advance_i_0_o2_i_o3_i_i2_0_o2_i_o2 -fixed yes 463 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[4\] -fixed yes 484 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed yes 404 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed yes 372 124
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_1_N_4L6 -fixed yes 852 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_2 -fixed yes 374 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed yes 392 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RE_d1 -fixed yes 442 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[6\] -fixed yes 460 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed yes 536 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed yes 409 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[7\] -fixed yes 446 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r -fixed yes 409 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r -fixed yes 487 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[3\] -fixed yes 448 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PreAmble_d\[0\] -fixed yes 651 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_12_0_i_i_a3_0_a2_2 -fixed yes 467 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed yes 431 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en -fixed yes 475 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_29_d_bm_1_0\[7\] -fixed yes 476 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed yes 491 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed yes 491 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed yes 490 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed yes 395 142
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[5\] -fixed yes 858 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3\[5\] -fixed yes 458 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_2_RNIL9OK -fixed yes 486 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed yes 469 103
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed yes 435 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[6\] -fixed yes 481 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble -fixed yes 641 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed yes 488 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_0 -fixed yes 477 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[5\] -fixed yes 401 118
set_location CommsFPGA_top_0/bd_reset -fixed yes 852 165
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1 -fixed yes 666 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[11\] -fixed yes 407 118
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[1\] -fixed yes 869 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[0\] -fixed yes 471 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_0_RNINL6E -fixed yes 480 144
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed yes 386 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[12\] -fixed yes 453 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed yes 490 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set -fixed yes 520 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/tx_crc_reset_RNI5CLE -fixed yes 434 108
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed yes 392 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[3\] -fixed yes 645 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[12\] -fixed yes 399 49
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[5\] -fixed yes 533 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/packet_avail_6_0_i_i -fixed yes 435 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[7\] -fixed yes 379 136
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1 -fixed yes 848 166
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_ret_1 -fixed yes 867 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[6\] -fixed yes 642 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[15\] -fixed yes 439 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[5\] -fixed yes 506 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_6 -fixed yes 575 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed yes 420 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed yes 459 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s -fixed yes 571 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt -fixed yes 553 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_iidle_line -fixed yes 436 117
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[3\] -fixed yes 837 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_23\[4\] -fixed yes 495 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed yes 440 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int_RNIF9DL -fixed yes 497 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed yes 384 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed yes 398 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[1\] -fixed yes 480 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[4\] -fixed yes 476 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed yes 547 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed yes 402 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT -fixed yes 650 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un2_re_p_i_i_a3 -fixed yes 440 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed yes 393 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[1\] -fixed yes 373 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2_0_a2 -fixed yes 543 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed yes 422 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/lfsr_c_i_i\[4\] -fixed yes 444 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[6\] -fixed yes 458 145
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[2\] -fixed yes 873 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_1_0\[0\] -fixed yes 507 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/full_r -fixed yes 407 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed yes 523 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[9\] -fixed yes 636 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[1\] -fixed yes 474 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed yes 389 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed yes 482 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret\[4\] -fixed yes 451 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[4\] -fixed yes 435 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed yes 443 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4\[3\] -fixed yes 475 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed yes 413 112
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed yes 412 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un14_tx_byte_cntr_0_a2_8_a2_0_6 -fixed yes 634 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[2\] -fixed yes 658 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[3\] -fixed yes 457 130
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed yes 869 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_a2 -fixed yes 527 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed yes 382 120
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[10\] -fixed yes 871 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[4\] -fixed yes 388 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI9QDE\[9\] -fixed yes 393 45
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed yes 457 99
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[6\] -fixed yes 865 181
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[11\] -fixed yes 431 43
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[6\] -fixed yes 511 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_69 -fixed yes 629 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[5\] -fixed yes 522 148
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIDHSQ\[0\] -fixed yes 385 51
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[4\] -fixed yes 444 136
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i -fixed yes 853 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[7\] -fixed yes 573 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed yes 411 121
set_location m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa -fixed yes 859 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r -fixed yes 435 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO\[5\] -fixed yes 517 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[1\] -fixed yes 506 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed yes 388 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed yes 424 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed yes 391 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed yes 401 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed yes 428 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_3 -fixed yes 486 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[4\] -fixed yes 516 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed yes 704 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2_i_m2_i_m2\[7\] -fixed yes 657 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_3\[5\] -fixed yes 461 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed yes 385 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[4\] -fixed yes 521 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg_en -fixed yes 506 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en -fixed yes 529 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed yes 520 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[7\] -fixed yes 488 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[2\] -fixed yes 615 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[13\] -fixed yes 465 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed yes 458 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed yes 513 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed yes 521 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[0\] -fixed yes 372 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed yes 400 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed yes 384 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0 -fixed yes 553 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[5\] -fixed yes 473 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret -fixed yes 529 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en -fixed yes 447 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_1_byte_2_reg_en_20 -fixed yes 533 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[5\] -fixed yes 456 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[1\] -fixed yes 471 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed yes 390 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed yes 481 124
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[1\] -fixed yes 862 175
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[14\] -fixed yes 434 43
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed yes 433 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed yes 397 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed yes 418 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[3\] -fixed yes 399 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/un4_manches_in_dly -fixed yes 493 117
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_ret_1_RNO -fixed yes 867 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed yes 403 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[1\] -fixed yes 486 157
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_24\[3\] -fixed yes 512 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed yes 430 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_23_2 -fixed yes 503 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[2\] -fixed yes 362 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_6\[0\] -fixed yes 473 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[5\] -fixed yes 484 157
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed yes 471 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_OVERFLOW_INTR.un19_int_reg_clr -fixed yes 526 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed yes 552 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[1\] -fixed yes 465 115
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed yes 417 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed yes 461 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg_en -fixed yes 531 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed yes 443 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[4\] -fixed yes 461 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI6T5P\[8\] -fixed yes 389 51
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[6\] -fixed yes 469 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNO -fixed yes 549 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[4\] -fixed yes 457 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[4\] -fixed yes 476 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_1\[0\] -fixed yes 508 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed yes 378 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[6\] -fixed yes 467 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1\[6\] -fixed yes 458 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed yes 388 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[0\] -fixed yes 463 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed yes 397 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[1\] -fixed yes 501 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_7 -fixed yes 554 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed yes 529 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIKMI5\[7\] -fixed yes 496 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q_0_sqmuxa -fixed yes 635 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[0\] -fixed yes 453 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_6_reg_en_0_a2_1_a2_0_a2 -fixed yes 518 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[6\] -fixed yes 402 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed yes 551 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s -fixed yes 443 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[0\] -fixed yes 463 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed yes 540 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[5\] -fixed yes 630 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[4\] -fixed yes 449 138
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_1\[1\] -fixed yes 872 171
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[15\] -fixed yes 402 49
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[9\] -fixed yes 468 126
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[4\] -fixed yes 867 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg_en -fixed yes 527 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[7\] -fixed yes 503 145
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed yes 373 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_14_3\[2\] -fixed yes 494 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RE_d1 -fixed yes 459 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_a2 -fixed yes 521 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[1\] -fixed yes 447 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[1\] -fixed yes 385 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[6\] -fixed yes 520 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed yes 487 115
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[12\] -fixed yes 856 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s_0 -fixed yes 443 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[5\] -fixed yes 471 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a2_0_a2_0_a2 -fixed yes 642 120
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[1\] -fixed yes 854 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[8\] -fixed yes 455 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed yes 520 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_0_a3_0_a2 -fixed yes 462 126
set_location CommsFPGA_top_0/ClkDivider\[2\] -fixed yes 616 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_66 -fixed yes 619 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed yes 457 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm -fixed yes 433 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed yes 382 127
set_location CommsFPGA_top_0/long_reset_cntr\[6\] -fixed yes 606 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND -fixed yes 866 18
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed yes 387 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed yes 542 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNINTGL -fixed yes 403 48
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed yes 456 111
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed yes 395 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_RNO\[0\] -fixed yes 475 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[6\] -fixed yes 460 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en -fixed yes 530 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[5\] -fixed yes 467 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.mac_4_byte_6_reg_en_1 -fixed yes 540 144
set_location CommsFPGA_top_0/long_reset_cntr_3\[5\] -fixed yes 611 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[0\] -fixed yes 440 115
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[8\] -fixed yes 392 43
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1 -fixed yes 664 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15\[4\] -fixed yes 499 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[2\] -fixed yes 471 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15\[6\] -fixed yes 478 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed yes 387 142
set_location CommsFPGA_top_0/RX_FIFO_RST -fixed yes 482 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed yes 405 42
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed yes 404 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed yes 421 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_1 -fixed yes 497 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/SYNCH_PROC.un10_reset -fixed yes 478 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_RNO\[0\] -fixed yes 438 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.un2_re_p_i_0_o2_RNICFVI -fixed yes 647 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed yes 412 112
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNIPLAK -fixed yes 406 42
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed yes 497 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q\[1\] -fixed yes 476 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_29_d_am\[3\] -fixed yes 500 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_9_i_0_0_o2\[7\] -fixed yes 654 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed yes 390 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_8 -fixed yes 375 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[4\] -fixed yes 449 100
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse_d1 -fixed yes 461 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un9_tx_byte_cntr_0_a2_0_a2 -fixed yes 633 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_27\[6\] -fixed yes 511 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed yes 462 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[8\] -fixed yes 638 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[2\] -fixed yes 459 127
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_1\[0\] -fixed yes 866 171
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9 -fixed yes 448 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[4\] -fixed yes 437 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[0\] -fixed yes 492 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/full_r -fixed yes 415 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed yes 395 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[2\] -fixed yes 481 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[4\] -fixed yes 532 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en -fixed yes 518 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[3\] -fixed yes 459 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_4_reg_en_0_a2_0_a2_0_a2 -fixed yes 537 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_6 -fixed yes 490 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed yes 526 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed yes 385 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed yes 456 99
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed yes 548 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed yes 484 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed yes 405 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed yes 475 103
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[3\] -fixed yes 514 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed yes 387 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed yes 488 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed yes 410 114
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[0\] -fixed yes 858 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[12\] -fixed yes 651 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed yes 503 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed yes 483 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2_0_x2_0_x2\[3\] -fixed yes 657 117
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[15\] -fixed yes 867 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed yes 401 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_23_0_m2\[2\] -fixed yes 490 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed yes 401 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret\[6\] -fixed yes 453 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q\[1\] -fixed yes 440 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[10\] -fixed yes 869 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[1\] -fixed yes 486 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[4\] -fixed yes 494 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[7\] -fixed yes 492 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.un24_tx_dataen -fixed yes 657 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed yes 540 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[6\] -fixed yes 445 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed yes 375 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed yes 545 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un40_sm_advance_i_1 -fixed yes 474 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_RNO\[0\] -fixed yes 394 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed yes 406 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[4\] -fixed yes 499 145
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIH0GG\[14\] -fixed yes 436 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_2_byte_1_reg_en_16_1 -fixed yes 528 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed yes 415 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0_0\[4\] -fixed yes 464 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed yes 372 127
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1 -fixed yes 665 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed yes 400 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[5\] -fixed yes 449 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed yes 463 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[5\] -fixed yes 432 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed yes 474 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[6\] -fixed yes 464 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed yes 398 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 -fixed yes 444 134
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 -fixed yes 408 134
set_location m2s010_som_sb_0/CCC_0/CCC_INST -fixed yes 0 194
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 -fixed yes 672 134
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 -fixed yes 372 134
set_location CommsFPGA_CCC_0/CCC_INST -fixed yes 18 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 -fixed yes 480 134
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_390 -fixed yes 504 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_s_375 -fixed yes 480 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_0_0_wmux\[2\] -fixed yes 459 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_0_0_wmux\[7\] -fixed yes 501 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_s_389 -fixed yes 396 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux\[3\] -fixed yes 513 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed yes 384 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_s_381 -fixed yes 504 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy\[0\] -fixed yes 444 99
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed yes 408 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_0_0_wmux\[3\] -fixed yes 486 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_21_0_0_wmux\[4\] -fixed yes 468 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2\[7\] -fixed yes 558 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_0_0_wmux\[1\] -fixed yes 471 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux\[0\] -fixed yes 474 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed yes 456 102
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_21_0_0_wmux\[5\] -fixed yes 471 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_s_374 -fixed yes 456 105
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_s_382 -fixed yes 528 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed yes 528 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S\[0\] -fixed yes 627 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_0_0_wmux\[5\] -fixed yes 510 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un25_tx_byte_cntr_a_4_cry_0 -fixed yes 636 114
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_Empty_3_i_m2_0_0_wmux -fixed yes 435 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_cry_cy\[0\] -fixed yes 420 135
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_373 -fixed yes 834 165
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_i_m2_0_0_wmux\[8\] -fixed yes 444 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux\[0\] -fixed yes 477 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0 -fixed yes 453 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_s_378 -fixed yes 384 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_14_0_0_wmux\[2\] -fixed yes 456 135
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_396 -fixed yes 600 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un58_sm_advance_i_0_I_1 -fixed yes 444 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_392 -fixed yes 420 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_14_4_0_wmux\[1\] -fixed yes 432 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_394 -fixed yes 384 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[7\] -fixed yes 504 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_0_0_wmux\[6\] -fixed yes 498 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_14_0_0_wmux\[4\] -fixed yes 447 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.op_eq.tx_state29_6_RNI9SJ61 -fixed yes 579 120
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_0_0_wmux\[5\] -fixed yes 483 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un1_sampler_clk1x_en_0_I_1 -fixed yes 447 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_21_0_0_wmux\[7\] -fixed yes 486 153
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_0_0_wmux\[6\] -fixed yes 471 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9_RNIQSC51 -fixed yes 495 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_s_380 -fixed yes 528 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_cry_cy\[0\] -fixed yes 492 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_0_0_wmux\[6\] -fixed yes 462 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[5\] -fixed yes 516 147
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_0_0_wmux\[7\] -fixed yes 468 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed yes 420 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_8_2_wmux\[0\] -fixed yes 474 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_s_386 -fixed yes 384 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_s_379 -fixed yes 420 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed yes 396 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[0\] -fixed yes 507 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[4\] -fixed yes 516 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed yes 372 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un67_sm_advance_i_cry_0 -fixed yes 420 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_0_0_wmux\[2\] -fixed yes 495 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed yes 468 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[6\] -fixed yes 519 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed yes 540 126
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_OVERFLOW_3_0_0_wmux -fixed yes 489 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_21_0_0_wmux\[3\] -fixed yes 468 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_s_376 -fixed yes 468 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux\[2\] -fixed yes 501 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_s_391 -fixed yes 468 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9_RNINM8S -fixed yes 495 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_26_i_m3_0_2_wmux\[1\] -fixed yes 483 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_14_0_0_wmux\[3\] -fixed yes 486 135
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_0_0_wmux -fixed yes 432 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_cry_cy\[0\] -fixed yes 480 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_0_0_wmux\[4\] -fixed yes 495 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[1\] -fixed yes 510 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_393 -fixed yes 387 48
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r_s_387 -fixed yes 696 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_s_384 -fixed yes 420 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_0_0_wmux\[4\] -fixed yes 483 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_0_0_wmux\[7\] -fixed yes 498 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_s_377 -fixed yes 396 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_0_0_wmux\[5\] -fixed yes 456 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0 -fixed yes 447 120
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux\[0\] -fixed yes 474 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2_2_wmux\[0\] -fixed yes 468 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_s_385 -fixed yes 372 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_24_i_m3_1_2_wmux\[1\] -fixed yes 471 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_cry_cy\[0\] -fixed yes 420 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_21_i_m2_0_0_wmux\[2\] -fixed yes 471 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_s_9_395 -fixed yes 465 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_0_0_wmux\[5\] -fixed yes 507 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_0_0_wmux\[3\] -fixed yes 504 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31\[6\] -fixed yes 624 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed yes 384 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_21_0_0_wmux\[6\] -fixed yes 480 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[3\] -fixed yes 522 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_24_i_m3_0_2_wmux\[1\] -fixed yes 468 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy\[0\] -fixed yes 612 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_0_0_wmux\[6\] -fixed yes 492 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_25_0_0_wmux\[7\] -fixed yes 480 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r_s_388 -fixed yes 684 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_s_383 -fixed yes 360 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_0_0_wmux\[4\] -fixed yes 492 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[2\] -fixed yes 519 150
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\]_CFG1C_TEST -fixed yes 377 123
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\]_CFG1A_TEST -fixed yes 378 123
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\]_CFG1C_TEST -fixed yes 381 123
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\]_CFG1B_TEST -fixed yes 380 123
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\]_CFG1C_TEST -fixed yes 379 123
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\]_CFG1A_TEST -fixed yes 373 123
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\]_CFG1A_TEST -fixed yes 383 117
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\]_CFG1C_TEST -fixed yes 379 126
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\]_CFG1A_TEST -fixed yes 376 126
