example-0: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// The mux is a 4-to-1 multiplexer that chooses either a or b as its output.
	
	assign out = (sel) ? b : a;

================================================================
example-1: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out. 
// a: 4-bit input, selection sel=0
// b: 4-bit input, selection sel=1
assign out = sel ? b : a;

================================================================
example-2: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out. 
assign out = sel ? b : a;

================================================================
example-3: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = (sel) ? b : a;

================================================================
example-4: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = ( sel ) ? b : a;

================================================================
example-5: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;

================================================================
example-6: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;

================================================================
example-7: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;


================================================================
example-8: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.

================================================================
example-9: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// For each input, there will be one output.
mux mux0(
.a(a[0]),
.b(b[0]),
.sel(sel),
.out(out[0])
);
mux mux1(
.a(a[1]),
.b(b[1]),
.sel(sel),
.out(out[1])
);
mux mux2(
.a(a[2]),
.b(b[2]),
.sel(sel),
.out(out[2])
);
mux mux3(
.a(a[3]),
.b(b[3]),
.sel(sel),
.out(out[3])
);
mux mux4(
.a(a[4]),
.b(b[4]),
.sel(sel),
.out
================================================================
example-10: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// For a and b, 0 represents X and 1 represents 0.
// For out, 0 represents 0 and 1 represents X.
assign out[0] = !sel & a[0] | sel & b[0];
assign out[1] = !sel & a[1] | sel & b[1];
assign out[2] = !sel & a[2] | sel & b[2];
assign out[3] = !sel & a[3] | sel & b[3];
assign out[4] = !sel & a[4] | sel & b[4];

================================================================
example-11: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;

================================================================
example-12: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// The input mux takes in [4:0] a and b and selects one of them based on the input sel.

// Create a 4bit multiplexer
// When sel=0, assign a[0] to out[0].
// When sel=1, assign b[0] to out[0].
// Create a 32bit 2-to-1 multiplexer

assign out = (~sel & a) | (sel & b);


================================================================
example-13: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out. 
reg [4:0] out; 
always @(*) 
if (sel == 0)
 out = a; 
else
 out = b; 

================================================================
example-14: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.

================================================================
example-15: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;

================================================================
example-16: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// assign out = sel ? a : b;

// OR
// assign out = sel ? a | b : a;

// OR
// assign out = ( sel ? a | b : a ) | b;

// AND
// assign out = sel ? a & b : a;

// AND
// assign out = ( sel ? a & b : a ) & b;

// NOT
// assign out = sel ? a ~^ b : a;

// NOT
// assign out = ( sel ? a ~^ b : a ) ~^ b;

// NOR
// assign out = sel ? ~a | b : ~a;

// NOR
// assign out = ( sel ? ~a | b : ~a ) + ( a | b );

// NAND
// assign out = sel ? ~a & b :
================================================================
example-17: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
mux mux0(
.a(a[0]), .b(b[0]), 
.sel(sel), .out(out[0])
);
mux mux1(
.a(a[1]), .b(b[1]), 
.sel(sel), .out(out[1])
);
mux mux2(
.a(a[2]), .b(b[2]), 
.sel(sel), .out(out[2])
);
mux mux3(
.a(a[3]), .b(b[3]), 
.sel(sel), .out(out[3])
);

================================================================
example-18: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = (sel) ? b : a;

================================================================
example-19: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;

================================================================
example-20: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// When sel=x, assign a to out if it is 0, otherwise assign b to out.
assign out = sel ? b : a;

================================================================
example-21: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
always @(sel or a or b)
begin
	if (sel == 0)
	begin
	out = a;
	end
	else
	begin
	out = b;
	end
end

================================================================
example-22: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// The mux(a,b,sel) module takes in inputs a and b.
// The output out is then the mux for sel.
// When the mux is used, it can be assigned to multiple inputs.
// Multiple inputs can be assigned to a single output.
// mux sthe mux to take in a and b and select which input to assign to out.
// mux can take in a and b and select either of them.
// For b, the output is assigned to the output of the mux.
// For a, the output of the mux is assigned to the output.
assign out = (sel) ? b : a;

================================================================
example-23: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out. 

assign out = (sel) ? b : a;

================================================================
example-24: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;

================================================================
example-25: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.

// Internal variables
reg [4:0] out;

always @(*)
begin
	case (sel)
	0: out = a;
	1: out = b;
	endcase
end


================================================================
example-26: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;

================================================================
example-27: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// mux(a,b,sel,out);

================================================================
example-28: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel? b:a;

================================================================
example-29: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;

================================================================
example-30: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// mux_4_to_1_tb is a testbench

// Instantiate module
mux_4_to_1_tb tb();


================================================================
example-31: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = (sel) ? b : a;

================================================================
example-32: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out=(sel==0)?a:b;

================================================================
example-33: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// The line below is a multiplexer.
assign out = sel ? b : a;

================================================================
example-34: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;

================================================================
example-35: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
not (seln,sel);
and (w1,seln,a[4]);
and (w2,sel,b[4]);
or (out[4],w1,w2);

================================================================
example-36: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = (sel==0)? a : b; 

================================================================
example-37: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;

================================================================
example-38: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
mux_nand #(.W(5)) mymux(a, b, sel, out);

================================================================
example-39: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = (sel) ? b : a;

================================================================
example-40: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// each input must have a unique ID.

reg [4:0] out;
always@(a or b or sel)
begin
	
	if(sel)
	begin
	out = b;
	end
	else
	begin
	out = a;
	end
end

================================================================
example-41: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel? b : a;

================================================================
example-42: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out. 
// The mux is implemented as an n-1 to 1 mux. 
// The sel input must be 0 or 1. 
assign out = ( sel ) ? b : a ;

================================================================
example-43: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
reg [4:0] out_temp;
always @(sel)
case(sel)
0 : out_temp <= a;
1 : out_temp <= b;
endcase
assign out = out_temp;

================================================================
example-44: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.

assign out = sel ? b : a;


================================================================
example-45: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.

================================================================
example-46: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = (sel) ? b : a;

================================================================
example-47: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
assign out = sel ? b : a;

================================================================
example-48: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
// When sel=x, assign output x to out
assign out = (sel)?b:a;

================================================================
example-49: 
// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out.
reg [4:0] out;
always@(sel or a or b)
begin
case(sel)
1'b0 : out = a;
1'b1 : out = b;
endcase
end

================================================================
