Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/qqgg/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e1f68395fb5e4a219a1ab4c942d2609d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_sim_behav xil_defaultlib.miniRV_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'npc' [D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v:90]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'npc' [D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v:101]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
