Classic Timing Analyzer report for Ozy_Janus
Fri Dec 26 19:58:25 2008
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'IFCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'PCLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                 ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 9.019 ns                         ; GPIO[22]                                                                            ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 23.721 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; DEBUG_LED3                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.685 ns                        ; MCLK_12MHZ                                                                          ; CLK_MCLK                                                ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 5.110 ns                         ; CDOUT_P                                                                             ; Tx_q[0]                                                 ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; -0.503 ns ; 48.00 MHz ( period = 20.833 ns ) ; 45.79 MHz ( period = 21.838 ns ) ; CCcount[3]~_Duplicate_115                                                           ; PCC~reg0                                                ; IFCLK      ; IFCLK      ; 2            ;
; Clock Setup: 'MCLK_12MHZ'    ; 1.111 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 53.73 MHz ( period = 18.610 ns ) ; CCcount[3]~_Duplicate_115                                                           ; PCC~reg0                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 13.340 ns ; 48.00 MHz ( period = 20.833 ns ) ; 133.46 MHz ( period = 7.493 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.546 ns ; 48.00 MHz ( period = 20.833 ns ) ; 304.23 MHz ( period = 3.287 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                               ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 30.507 ns ; 12.29 MHz ( period = 81.380 ns ) ; 49.10 MHz ( period = 20.366 ns ) ; CCcount[3]~_Duplicate_115                                                           ; PCC~reg0                                                ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 30.868 ns ; 12.50 MHz ( period = 80.000 ns ) ; 54.75 MHz ( period = 18.264 ns ) ; CCcount[3]~_Duplicate_115                                                           ; PCC~reg0                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Hold: 'IFCLK'          ; -8.757 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; division:division_phoenix|quotient[3]                                               ; PCC~reg0                                                ; IFCLK      ; IFCLK      ; 1031         ;
; Clock Hold: 'CLK_12MHZ'      ; -4.117 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; AD_state[2]                                                                         ; AD_state[2]                                             ; CLK_12MHZ  ; CLK_12MHZ  ; 643          ;
; Clock Hold: 'MCLK_12MHZ'     ; -3.239 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; AD_state[2]                                                                         ; AD_state[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 485          ;
; Clock Hold: 'PCLK_12MHZ'     ; -3.066 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; AD_state[2]                                                                         ; AD_state[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 465          ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.910 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                               ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                     ;                                                         ;            ;            ; 2626         ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_h7j1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.503 ns                               ; 45.79 MHz ( period = 21.838 ns )                    ; CCcount[3]~_Duplicate_115                                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.244 ns                  ; 6.747 ns                ;
; -0.287 ns                               ; 46.72 MHz ( period = 21.406 ns )                    ; CCcount[2]~_Duplicate_114                                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.244 ns                  ; 6.531 ns                ;
; 1.042 ns                                ; 53.34 MHz ( period = 18.748 ns )                    ; CCcount[0]~_Duplicate_119                                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.245 ns                  ; 5.203 ns                ;
; 1.215 ns                                ; 54.34 MHz ( period = 18.402 ns )                    ; CCcount[0]~_Duplicate_97                                                            ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.240 ns                  ; 5.025 ns                ;
; 1.299 ns                                ; 54.84 MHz ( period = 18.234 ns )                    ; CCcount[2]                                                                          ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.244 ns                  ; 4.945 ns                ;
; 1.328 ns                                ; 55.02 MHz ( period = 18.176 ns )                    ; CCcount[0]                                                                          ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.213 ns                  ; 4.885 ns                ;
; 1.340 ns                                ; 55.09 MHz ( period = 18.152 ns )                    ; CCcount[3]                                                                          ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.244 ns                  ; 4.904 ns                ;
; 1.370 ns                                ; 55.27 MHz ( period = 18.092 ns )                    ; CCcount[0]~_Duplicate_103                                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.244 ns                  ; 4.874 ns                ;
; 1.414 ns                                ; 55.54 MHz ( period = 18.004 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.023 ns                  ; 5.609 ns                ;
; 1.425 ns                                ; 55.61 MHz ( period = 17.982 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.023 ns                  ; 5.598 ns                ;
; 1.437 ns                                ; 55.69 MHz ( period = 17.958 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.023 ns                  ; 5.586 ns                ;
; 1.470 ns                                ; 55.89 MHz ( period = 17.892 ns )                    ; CCcount[1]~_Duplicate_117                                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.245 ns                  ; 4.775 ns                ;
; 1.563 ns                                ; 56.48 MHz ( period = 17.706 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.050 ns                  ; 5.487 ns                ;
; 1.574 ns                                ; 56.55 MHz ( period = 17.684 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.050 ns                  ; 5.476 ns                ;
; 1.586 ns                                ; 56.63 MHz ( period = 17.660 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.050 ns                  ; 5.464 ns                ;
; 1.640 ns                                ; 56.97 MHz ( period = 17.552 ns )                    ; CCcount[1]~_Duplicate_121                                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.244 ns                  ; 4.604 ns                ;
; 1.708 ns                                ; 57.42 MHz ( period = 17.416 ns )                    ; CCcount[1]~_Duplicate_101                                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.263 ns                  ; 4.555 ns                ;
; 1.743 ns                                ; 57.65 MHz ( period = 17.346 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.240 ns                  ; 4.497 ns                ;
; 1.762 ns                                ; 57.78 MHz ( period = 17.308 ns )                    ; CCcount[0]~_Duplicate_113                                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.263 ns                  ; 4.501 ns                ;
; 1.790 ns                                ; 57.96 MHz ( period = 17.252 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.023 ns                  ; 5.233 ns                ;
; 1.855 ns                                ; 58.40 MHz ( period = 17.122 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.023 ns                  ; 5.168 ns                ;
; 1.874 ns                                ; 58.53 MHz ( period = 17.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.023 ns                  ; 5.149 ns                ;
; 1.899 ns                                ; 58.71 MHz ( period = 17.034 ns )                    ; CCcount[1]~_Duplicate_107                                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.240 ns                  ; 4.341 ns                ;
; 1.913 ns                                ; 58.80 MHz ( period = 17.006 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.023 ns                  ; 5.110 ns                ;
; 1.920 ns                                ; 58.85 MHz ( period = 16.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.023 ns                  ; 5.103 ns                ;
; 1.920 ns                                ; 58.85 MHz ( period = 16.992 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.240 ns                  ; 4.320 ns                ;
; 1.921 ns                                ; 58.86 MHz ( period = 16.990 ns )                    ; CCcount[1]~_Duplicate_111                                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.263 ns                  ; 4.342 ns                ;
; 1.939 ns                                ; 58.98 MHz ( period = 16.954 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.050 ns                  ; 5.111 ns                ;
; 2.004 ns                                ; 59.44 MHz ( period = 16.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.050 ns                  ; 5.046 ns                ;
; 2.023 ns                                ; 59.57 MHz ( period = 16.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.050 ns                  ; 5.027 ns                ;
; 2.036 ns                                ; 59.66 MHz ( period = 16.762 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 4.224 ns                ;
; 2.048 ns                                ; 59.75 MHz ( period = 16.736 ns )                    ; CCcount[1]~_Duplicate_107                                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.267 ns                  ; 4.219 ns                ;
; 2.062 ns                                ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.050 ns                  ; 4.988 ns                ;
; 2.069 ns                                ; 59.90 MHz ( period = 16.694 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.050 ns                  ; 4.981 ns                ;
; 2.076 ns                                ; 59.95 MHz ( period = 16.680 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.800 ns                  ; 2.724 ns                ;
; 2.095 ns                                ; 60.08 MHz ( period = 16.644 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.258 ns                  ; 4.163 ns                ;
; 2.113 ns                                ; 60.21 MHz ( period = 16.608 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.257 ns                  ; 4.144 ns                ;
; 2.115 ns                                ; 60.23 MHz ( period = 16.604 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.247 ns                  ; 4.132 ns                ;
; 2.120 ns                                ; 60.27 MHz ( period = 16.592 ns )                    ; CCcount[1]~_Duplicate_98                                                            ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.240 ns                  ; 4.120 ns                ;
; 2.142 ns                                ; 60.42 MHz ( period = 16.550 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.252 ns                  ; 4.110 ns                ;
; 2.162 ns                                ; 60.58 MHz ( period = 16.508 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.800 ns                  ; 2.638 ns                ;
; 2.209 ns                                ; 60.92 MHz ( period = 16.414 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.023 ns                  ; 4.814 ns                ;
; 2.248 ns                                ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.800 ns                  ; 2.552 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.791 ns                  ; 2.536 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.791 ns                  ; 2.536 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.811 ns                  ; 2.556 ns                ;
; 2.291 ns                                ; 61.54 MHz ( period = 16.250 ns )                    ; CCcount[0]~_Duplicate_95                                                            ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.263 ns                  ; 3.972 ns                ;
; 2.297 ns                                ; 53.95 MHz ( period = 18.536 ns )                    ; AD_state[1]                                                                         ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.179 ns                 ; 12.882 ns               ;
; 2.334 ns                                ; 61.87 MHz ( period = 16.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.800 ns                  ; 2.466 ns                ;
; 2.343 ns                                ; 61.93 MHz ( period = 16.146 ns )                    ; CCcount[0]~_Duplicate_109                                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.240 ns                  ; 3.897 ns                ;
; 2.343 ns                                ; 61.93 MHz ( period = 16.146 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.023 ns                  ; 4.680 ns                ;
; 2.358 ns                                ; 62.05 MHz ( period = 16.116 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.050 ns                  ; 4.692 ns                ;
; 2.360 ns                                ; 62.07 MHz ( period = 16.112 ns )                    ; CCcount[5]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.249 ns                  ; 3.889 ns                ;
; 2.396 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.241 ns                  ; 3.845 ns                ;
; 2.420 ns                                ; 62.53 MHz ( period = 15.992 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.800 ns                  ; 2.380 ns                ;
; 2.445 ns                                ; 62.72 MHz ( period = 15.944 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.206 ns                  ; 3.761 ns                ;
; 2.449 ns                                ; 62.75 MHz ( period = 15.936 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.208 ns                  ; 3.759 ns                ;
; 2.462 ns                                ; 62.85 MHz ( period = 15.910 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.227 ns                  ; 3.765 ns                ;
; 2.469 ns                                ; 62.92 MHz ( period = 15.894 ns )                    ; CCcount[5]                                                                          ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.222 ns                  ; 3.753 ns                ;
; 2.476 ns                                ; 62.96 MHz ( period = 15.882 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.249 ns                  ; 3.773 ns                ;
; 2.486 ns                                ; 63.04 MHz ( period = 15.862 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.254 ns                  ; 3.768 ns                ;
; 2.492 ns                                ; 63.10 MHz ( period = 15.848 ns )                    ; CCcount[0]~_Duplicate_109                                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.267 ns                  ; 3.775 ns                ;
; 2.492 ns                                ; 63.10 MHz ( period = 15.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.050 ns                  ; 4.558 ns                ;
; 2.494 ns                                ; 63.11 MHz ( period = 15.846 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.244 ns                  ; 3.750 ns                ;
; 2.498 ns                                ; 63.14 MHz ( period = 15.838 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.258 ns                  ; 3.760 ns                ;
; 2.506 ns                                ; 63.21 MHz ( period = 15.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.800 ns                  ; 2.294 ns                ;
; 2.509 ns                                ; 63.23 MHz ( period = 15.816 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.225 ns                  ; 3.716 ns                ;
; 2.518 ns                                ; 63.30 MHz ( period = 15.798 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.239 ns                  ; 3.721 ns                ;
; 2.545 ns                                ; 63.52 MHz ( period = 15.744 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.230 ns                  ; 3.685 ns                ;
; 2.582 ns                                ; 54.79 MHz ( period = 18.251 ns )                    ; AD_state[1]                                                                         ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.187 ns                 ; 12.605 ns               ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.590 ns                                ; 63.88 MHz ( period = 15.654 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.217 ns                  ; 3.627 ns                ;
; 2.591 ns                                ; 63.89 MHz ( period = 15.652 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[6]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.647 ns                ;
; 2.591 ns                                ; 63.89 MHz ( period = 15.652 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.647 ns                ;
; 2.591 ns                                ; 63.89 MHz ( period = 15.652 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.647 ns                ;
; 2.591 ns                                ; 63.89 MHz ( period = 15.652 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.647 ns                ;
; 2.592 ns                                ; 63.91 MHz ( period = 15.648 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.800 ns                  ; 2.208 ns                ;
; 2.598 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.240 ns                  ; 3.642 ns                ;
; 2.598 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.240 ns                  ; 3.642 ns                ;
; 2.598 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[3]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.240 ns                  ; 3.642 ns                ;
; 2.598 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.240 ns                  ; 3.642 ns                ;
; 2.598 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.240 ns                  ; 3.642 ns                ;
; 2.598 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[7]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.240 ns                  ; 3.642 ns                ;
; 2.598 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[11]                                                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.240 ns                  ; 3.642 ns                ;
; 2.598 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[9]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.240 ns                  ; 3.642 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.626 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.219 ns                  ; 3.593 ns                ;
; 2.628 ns                                ; 64.20 MHz ( period = 15.576 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; fifo_enable                                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.240 ns                  ; 3.612 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.807 ns                  ; 2.171 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.807 ns                  ; 2.171 ns                ;
; 2.636 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.827 ns                  ; 2.191 ns                ;
; 2.638 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; CCcount[4]~_Duplicate_99                                                            ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.249 ns                  ; 3.611 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.639 ns                                ; 64.28 MHz ( period = 15.556 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.238 ns                  ; 3.599 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; fifo_enable~_Duplicate_12                                                                                                                                ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.231 ns                  ; 3.581 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.660 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.260 ns                  ; 3.600 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.677 ns                                ; 64.60 MHz ( period = 15.480 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.255 ns                  ; 3.578 ns                ;
; 2.695 ns                                ; 64.75 MHz ( period = 15.444 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.229 ns                  ; 3.534 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.829 ns                  ; 2.110 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.829 ns                  ; 2.110 ns                ;
; 2.719 ns                                ; 64.96 MHz ( period = 15.394 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.849 ns                  ; 2.130 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.826 ns                  ; 2.094 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.826 ns                  ; 2.094 ns                ;
; 2.732 ns                                ; 65.07 MHz ( period = 15.368 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 4.846 ns                  ; 2.114 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 30.507 ns                               ; 49.10 MHz ( period = 20.366 ns )                    ; CCcount[3]~_Duplicate_115                                                           ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.254 ns                 ; 6.747 ns                ;
; 30.723 ns                               ; 50.17 MHz ( period = 19.934 ns )                    ; CCcount[2]~_Duplicate_114                                                           ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.254 ns                 ; 6.531 ns                ;
; 32.052 ns                               ; 57.88 MHz ( period = 17.276 ns )                    ; CCcount[0]~_Duplicate_119                                                           ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.255 ns                 ; 5.203 ns                ;
; 32.225 ns                               ; 59.07 MHz ( period = 16.930 ns )                    ; CCcount[0]~_Duplicate_97                                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.250 ns                 ; 5.025 ns                ;
; 32.309 ns                               ; 59.66 MHz ( period = 16.762 ns )                    ; CCcount[2]                                                                          ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.254 ns                 ; 4.945 ns                ;
; 32.338 ns                               ; 59.87 MHz ( period = 16.704 ns )                    ; CCcount[0]                                                                          ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.223 ns                 ; 4.885 ns                ;
; 32.350 ns                               ; 59.95 MHz ( period = 16.680 ns )                    ; CCcount[3]                                                                          ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.254 ns                 ; 4.904 ns                ;
; 32.380 ns                               ; 60.17 MHz ( period = 16.620 ns )                    ; CCcount[0]~_Duplicate_103                                                           ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.254 ns                 ; 4.874 ns                ;
; 32.424 ns                               ; 60.49 MHz ( period = 16.532 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.033 ns                 ; 5.609 ns                ;
; 32.435 ns                               ; 60.57 MHz ( period = 16.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.033 ns                 ; 5.598 ns                ;
; 32.447 ns                               ; 60.66 MHz ( period = 16.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.033 ns                 ; 5.586 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; CCcount[1]~_Duplicate_117                                                           ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.255 ns                 ; 4.775 ns                ;
; 32.573 ns                               ; 61.60 MHz ( period = 16.234 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.060 ns                 ; 5.487 ns                ;
; 32.584 ns                               ; 61.68 MHz ( period = 16.212 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.060 ns                 ; 5.476 ns                ;
; 32.596 ns                               ; 61.77 MHz ( period = 16.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.060 ns                 ; 5.464 ns                ;
; 32.650 ns                               ; 62.19 MHz ( period = 16.080 ns )                    ; CCcount[1]~_Duplicate_121                                                           ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.254 ns                 ; 4.604 ns                ;
; 32.718 ns                               ; 62.72 MHz ( period = 15.944 ns )                    ; CCcount[1]~_Duplicate_101                                                           ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.273 ns                 ; 4.555 ns                ;
; 32.753 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.250 ns                 ; 4.497 ns                ;
; 32.772 ns                               ; 63.15 MHz ( period = 15.836 ns )                    ; CCcount[0]~_Duplicate_113                                                           ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.273 ns                 ; 4.501 ns                ;
; 32.800 ns                               ; 63.37 MHz ( period = 15.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.033 ns                 ; 5.233 ns                ;
; 32.865 ns                               ; 63.90 MHz ( period = 15.650 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.033 ns                 ; 5.168 ns                ;
; 32.884 ns                               ; 64.05 MHz ( period = 15.612 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.033 ns                 ; 5.149 ns                ;
; 32.909 ns                               ; 64.26 MHz ( period = 15.562 ns )                    ; CCcount[1]~_Duplicate_107                                                           ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.250 ns                 ; 4.341 ns                ;
; 32.923 ns                               ; 64.37 MHz ( period = 15.534 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.033 ns                 ; 5.110 ns                ;
; 32.930 ns                               ; 64.43 MHz ( period = 15.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.033 ns                 ; 5.103 ns                ;
; 32.930 ns                               ; 64.43 MHz ( period = 15.520 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.250 ns                 ; 4.320 ns                ;
; 32.931 ns                               ; 64.44 MHz ( period = 15.518 ns )                    ; CCcount[1]~_Duplicate_111                                                           ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.273 ns                 ; 4.342 ns                ;
; 32.949 ns                               ; 64.59 MHz ( period = 15.482 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.060 ns                 ; 5.111 ns                ;
; 33.014 ns                               ; 65.14 MHz ( period = 15.352 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.060 ns                 ; 5.046 ns                ;
; 33.033 ns                               ; 65.30 MHz ( period = 15.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.060 ns                 ; 5.027 ns                ;
; 33.045 ns                               ; 65.40 MHz ( period = 15.290 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 4.224 ns                ;
; 33.058 ns                               ; 65.51 MHz ( period = 15.264 ns )                    ; CCcount[1]~_Duplicate_107                                                           ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.277 ns                 ; 4.219 ns                ;
; 33.072 ns                               ; 65.63 MHz ( period = 15.236 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.060 ns                 ; 4.988 ns                ;
; 33.079 ns                               ; 65.69 MHz ( period = 15.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.060 ns                 ; 4.981 ns                ;
; 33.086 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.810 ns                 ; 2.724 ns                ;
; 33.104 ns                               ; 65.91 MHz ( period = 15.172 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.267 ns                 ; 4.163 ns                ;
; 33.122 ns                               ; 66.07 MHz ( period = 15.136 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.266 ns                 ; 4.144 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.256 ns                 ; 4.132 ns                ;
; 33.130 ns                               ; 66.14 MHz ( period = 15.120 ns )                    ; CCcount[1]~_Duplicate_98                                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.250 ns                 ; 4.120 ns                ;
; 33.151 ns                               ; 66.32 MHz ( period = 15.078 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.261 ns                 ; 4.110 ns                ;
; 33.172 ns                               ; 66.51 MHz ( period = 15.036 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.810 ns                 ; 2.638 ns                ;
; 33.219 ns                               ; 66.93 MHz ( period = 14.942 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.033 ns                 ; 4.814 ns                ;
; 33.258 ns                               ; 67.28 MHz ( period = 14.864 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.810 ns                 ; 2.552 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.801 ns                 ; 2.536 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.801 ns                 ; 2.536 ns                ;
; 33.265 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.821 ns                 ; 2.556 ns                ;
; 33.301 ns                               ; 67.67 MHz ( period = 14.778 ns )                    ; CCcount[0]~_Duplicate_95                                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.273 ns                 ; 3.972 ns                ;
; 33.344 ns                               ; 68.06 MHz ( period = 14.692 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.810 ns                 ; 2.466 ns                ;
; 33.353 ns                               ; 68.15 MHz ( period = 14.674 ns )                    ; CCcount[0]~_Duplicate_109                                                           ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.250 ns                 ; 3.897 ns                ;
; 33.353 ns                               ; 68.15 MHz ( period = 14.674 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.033 ns                 ; 4.680 ns                ;
; 33.368 ns                               ; 68.29 MHz ( period = 14.644 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.060 ns                 ; 4.692 ns                ;
; 33.370 ns                               ; 68.31 MHz ( period = 14.640 ns )                    ; CCcount[5]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.259 ns                 ; 3.889 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.251 ns                 ; 3.845 ns                ;
; 33.430 ns                               ; 68.87 MHz ( period = 14.520 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.810 ns                 ; 2.380 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.215 ns                 ; 3.761 ns                ;
; 33.458 ns                               ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.217 ns                 ; 3.759 ns                ;
; 33.471 ns                               ; 69.26 MHz ( period = 14.438 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.236 ns                 ; 3.765 ns                ;
; 33.479 ns                               ; 69.34 MHz ( period = 14.422 ns )                    ; CCcount[5]                                                                          ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.232 ns                 ; 3.753 ns                ;
; 33.485 ns                               ; 69.40 MHz ( period = 14.410 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.258 ns                 ; 3.773 ns                ;
; 33.495 ns                               ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.263 ns                 ; 3.768 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; CCcount[0]~_Duplicate_109                                                           ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.277 ns                 ; 3.775 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.060 ns                 ; 4.558 ns                ;
; 33.503 ns                               ; 69.57 MHz ( period = 14.374 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.253 ns                 ; 3.750 ns                ;
; 33.507 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.267 ns                 ; 3.760 ns                ;
; 33.516 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.810 ns                 ; 2.294 ns                ;
; 33.518 ns                               ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.234 ns                 ; 3.716 ns                ;
; 33.527 ns                               ; 69.80 MHz ( period = 14.326 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.248 ns                 ; 3.721 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.239 ns                 ; 3.685 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.226 ns                 ; 3.627 ns                ;
; 33.600 ns                               ; 70.52 MHz ( period = 14.180 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[6]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.647 ns                ;
; 33.600 ns                               ; 70.52 MHz ( period = 14.180 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.647 ns                ;
; 33.600 ns                               ; 70.52 MHz ( period = 14.180 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.647 ns                ;
; 33.600 ns                               ; 70.52 MHz ( period = 14.180 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.647 ns                ;
; 33.602 ns                               ; 70.54 MHz ( period = 14.176 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.810 ns                 ; 2.208 ns                ;
; 33.607 ns                               ; 70.59 MHz ( period = 14.166 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.249 ns                 ; 3.642 ns                ;
; 33.607 ns                               ; 70.59 MHz ( period = 14.166 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.249 ns                 ; 3.642 ns                ;
; 33.607 ns                               ; 70.59 MHz ( period = 14.166 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[3]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.249 ns                 ; 3.642 ns                ;
; 33.607 ns                               ; 70.59 MHz ( period = 14.166 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.249 ns                 ; 3.642 ns                ;
; 33.607 ns                               ; 70.59 MHz ( period = 14.166 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.249 ns                 ; 3.642 ns                ;
; 33.607 ns                               ; 70.59 MHz ( period = 14.166 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[7]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.249 ns                 ; 3.642 ns                ;
; 33.607 ns                               ; 70.59 MHz ( period = 14.166 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[11]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.249 ns                 ; 3.642 ns                ;
; 33.607 ns                               ; 70.59 MHz ( period = 14.166 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[9]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.249 ns                 ; 3.642 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.635 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.228 ns                 ; 3.593 ns                ;
; 33.638 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; fifo_enable                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.250 ns                 ; 3.612 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.817 ns                 ; 2.171 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.817 ns                 ; 2.171 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.837 ns                 ; 2.191 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; CCcount[4]~_Duplicate_99                                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.259 ns                 ; 3.611 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.648 ns                               ; 71.00 MHz ( period = 14.084 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.247 ns                 ; 3.599 ns                ;
; 33.660 ns                               ; 71.12 MHz ( period = 14.060 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; fifo_enable~_Duplicate_12                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.241 ns                 ; 3.581 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.669 ns                               ; 71.21 MHz ( period = 14.042 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.269 ns                 ; 3.600 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.686 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.264 ns                 ; 3.578 ns                ;
; 33.704 ns                               ; 71.57 MHz ( period = 13.972 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.238 ns                 ; 3.534 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.839 ns                 ; 2.110 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.839 ns                 ; 2.110 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.859 ns                 ; 2.130 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.836 ns                 ; 2.094 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.836 ns                 ; 2.094 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_12                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.836 ns                 ; 2.094 ns                ;
; 33.742 ns                               ; 71.96 MHz ( period = 13.896 ns )                    ; Tx_fifo_enable~_Duplicate_12                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.856 ns                 ; 2.114 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 30.868 ns                               ; 54.75 MHz ( period = 18.264 ns )                    ; CCcount[3]~_Duplicate_115                                                           ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.615 ns                 ; 6.747 ns                ;
; 31.084 ns                               ; 56.08 MHz ( period = 17.832 ns )                    ; CCcount[2]~_Duplicate_114                                                           ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.615 ns                 ; 6.531 ns                ;
; 32.413 ns                               ; 65.90 MHz ( period = 15.174 ns )                    ; CCcount[0]~_Duplicate_119                                                           ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.616 ns                 ; 5.203 ns                ;
; 32.586 ns                               ; 67.44 MHz ( period = 14.828 ns )                    ; CCcount[0]~_Duplicate_97                                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.611 ns                 ; 5.025 ns                ;
; 32.670 ns                               ; 68.21 MHz ( period = 14.660 ns )                    ; CCcount[2]                                                                          ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.615 ns                 ; 4.945 ns                ;
; 32.699 ns                               ; 68.48 MHz ( period = 14.602 ns )                    ; CCcount[0]                                                                          ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.584 ns                 ; 4.885 ns                ;
; 32.711 ns                               ; 68.60 MHz ( period = 14.578 ns )                    ; CCcount[3]                                                                          ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.615 ns                 ; 4.904 ns                ;
; 32.741 ns                               ; 68.88 MHz ( period = 14.518 ns )                    ; CCcount[0]~_Duplicate_103                                                           ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.615 ns                 ; 4.874 ns                ;
; 32.785 ns                               ; 69.30 MHz ( period = 14.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.394 ns                 ; 5.609 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.394 ns                 ; 5.598 ns                ;
; 32.808 ns                               ; 69.52 MHz ( period = 14.384 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.394 ns                 ; 5.586 ns                ;
; 32.841 ns                               ; 69.84 MHz ( period = 14.318 ns )                    ; CCcount[1]~_Duplicate_117                                                           ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.616 ns                 ; 4.775 ns                ;
; 32.934 ns                               ; 70.76 MHz ( period = 14.132 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.421 ns                 ; 5.487 ns                ;
; 32.945 ns                               ; 70.87 MHz ( period = 14.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.421 ns                 ; 5.476 ns                ;
; 32.957 ns                               ; 70.99 MHz ( period = 14.086 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.421 ns                 ; 5.464 ns                ;
; 33.011 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; CCcount[1]~_Duplicate_121                                                           ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.615 ns                 ; 4.604 ns                ;
; 33.079 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; CCcount[1]~_Duplicate_101                                                           ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.634 ns                 ; 4.555 ns                ;
; 33.114 ns                               ; 72.61 MHz ( period = 13.772 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.611 ns                 ; 4.497 ns                ;
; 33.133 ns                               ; 72.81 MHz ( period = 13.734 ns )                    ; CCcount[0]~_Duplicate_113                                                           ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.634 ns                 ; 4.501 ns                ;
; 33.161 ns                               ; 73.11 MHz ( period = 13.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.394 ns                 ; 5.233 ns                ;
; 33.226 ns                               ; 73.81 MHz ( period = 13.548 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.394 ns                 ; 5.168 ns                ;
; 33.245 ns                               ; 74.02 MHz ( period = 13.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.394 ns                 ; 5.149 ns                ;
; 33.270 ns                               ; 74.29 MHz ( period = 13.460 ns )                    ; CCcount[1]~_Duplicate_107                                                           ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.611 ns                 ; 4.341 ns                ;
; 33.284 ns                               ; 74.45 MHz ( period = 13.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.394 ns                 ; 5.110 ns                ;
; 33.291 ns                               ; 74.53 MHz ( period = 13.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.394 ns                 ; 5.103 ns                ;
; 33.291 ns                               ; 74.53 MHz ( period = 13.418 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.611 ns                 ; 4.320 ns                ;
; 33.292 ns                               ; 74.54 MHz ( period = 13.416 ns )                    ; CCcount[1]~_Duplicate_111                                                           ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.634 ns                 ; 4.342 ns                ;
; 33.310 ns                               ; 74.74 MHz ( period = 13.380 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.421 ns                 ; 5.111 ns                ;
; 33.375 ns                               ; 75.47 MHz ( period = 13.250 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.421 ns                 ; 5.046 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.421 ns                 ; 5.027 ns                ;
; 33.406 ns                               ; 75.83 MHz ( period = 13.188 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 4.224 ns                ;
; 33.419 ns                               ; 75.98 MHz ( period = 13.162 ns )                    ; CCcount[1]~_Duplicate_107                                                           ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.638 ns                 ; 4.219 ns                ;
; 33.433 ns                               ; 76.14 MHz ( period = 13.134 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.421 ns                 ; 4.988 ns                ;
; 33.440 ns                               ; 76.22 MHz ( period = 13.120 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.421 ns                 ; 4.981 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.171 ns                 ; 2.724 ns                ;
; 33.465 ns                               ; 76.51 MHz ( period = 13.070 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.628 ns                 ; 4.163 ns                ;
; 33.483 ns                               ; 76.72 MHz ( period = 13.034 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.627 ns                 ; 4.144 ns                ;
; 33.485 ns                               ; 76.75 MHz ( period = 13.030 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.617 ns                 ; 4.132 ns                ;
; 33.491 ns                               ; 76.82 MHz ( period = 13.018 ns )                    ; CCcount[1]~_Duplicate_98                                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.611 ns                 ; 4.120 ns                ;
; 33.512 ns                               ; 77.07 MHz ( period = 12.976 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.622 ns                 ; 4.110 ns                ;
; 33.533 ns                               ; 77.32 MHz ( period = 12.934 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.171 ns                 ; 2.638 ns                ;
; 33.580 ns                               ; 77.88 MHz ( period = 12.840 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.394 ns                 ; 4.814 ns                ;
; 33.619 ns                               ; 78.36 MHz ( period = 12.762 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.171 ns                 ; 2.552 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.162 ns                 ; 2.536 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.162 ns                 ; 2.536 ns                ;
; 33.626 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.182 ns                 ; 2.556 ns                ;
; 33.662 ns                               ; 78.89 MHz ( period = 12.676 ns )                    ; CCcount[0]~_Duplicate_95                                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.634 ns                 ; 3.972 ns                ;
; 33.705 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.171 ns                 ; 2.466 ns                ;
; 33.714 ns                               ; 79.54 MHz ( period = 12.572 ns )                    ; CCcount[0]~_Duplicate_109                                                           ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.611 ns                 ; 3.897 ns                ;
; 33.714 ns                               ; 79.54 MHz ( period = 12.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.394 ns                 ; 4.680 ns                ;
; 33.729 ns                               ; 79.73 MHz ( period = 12.542 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.421 ns                 ; 4.692 ns                ;
; 33.731 ns                               ; 79.76 MHz ( period = 12.538 ns )                    ; CCcount[5]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.620 ns                 ; 3.889 ns                ;
; 33.767 ns                               ; 80.22 MHz ( period = 12.466 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.612 ns                 ; 3.845 ns                ;
; 33.791 ns                               ; 80.53 MHz ( period = 12.418 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.171 ns                 ; 2.380 ns                ;
; 33.815 ns                               ; 80.84 MHz ( period = 12.370 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.576 ns                 ; 3.761 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.578 ns                 ; 3.759 ns                ;
; 33.832 ns                               ; 81.06 MHz ( period = 12.336 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.597 ns                 ; 3.765 ns                ;
; 33.840 ns                               ; 81.17 MHz ( period = 12.320 ns )                    ; CCcount[5]                                                                          ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.593 ns                 ; 3.753 ns                ;
; 33.846 ns                               ; 81.25 MHz ( period = 12.308 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.619 ns                 ; 3.773 ns                ;
; 33.856 ns                               ; 81.38 MHz ( period = 12.288 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.624 ns                 ; 3.768 ns                ;
; 33.863 ns                               ; 81.47 MHz ( period = 12.274 ns )                    ; CCcount[0]~_Duplicate_109                                                           ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.638 ns                 ; 3.775 ns                ;
; 33.863 ns                               ; 81.47 MHz ( period = 12.274 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.421 ns                 ; 4.558 ns                ;
; 33.864 ns                               ; 81.49 MHz ( period = 12.272 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.614 ns                 ; 3.750 ns                ;
; 33.868 ns                               ; 81.54 MHz ( period = 12.264 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.628 ns                 ; 3.760 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.171 ns                 ; 2.294 ns                ;
; 33.879 ns                               ; 81.69 MHz ( period = 12.242 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.595 ns                 ; 3.716 ns                ;
; 33.888 ns                               ; 81.81 MHz ( period = 12.224 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.609 ns                 ; 3.721 ns                ;
; 33.915 ns                               ; 82.17 MHz ( period = 12.170 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.600 ns                 ; 3.685 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.587 ns                 ; 3.627 ns                ;
; 33.961 ns                               ; 82.80 MHz ( period = 12.078 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[6]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.647 ns                ;
; 33.961 ns                               ; 82.80 MHz ( period = 12.078 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.647 ns                ;
; 33.961 ns                               ; 82.80 MHz ( period = 12.078 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.647 ns                ;
; 33.961 ns                               ; 82.80 MHz ( period = 12.078 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.647 ns                ;
; 33.963 ns                               ; 82.82 MHz ( period = 12.074 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.171 ns                 ; 2.208 ns                ;
; 33.968 ns                               ; 82.89 MHz ( period = 12.064 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.610 ns                 ; 3.642 ns                ;
; 33.968 ns                               ; 82.89 MHz ( period = 12.064 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.610 ns                 ; 3.642 ns                ;
; 33.968 ns                               ; 82.89 MHz ( period = 12.064 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[3]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.610 ns                 ; 3.642 ns                ;
; 33.968 ns                               ; 82.89 MHz ( period = 12.064 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.610 ns                 ; 3.642 ns                ;
; 33.968 ns                               ; 82.89 MHz ( period = 12.064 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.610 ns                 ; 3.642 ns                ;
; 33.968 ns                               ; 82.89 MHz ( period = 12.064 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[7]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.610 ns                 ; 3.642 ns                ;
; 33.968 ns                               ; 82.89 MHz ( period = 12.064 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[11]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.610 ns                 ; 3.642 ns                ;
; 33.968 ns                               ; 82.89 MHz ( period = 12.064 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[9]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.610 ns                 ; 3.642 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.589 ns                 ; 3.593 ns                ;
; 33.999 ns                               ; 83.32 MHz ( period = 12.002 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; fifo_enable                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.611 ns                 ; 3.612 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.178 ns                 ; 2.171 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.178 ns                 ; 2.171 ns                ;
; 34.007 ns                               ; 83.43 MHz ( period = 11.986 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.198 ns                 ; 2.191 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; CCcount[4]~_Duplicate_99                                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.620 ns                 ; 3.611 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.608 ns                 ; 3.599 ns                ;
; 34.021 ns                               ; 83.63 MHz ( period = 11.958 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; fifo_enable~_Duplicate_12                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.602 ns                 ; 3.581 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.030 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.630 ns                 ; 3.600 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.047 ns                               ; 83.99 MHz ( period = 11.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.625 ns                 ; 3.578 ns                ;
; 34.065 ns                               ; 84.25 MHz ( period = 11.870 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.599 ns                 ; 3.534 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.200 ns                 ; 2.110 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.200 ns                 ; 2.110 ns                ;
; 34.090 ns                               ; 84.60 MHz ( period = 11.820 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.220 ns                 ; 2.130 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.197 ns                 ; 2.094 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.197 ns                 ; 2.094 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_12                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.197 ns                 ; 2.094 ns                ;
; 34.103 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; Tx_fifo_enable~_Duplicate_12                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.217 ns                 ; 2.114 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 1.111 ns                                ; 53.73 MHz ( period = 18.610 ns )                    ; CCcount[3]~_Duplicate_115                                                           ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.858 ns                  ; 6.747 ns                ;
; 1.327 ns                                ; 55.01 MHz ( period = 18.178 ns )                    ; CCcount[2]~_Duplicate_114                                                           ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.858 ns                  ; 6.531 ns                ;
; 2.656 ns                                ; 64.43 MHz ( period = 15.520 ns )                    ; CCcount[0]~_Duplicate_119                                                           ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.859 ns                  ; 5.203 ns                ;
; 2.829 ns                                ; 65.90 MHz ( period = 15.174 ns )                    ; CCcount[0]~_Duplicate_97                                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.854 ns                  ; 5.025 ns                ;
; 2.913 ns                                ; 66.64 MHz ( period = 15.006 ns )                    ; CCcount[2]                                                                          ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.858 ns                  ; 4.945 ns                ;
; 2.942 ns                                ; 66.90 MHz ( period = 14.948 ns )                    ; CCcount[0]                                                                          ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.827 ns                  ; 4.885 ns                ;
; 2.954 ns                                ; 67.01 MHz ( period = 14.924 ns )                    ; CCcount[3]                                                                          ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.858 ns                  ; 4.904 ns                ;
; 2.984 ns                                ; 67.28 MHz ( period = 14.864 ns )                    ; CCcount[0]~_Duplicate_103                                                           ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.858 ns                  ; 4.874 ns                ;
; 3.028 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.637 ns                  ; 5.609 ns                ;
; 3.039 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.637 ns                  ; 5.598 ns                ;
; 3.051 ns                                ; 67.89 MHz ( period = 14.730 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.637 ns                  ; 5.586 ns                ;
; 3.084 ns                                ; 68.19 MHz ( period = 14.664 ns )                    ; CCcount[1]~_Duplicate_117                                                           ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.859 ns                  ; 4.775 ns                ;
; 3.177 ns                                ; 69.07 MHz ( period = 14.478 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.664 ns                  ; 5.487 ns                ;
; 3.188 ns                                ; 69.18 MHz ( period = 14.456 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.664 ns                  ; 5.476 ns                ;
; 3.200 ns                                ; 69.29 MHz ( period = 14.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.664 ns                  ; 5.464 ns                ;
; 3.254 ns                                ; 69.81 MHz ( period = 14.324 ns )                    ; CCcount[1]~_Duplicate_121                                                           ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.858 ns                  ; 4.604 ns                ;
; 3.322 ns                                ; 70.48 MHz ( period = 14.188 ns )                    ; CCcount[1]~_Duplicate_101                                                           ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.877 ns                  ; 4.555 ns                ;
; 3.357 ns                                ; 70.83 MHz ( period = 14.118 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.854 ns                  ; 4.497 ns                ;
; 3.376 ns                                ; 71.02 MHz ( period = 14.080 ns )                    ; CCcount[0]~_Duplicate_113                                                           ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.877 ns                  ; 4.501 ns                ;
; 3.404 ns                                ; 71.31 MHz ( period = 14.024 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.637 ns                  ; 5.233 ns                ;
; 3.469 ns                                ; 71.97 MHz ( period = 13.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.637 ns                  ; 5.168 ns                ;
; 3.488 ns                                ; 72.17 MHz ( period = 13.856 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.637 ns                  ; 5.149 ns                ;
; 3.513 ns                                ; 72.43 MHz ( period = 13.806 ns )                    ; CCcount[1]~_Duplicate_107                                                           ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.854 ns                  ; 4.341 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.637 ns                  ; 5.110 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.637 ns                  ; 5.103 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.854 ns                  ; 4.320 ns                ;
; 3.535 ns                                ; 72.66 MHz ( period = 13.762 ns )                    ; CCcount[1]~_Duplicate_111                                                           ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.877 ns                  ; 4.342 ns                ;
; 3.553 ns                                ; 72.85 MHz ( period = 13.726 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.664 ns                  ; 5.111 ns                ;
; 3.618 ns                                ; 73.55 MHz ( period = 13.596 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.664 ns                  ; 5.046 ns                ;
; 3.637 ns                                ; 73.76 MHz ( period = 13.558 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.664 ns                  ; 5.027 ns                ;
; 3.650 ns                                ; 73.89 MHz ( period = 13.534 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 4.224 ns                ;
; 3.662 ns                                ; 74.03 MHz ( period = 13.508 ns )                    ; CCcount[1]~_Duplicate_107                                                           ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.881 ns                  ; 4.219 ns                ;
; 3.676 ns                                ; 74.18 MHz ( period = 13.480 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.664 ns                  ; 4.988 ns                ;
; 3.683 ns                                ; 74.26 MHz ( period = 13.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.664 ns                  ; 4.981 ns                ;
; 3.690 ns                                ; 74.34 MHz ( period = 13.452 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.414 ns                  ; 2.724 ns                ;
; 3.709 ns                                ; 74.54 MHz ( period = 13.416 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.872 ns                  ; 4.163 ns                ;
; 3.727 ns                                ; 74.74 MHz ( period = 13.380 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.871 ns                  ; 4.144 ns                ;
; 3.729 ns                                ; 74.76 MHz ( period = 13.376 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.861 ns                  ; 4.132 ns                ;
; 3.734 ns                                ; 74.83 MHz ( period = 13.364 ns )                    ; CCcount[1]~_Duplicate_98                                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.854 ns                  ; 4.120 ns                ;
; 3.756 ns                                ; 75.06 MHz ( period = 13.322 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.866 ns                  ; 4.110 ns                ;
; 3.776 ns                                ; 75.30 MHz ( period = 13.280 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.414 ns                  ; 2.638 ns                ;
; 3.823 ns                                ; 75.84 MHz ( period = 13.186 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.637 ns                  ; 4.814 ns                ;
; 3.862 ns                                ; 76.29 MHz ( period = 13.108 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.414 ns                  ; 2.552 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.405 ns                  ; 2.536 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.405 ns                  ; 2.536 ns                ;
; 3.869 ns                                ; 76.37 MHz ( period = 13.094 ns )                    ; Tx_fifo_enable~_Duplicate_10                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.425 ns                  ; 2.556 ns                ;
; 3.905 ns                                ; 76.79 MHz ( period = 13.022 ns )                    ; CCcount[0]~_Duplicate_95                                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.877 ns                  ; 3.972 ns                ;
; 3.911 ns                                ; 59.09 MHz ( period = 16.922 ns )                    ; AD_state[1]                                                                         ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.793 ns                 ; 12.882 ns               ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.414 ns                  ; 2.466 ns                ;
; 3.957 ns                                ; 77.41 MHz ( period = 12.918 ns )                    ; CCcount[0]~_Duplicate_109                                                           ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.854 ns                  ; 3.897 ns                ;
; 3.957 ns                                ; 77.41 MHz ( period = 12.918 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.637 ns                  ; 4.680 ns                ;
; 3.972 ns                                ; 77.59 MHz ( period = 12.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.664 ns                  ; 4.692 ns                ;
; 3.974 ns                                ; 77.62 MHz ( period = 12.884 ns )                    ; CCcount[5]                                                                          ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.863 ns                  ; 3.889 ns                ;
; 4.010 ns                                ; 78.05 MHz ( period = 12.812 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.855 ns                  ; 3.845 ns                ;
; 4.034 ns                                ; 78.35 MHz ( period = 12.764 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.414 ns                  ; 2.380 ns                ;
; 4.059 ns                                ; 78.64 MHz ( period = 12.716 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.820 ns                  ; 3.761 ns                ;
; 4.063 ns                                ; 78.69 MHz ( period = 12.708 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.822 ns                  ; 3.759 ns                ;
; 4.076 ns                                ; 78.85 MHz ( period = 12.682 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.841 ns                  ; 3.765 ns                ;
; 4.083 ns                                ; 78.95 MHz ( period = 12.666 ns )                    ; CCcount[5]                                                                          ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.836 ns                  ; 3.753 ns                ;
; 4.090 ns                                ; 79.03 MHz ( period = 12.654 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.863 ns                  ; 3.773 ns                ;
; 4.100 ns                                ; 79.15 MHz ( period = 12.634 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.868 ns                  ; 3.768 ns                ;
; 4.106 ns                                ; 79.24 MHz ( period = 12.620 ns )                    ; CCcount[0]~_Duplicate_109                                                           ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.881 ns                  ; 3.775 ns                ;
; 4.106 ns                                ; 79.24 MHz ( period = 12.620 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.664 ns                  ; 4.558 ns                ;
; 4.108 ns                                ; 79.25 MHz ( period = 12.618 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.858 ns                  ; 3.750 ns                ;
; 4.112 ns                                ; 79.30 MHz ( period = 12.610 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.872 ns                  ; 3.760 ns                ;
; 4.120 ns                                ; 79.42 MHz ( period = 12.592 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.414 ns                  ; 2.294 ns                ;
; 4.123 ns                                ; 79.44 MHz ( period = 12.588 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.839 ns                  ; 3.716 ns                ;
; 4.132 ns                                ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.853 ns                  ; 3.721 ns                ;
; 4.159 ns                                ; 79.90 MHz ( period = 12.516 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.844 ns                  ; 3.685 ns                ;
; 4.196 ns                                ; 60.11 MHz ( period = 16.637 ns )                    ; AD_state[1]                                                                         ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.801 ns                 ; 12.605 ns               ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.204 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.831 ns                  ; 3.627 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[6]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.647 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.647 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.647 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.647 ns                ;
; 4.206 ns                                ; 80.52 MHz ( period = 12.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.414 ns                  ; 2.208 ns                ;
; 4.212 ns                                ; 80.58 MHz ( period = 12.410 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.854 ns                  ; 3.642 ns                ;
; 4.212 ns                                ; 80.58 MHz ( period = 12.410 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.854 ns                  ; 3.642 ns                ;
; 4.212 ns                                ; 80.58 MHz ( period = 12.410 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[3]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.854 ns                  ; 3.642 ns                ;
; 4.212 ns                                ; 80.58 MHz ( period = 12.410 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.854 ns                  ; 3.642 ns                ;
; 4.212 ns                                ; 80.58 MHz ( period = 12.410 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.854 ns                  ; 3.642 ns                ;
; 4.212 ns                                ; 80.58 MHz ( period = 12.410 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[7]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.854 ns                  ; 3.642 ns                ;
; 4.212 ns                                ; 80.58 MHz ( period = 12.410 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[11]                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.854 ns                  ; 3.642 ns                ;
; 4.212 ns                                ; 80.58 MHz ( period = 12.410 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[9]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.854 ns                  ; 3.642 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.240 ns                                ; 80.95 MHz ( period = 12.354 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.593 ns                ;
; 4.242 ns                                ; 80.98 MHz ( period = 12.348 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; fifo_enable                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.854 ns                  ; 3.612 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.421 ns                  ; 2.171 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.421 ns                  ; 2.171 ns                ;
; 4.250 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; Tx_fifo_enable~_Duplicate_4                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.441 ns                  ; 2.191 ns                ;
; 4.252 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; CCcount[4]~_Duplicate_99                                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.863 ns                  ; 3.611 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.253 ns                                ; 81.12 MHz ( period = 12.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.852 ns                  ; 3.599 ns                ;
; 4.264 ns                                ; 81.27 MHz ( period = 12.304 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; fifo_enable~_Duplicate_12                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.845 ns                  ; 3.581 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.274 ns                                ; 81.39 MHz ( period = 12.286 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.874 ns                  ; 3.600 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.291 ns                                ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.869 ns                  ; 3.578 ns                ;
; 4.309 ns                                ; 81.86 MHz ( period = 12.216 ns )                    ; fifo_enable~_Duplicate_12                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.843 ns                  ; 3.534 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.443 ns                  ; 2.110 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.443 ns                  ; 2.110 ns                ;
; 4.333 ns                                ; 82.20 MHz ( period = 12.166 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.463 ns                  ; 2.130 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.440 ns                  ; 2.094 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.440 ns                  ; 2.094 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; Tx_fifo_enable~_Duplicate_16                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.460 ns                  ; 2.114 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.340 ns                               ; 133.46 MHz ( period = 7.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 7.224 ns                ;
; 13.358 ns                               ; 133.78 MHz ( period = 7.475 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 7.206 ns                ;
; 13.625 ns                               ; 138.73 MHz ( period = 7.208 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.939 ns                ;
; 13.636 ns                               ; 138.95 MHz ( period = 7.197 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.928 ns                ;
; 13.650 ns                               ; 139.22 MHz ( period = 7.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.914 ns                ;
; 13.701 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.863 ns                ;
; 13.714 ns                               ; 140.47 MHz ( period = 7.119 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.850 ns                ;
; 13.809 ns                               ; 142.37 MHz ( period = 7.024 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.755 ns                ;
; 13.825 ns                               ; 142.69 MHz ( period = 7.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.739 ns                ;
; 13.828 ns                               ; 142.76 MHz ( period = 7.005 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.736 ns                ;
; 13.836 ns                               ; 142.92 MHz ( period = 6.997 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.728 ns                ;
; 13.840 ns                               ; 143.00 MHz ( period = 6.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.724 ns                ;
; 13.950 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.614 ns                ;
; 13.956 ns                               ; 145.41 MHz ( period = 6.877 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.608 ns                ;
; 13.970 ns                               ; 145.71 MHz ( period = 6.863 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.594 ns                ;
; 13.982 ns                               ; 145.96 MHz ( period = 6.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.582 ns                ;
; 14.085 ns                               ; 148.19 MHz ( period = 6.748 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 6.078 ns                ;
; 14.111 ns                               ; 148.77 MHz ( period = 6.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 6.052 ns                ;
; 14.112 ns                               ; 148.79 MHz ( period = 6.721 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.452 ns                ;
; 14.119 ns                               ; 148.94 MHz ( period = 6.714 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.445 ns                ;
; 14.135 ns                               ; 149.30 MHz ( period = 6.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.429 ns                ;
; 14.138 ns                               ; 149.37 MHz ( period = 6.695 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.426 ns                ;
; 14.146 ns                               ; 149.54 MHz ( period = 6.687 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.418 ns                ;
; 14.150 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.414 ns                ;
; 14.288 ns                               ; 152.79 MHz ( period = 6.545 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.276 ns                ;
; 14.290 ns                               ; 152.84 MHz ( period = 6.543 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 5.873 ns                ;
; 14.304 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.260 ns                ;
; 14.320 ns                               ; 153.54 MHz ( period = 6.513 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.244 ns                ;
; 14.323 ns                               ; 153.61 MHz ( period = 6.510 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.241 ns                ;
; 14.327 ns                               ; 153.70 MHz ( period = 6.506 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 5.836 ns                ;
; 14.331 ns                               ; 153.80 MHz ( period = 6.502 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.233 ns                ;
; 14.335 ns                               ; 153.89 MHz ( period = 6.498 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.229 ns                ;
; 14.395 ns                               ; 155.33 MHz ( period = 6.438 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 5.768 ns                ;
; 14.414 ns                               ; 155.79 MHz ( period = 6.419 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 5.749 ns                ;
; 14.421 ns                               ; 155.96 MHz ( period = 6.412 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 5.742 ns                ;
; 14.475 ns                               ; 157.28 MHz ( period = 6.358 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.089 ns                ;
; 14.491 ns                               ; 157.68 MHz ( period = 6.342 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.073 ns                ;
; 14.492 ns                               ; 157.70 MHz ( period = 6.341 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 6.077 ns                ;
; 14.494 ns                               ; 157.75 MHz ( period = 6.339 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.070 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.062 ns                ;
; 14.506 ns                               ; 158.05 MHz ( period = 6.327 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.058 ns                ;
; 14.530 ns                               ; 158.65 MHz ( period = 6.303 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 6.039 ns                ;
; 14.580 ns                               ; 159.92 MHz ( period = 6.253 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 5.583 ns                ;
; 14.582 ns                               ; 159.97 MHz ( period = 6.251 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.987 ns                ;
; 14.587 ns                               ; 160.10 MHz ( period = 6.246 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 5.576 ns                ;
; 14.598 ns                               ; 160.38 MHz ( period = 6.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.966 ns                ;
; 14.606 ns                               ; 160.59 MHz ( period = 6.227 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 5.557 ns                ;
; 14.620 ns                               ; 160.95 MHz ( period = 6.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.949 ns                ;
; 14.751 ns                               ; 164.42 MHz ( period = 6.082 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 5.412 ns                ;
; 14.754 ns                               ; 164.50 MHz ( period = 6.079 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.815 ns                ;
; 14.777 ns                               ; 165.13 MHz ( period = 6.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.163 ns                 ; 5.386 ns                ;
; 14.783 ns                               ; 165.29 MHz ( period = 6.050 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.781 ns                ;
; 14.792 ns                               ; 165.54 MHz ( period = 6.041 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.777 ns                ;
; 14.853 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.716 ns                ;
; 14.891 ns                               ; 168.29 MHz ( period = 5.942 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.678 ns                ;
; 14.954 ns                               ; 170.10 MHz ( period = 5.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.610 ns                ;
; 15.156 ns                               ; 176.15 MHz ( period = 5.677 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.413 ns                ;
; 15.246 ns                               ; 178.99 MHz ( period = 5.587 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.323 ns                ;
; 15.303 ns                               ; 180.83 MHz ( period = 5.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.266 ns                ;
; 15.303 ns                               ; 180.83 MHz ( period = 5.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.266 ns                ;
; 15.303 ns                               ; 180.83 MHz ( period = 5.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.266 ns                ;
; 15.303 ns                               ; 180.83 MHz ( period = 5.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.266 ns                ;
; 15.303 ns                               ; 180.83 MHz ( period = 5.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.266 ns                ;
; 15.303 ns                               ; 180.83 MHz ( period = 5.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.266 ns                ;
; 15.329 ns                               ; 181.69 MHz ( period = 5.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.245 ns                ;
; 15.329 ns                               ; 181.69 MHz ( period = 5.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.245 ns                ;
; 15.329 ns                               ; 181.69 MHz ( period = 5.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.245 ns                ;
; 15.329 ns                               ; 181.69 MHz ( period = 5.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.245 ns                ;
; 15.329 ns                               ; 181.69 MHz ( period = 5.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.245 ns                ;
; 15.329 ns                               ; 181.69 MHz ( period = 5.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.245 ns                ;
; 15.329 ns                               ; 181.69 MHz ( period = 5.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.245 ns                ;
; 15.349 ns                               ; 182.35 MHz ( period = 5.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.225 ns                ;
; 15.349 ns                               ; 182.35 MHz ( period = 5.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.225 ns                ;
; 15.349 ns                               ; 182.35 MHz ( period = 5.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.225 ns                ;
; 15.349 ns                               ; 182.35 MHz ( period = 5.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.225 ns                ;
; 15.349 ns                               ; 182.35 MHz ( period = 5.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.225 ns                ;
; 15.349 ns                               ; 182.35 MHz ( period = 5.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.225 ns                ;
; 15.349 ns                               ; 182.35 MHz ( period = 5.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.225 ns                ;
; 15.365 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.204 ns                ;
; 15.365 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.204 ns                ;
; 15.365 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.204 ns                ;
; 15.365 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.204 ns                ;
; 15.365 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.204 ns                ;
; 15.418 ns                               ; 184.67 MHz ( period = 5.415 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.151 ns                ;
; 15.439 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.135 ns                ;
; 15.439 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.135 ns                ;
; 15.439 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.135 ns                ;
; 15.439 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.135 ns                ;
; 15.439 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.135 ns                ;
; 15.439 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.135 ns                ;
; 15.439 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.135 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.464 ns                               ; 186.25 MHz ( period = 5.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.105 ns                ;
; 15.479 ns                               ; 186.78 MHz ( period = 5.354 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.095 ns                ;
; 15.479 ns                               ; 186.78 MHz ( period = 5.354 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.095 ns                ;
; 15.479 ns                               ; 186.78 MHz ( period = 5.354 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.095 ns                ;
; 15.479 ns                               ; 186.78 MHz ( period = 5.354 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.095 ns                ;
; 15.479 ns                               ; 186.78 MHz ( period = 5.354 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.095 ns                ;
; 15.479 ns                               ; 186.78 MHz ( period = 5.354 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.095 ns                ;
; 15.479 ns                               ; 186.78 MHz ( period = 5.354 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.095 ns                ;
; 15.502 ns                               ; 187.58 MHz ( period = 5.331 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.067 ns                ;
; 15.517 ns                               ; 188.11 MHz ( period = 5.316 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.052 ns                ;
; 15.517 ns                               ; 188.11 MHz ( period = 5.316 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.052 ns                ;
; 15.517 ns                               ; 188.11 MHz ( period = 5.316 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.052 ns                ;
; 15.517 ns                               ; 188.11 MHz ( period = 5.316 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.052 ns                ;
; 15.517 ns                               ; 188.11 MHz ( period = 5.316 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.052 ns                ;
; 15.517 ns                               ; 188.11 MHz ( period = 5.316 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.052 ns                ;
; 15.517 ns                               ; 188.11 MHz ( period = 5.316 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.052 ns                ;
; 15.543 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.031 ns                ;
; 15.543 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.031 ns                ;
; 15.543 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.031 ns                ;
; 15.543 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.031 ns                ;
; 15.543 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.031 ns                ;
; 15.543 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.031 ns                ;
; 15.543 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 5.031 ns                ;
; 15.548 ns                               ; 189.21 MHz ( period = 5.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.021 ns                ;
; 15.586 ns                               ; 190.59 MHz ( period = 5.247 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.983 ns                ;
; 15.611 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.963 ns                ;
; 15.611 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.963 ns                ;
; 15.611 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.963 ns                ;
; 15.611 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.963 ns                ;
; 15.611 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.963 ns                ;
; 15.611 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.963 ns                ;
; 15.611 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.963 ns                ;
; 15.627 ns                               ; 192.09 MHz ( period = 5.206 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.942 ns                ;
; 15.627 ns                               ; 192.09 MHz ( period = 5.206 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.942 ns                ;
; 15.627 ns                               ; 192.09 MHz ( period = 5.206 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.942 ns                ;
; 15.627 ns                               ; 192.09 MHz ( period = 5.206 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.942 ns                ;
; 15.627 ns                               ; 192.09 MHz ( period = 5.206 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.942 ns                ;
; 15.710 ns                               ; 195.20 MHz ( period = 5.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.864 ns                ;
; 15.710 ns                               ; 195.20 MHz ( period = 5.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.864 ns                ;
; 15.710 ns                               ; 195.20 MHz ( period = 5.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.864 ns                ;
; 15.710 ns                               ; 195.20 MHz ( period = 5.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.864 ns                ;
; 15.710 ns                               ; 195.20 MHz ( period = 5.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.864 ns                ;
; 15.710 ns                               ; 195.20 MHz ( period = 5.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.864 ns                ;
; 15.710 ns                               ; 195.20 MHz ( period = 5.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.864 ns                ;
; 15.726 ns                               ; 195.81 MHz ( period = 5.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.843 ns                ;
; 15.726 ns                               ; 195.81 MHz ( period = 5.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.843 ns                ;
; 15.726 ns                               ; 195.81 MHz ( period = 5.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.843 ns                ;
; 15.726 ns                               ; 195.81 MHz ( period = 5.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.843 ns                ;
; 15.726 ns                               ; 195.81 MHz ( period = 5.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.843 ns                ;
; 15.787 ns                               ; 198.18 MHz ( period = 5.046 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.782 ns                ;
; 15.787 ns                               ; 198.18 MHz ( period = 5.046 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.782 ns                ;
; 15.787 ns                               ; 198.18 MHz ( period = 5.046 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.782 ns                ;
; 15.787 ns                               ; 198.18 MHz ( period = 5.046 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.782 ns                ;
; 15.787 ns                               ; 198.18 MHz ( period = 5.046 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.782 ns                ;
; 15.787 ns                               ; 198.18 MHz ( period = 5.046 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.782 ns                ;
; 15.813 ns                               ; 199.20 MHz ( period = 5.020 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.761 ns                ;
; 15.813 ns                               ; 199.20 MHz ( period = 5.020 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.761 ns                ;
; 15.813 ns                               ; 199.20 MHz ( period = 5.020 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.761 ns                ;
; 15.813 ns                               ; 199.20 MHz ( period = 5.020 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.761 ns                ;
; 15.813 ns                               ; 199.20 MHz ( period = 5.020 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.761 ns                ;
; 15.813 ns                               ; 199.20 MHz ( period = 5.020 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.761 ns                ;
; 15.813 ns                               ; 199.20 MHz ( period = 5.020 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 4.761 ns                ;
; 15.869 ns                               ; 201.45 MHz ( period = 4.964 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 4.299 ns                ;
; 15.869 ns                               ; 201.45 MHz ( period = 4.964 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 4.299 ns                ;
; 15.918 ns                               ; 203.46 MHz ( period = 4.915 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.651 ns                ;
; 15.931 ns                               ; 204.00 MHz ( period = 4.902 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 4.237 ns                ;
; 15.931 ns                               ; 204.00 MHz ( period = 4.902 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 4.237 ns                ;
; 15.956 ns                               ; 205.04 MHz ( period = 4.877 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.613 ns                ;
; 16.019 ns                               ; 207.73 MHz ( period = 4.814 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 4.149 ns                ;
; 16.019 ns                               ; 207.73 MHz ( period = 4.814 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 4.149 ns                ;
; 16.021 ns                               ; 207.81 MHz ( period = 4.812 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 4.147 ns                ;
; 16.021 ns                               ; 207.81 MHz ( period = 4.812 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 4.147 ns                ;
; 16.083 ns                               ; 210.53 MHz ( period = 4.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 4.085 ns                ;
; 16.083 ns                               ; 210.53 MHz ( period = 4.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 4.085 ns                ;
; 16.193 ns                               ; 215.52 MHz ( period = 4.640 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 3.975 ns                ;
; 16.193 ns                               ; 215.52 MHz ( period = 4.640 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 3.975 ns                ;
; 16.292 ns                               ; 220.22 MHz ( period = 4.541 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 3.876 ns                ;
; 16.292 ns                               ; 220.22 MHz ( period = 4.541 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 3.876 ns                ;
; 16.353 ns                               ; 223.21 MHz ( period = 4.480 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 3.815 ns                ;
; 16.353 ns                               ; 223.21 MHz ( period = 4.480 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 3.815 ns                ;
; 16.777 ns                               ; 246.55 MHz ( period = 4.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 3.797 ns                ;
; 16.777 ns                               ; 246.55 MHz ( period = 4.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 3.797 ns                ;
; 16.777 ns                               ; 246.55 MHz ( period = 4.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 3.797 ns                ;
; 16.777 ns                               ; 246.55 MHz ( period = 4.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 3.797 ns                ;
; 16.777 ns                               ; 246.55 MHz ( period = 4.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 3.797 ns                ;
; 16.777 ns                               ; 246.55 MHz ( period = 4.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 3.797 ns                ;
; 16.777 ns                               ; 246.55 MHz ( period = 4.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.574 ns                 ; 3.797 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.775 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.775 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.775 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.775 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.775 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.775 ns                ;
; 17.180 ns                               ; 273.75 MHz ( period = 3.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.389 ns                ;
; 17.360 ns                               ; 287.94 MHz ( period = 3.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 2.808 ns                ;
; 17.360 ns                               ; 287.94 MHz ( period = 3.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 2.808 ns                ;
; 17.360 ns                               ; 287.94 MHz ( period = 3.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.209 ns                ;
; 17.961 ns                               ; 348.19 MHz ( period = 2.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.168 ns                 ; 2.207 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.546 ns ; 304.23 MHz ( period = 3.287 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.022 ns                ;
; 17.546 ns ; 304.23 MHz ( period = 3.287 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.022 ns                ;
; 17.546 ns ; 304.23 MHz ( period = 3.287 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.022 ns                ;
; 17.546 ns ; 304.23 MHz ( period = 3.287 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.022 ns                ;
; 17.546 ns ; 304.23 MHz ( period = 3.287 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.022 ns                ;
; 17.546 ns ; 304.23 MHz ( period = 3.287 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.022 ns                ;
; 17.546 ns ; 304.23 MHz ( period = 3.287 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.022 ns                ;
; 17.546 ns ; 304.23 MHz ( period = 3.287 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.022 ns                ;
; 17.612 ns ; 310.46 MHz ( period = 3.221 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.956 ns                ;
; 17.612 ns ; 310.46 MHz ( period = 3.221 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.956 ns                ;
; 17.612 ns ; 310.46 MHz ( period = 3.221 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.956 ns                ;
; 17.848 ns ; 335.01 MHz ( period = 2.985 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.721 ns                ;
; 17.848 ns ; 335.01 MHz ( period = 2.985 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.721 ns                ;
; 17.848 ns ; 335.01 MHz ( period = 2.985 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.721 ns                ;
; 17.848 ns ; 335.01 MHz ( period = 2.985 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.721 ns                ;
; 17.848 ns ; 335.01 MHz ( period = 2.985 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.721 ns                ;
; 18.126 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.442 ns                ;
; 18.126 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.442 ns                ;
; 18.126 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.442 ns                ;
; 18.126 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.442 ns                ;
; 18.126 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.442 ns                ;
; 18.126 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.442 ns                ;
; 18.126 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.442 ns                ;
; 18.126 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.442 ns                ;
; 18.192 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.376 ns                ;
; 18.192 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.376 ns                ;
; 18.192 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.376 ns                ;
; 18.428 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.141 ns                ;
; 18.428 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.141 ns                ;
; 18.428 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.141 ns                ;
; 18.428 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.141 ns                ;
; 18.428 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.141 ns                ;
; 19.657 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 0.912 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -8.757 ns                               ; division:division_phoenix|quotient[3]                                                                                          ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.243 ns                  ; 3.486 ns                 ;
; -8.727 ns                               ; division:division_phoenix|quotient[1]                                                                                          ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.243 ns                  ; 3.516 ns                 ;
; -8.716 ns                               ; division:division_phoenix|quotient[2]                                                                                          ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.243 ns                  ; 3.527 ns                 ;
; -8.622 ns                               ; division:division_phoenix|quotient[5]                                                                                          ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.243 ns                  ; 3.621 ns                 ;
; -8.473 ns                               ; division:division_phoenix|quotient[4]                                                                                          ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.243 ns                  ; 3.770 ns                 ;
; -8.429 ns                               ; division:division_phoenix|quotient[0]                                                                                          ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.243 ns                  ; 3.814 ns                 ;
; -8.303 ns                               ; division:division_phoenix|quotient[30]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.209 ns                  ; 3.906 ns                 ;
; -7.670 ns                               ; division:division_phoenix|quotient[12]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.223 ns                  ; 4.553 ns                 ;
; -7.549 ns                               ; Speed[0]                                                                                                                       ; DFS0~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 9.405 ns                   ; 1.856 ns                 ;
; -6.969 ns                               ; division:division_phoenix|quotient[23]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.209 ns                  ; 5.240 ns                 ;
; -6.921 ns                               ; division:division_phoenix|quotient[25]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.209 ns                  ; 5.288 ns                 ;
; -6.914 ns                               ; division:division_phoenix|quotient[22]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.209 ns                  ; 5.295 ns                 ;
; -6.887 ns                               ; division:division_phoenix|quotient[17]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.210 ns                  ; 5.323 ns                 ;
; -6.848 ns                               ; division:division_phoenix|quotient[13]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.223 ns                  ; 5.375 ns                 ;
; -6.817 ns                               ; division:division_phoenix|quotient[20]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.209 ns                  ; 5.392 ns                 ;
; -6.805 ns                               ; division:division_phoenix|quotient[31]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.209 ns                  ; 5.404 ns                 ;
; -6.733 ns                               ; division:division_phoenix|quotient[26]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.209 ns                  ; 5.476 ns                 ;
; -6.470 ns                               ; division:division_phoenix|quotient[27]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.209 ns                  ; 5.739 ns                 ;
; -6.400 ns                               ; division:division_phoenix|quotient[24]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.209 ns                  ; 5.809 ns                 ;
; -6.259 ns                               ; division:division_phoenix|quotient[8]                                                                                          ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.210 ns                  ; 5.951 ns                 ;
; -6.251 ns                               ; division:division_phoenix|quotient[16]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.210 ns                  ; 5.959 ns                 ;
; -6.234 ns                               ; division:division_phoenix|quotient[28]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.210 ns                  ; 5.976 ns                 ;
; -6.181 ns                               ; division:division_phoenix|quotient[9]                                                                                          ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.223 ns                  ; 6.042 ns                 ;
; -5.986 ns                               ; division:division_phoenix|quotient[14]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.223 ns                  ; 6.237 ns                 ;
; -5.934 ns                               ; division:division_phoenix|quotient[21]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.209 ns                  ; 6.275 ns                 ;
; -5.806 ns                               ; division:division_phoenix|quotient[29]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.209 ns                  ; 6.403 ns                 ;
; -5.568 ns                               ; division:division_phoenix|quotient[11]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.223 ns                  ; 6.655 ns                 ;
; -5.316 ns                               ; division:division_phoenix|quotient[10]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.223 ns                  ; 6.907 ns                 ;
; -5.234 ns                               ; division:division_phoenix|quotient[19]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.210 ns                  ; 6.976 ns                 ;
; -4.881 ns                               ; division:division_phoenix|quotient[7]                                                                                          ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.210 ns                  ; 7.329 ns                 ;
; -4.853 ns                               ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.501 ns                 ;
; -4.853 ns                               ; AD_state[5]                                                                                                                    ; AD_state[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.501 ns                 ;
; -4.853 ns                               ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.501 ns                 ;
; -4.853 ns                               ; AD_state[6]                                                                                                                    ; AD_state[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.501 ns                 ;
; -4.617 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.737 ns                 ;
; -4.616 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.738 ns                 ;
; -4.616 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.738 ns                 ;
; -4.595 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[4]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.759 ns                 ;
; -4.588 ns                               ; division:division_phoenix|quotient[15]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.210 ns                  ; 7.622 ns                 ;
; -4.585 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.769 ns                 ;
; -4.567 ns                               ; AD_state[1]                                                                                                                    ; AD_state[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.787 ns                 ;
; -4.465 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.889 ns                 ;
; -4.463 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.891 ns                 ;
; -4.461 ns                               ; rx_avail[9]                                                                                                                    ; Tx_control_3[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.893 ns                 ;
; -4.460 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[1]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.894 ns                 ;
; -4.454 ns                               ; rx_avail[8]                                                                                                                    ; Tx_control_3[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.900 ns                 ;
; -4.453 ns                               ; rx_avail[6]                                                                                                                    ; Tx_control_3[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.901 ns                 ;
; -4.448 ns                               ; q[14]                                                                                                                          ; q[15]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.906 ns                 ;
; -4.447 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.907 ns                 ;
; -4.446 ns                               ; q[5]                                                                                                                           ; q[6]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.908 ns                 ;
; -4.443 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.911 ns                 ;
; -4.435 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[3]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.919 ns                 ;
; -4.431 ns                               ; q[1]                                                                                                                           ; q[2]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 0.923 ns                 ;
; -4.351 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.450 ns                   ; 1.099 ns                 ;
; -4.343 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.450 ns                   ; 1.107 ns                 ;
; -4.340 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.450 ns                   ; 1.110 ns                 ;
; -4.339 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.450 ns                   ; 1.111 ns                 ;
; -4.308 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.046 ns                 ;
; -4.307 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.047 ns                 ;
; -4.258 ns                               ; division:division_phoenix|quotient[18]                                                                                         ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.210 ns                  ; 7.952 ns                 ;
; -4.209 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.145 ns                 ;
; -4.197 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.157 ns                 ;
; -4.179 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.175 ns                 ;
; -4.172 ns                               ; AD_state[0]                                                                                                                    ; AD_state[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.182 ns                 ;
; -4.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[11]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.188 ns                 ;
; -4.162 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.192 ns                 ;
; -4.160 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.194 ns                 ;
; -4.156 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.198 ns                 ;
; -4.151 ns                               ; AD_state[4]                                                                                                                    ; AD_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.203 ns                 ;
; -4.125 ns                               ; rx_avail[11]                                                                                                                   ; Tx_control_3[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.350 ns                   ; 1.225 ns                 ;
; -4.122 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.232 ns                 ;
; -4.122 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.232 ns                 ;
; -4.119 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.235 ns                 ;
; -4.115 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.239 ns                 ;
; -4.110 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.244 ns                 ;
; -4.091 ns                               ; AD_state[6]                                                                                                                    ; register[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.263 ns                 ;
; -4.083 ns                               ; AD_state[5]                                                                                                                    ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.271 ns                 ;
; -4.046 ns                               ; q[13]                                                                                                                          ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.308 ns                 ;
; -4.040 ns                               ; register[6]                                                                                                                    ; register[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.314 ns                 ;
; -4.015 ns                               ; register[7]                                                                                                                    ; register[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.339 ns                 ;
; -4.012 ns                               ; register[1]                                                                                                                    ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.342 ns                 ;
; -4.006 ns                               ; q[4]                                                                                                                           ; register[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.348 ns                 ;
; -4.001 ns                               ; AD_state[1]                                                                                                                    ; AD_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.353 ns                 ;
; -3.993 ns                               ; Tx_data[1]                                                                                                                     ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.052 ns                   ; 1.059 ns                 ;
; -3.973 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.450 ns                   ; 1.477 ns                 ;
; -3.971 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.383 ns                 ;
; -3.960 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.450 ns                   ; 1.490 ns                 ;
; -3.957 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[3]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.397 ns                 ;
; -3.954 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.450 ns                   ; 1.496 ns                 ;
; -3.951 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; rx_avail[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.853 ns                   ; 1.902 ns                 ;
; -3.946 ns                               ; register[3]                                                                                                                    ; register[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.408 ns                 ;
; -3.946 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.450 ns                   ; 1.504 ns                 ;
; -3.941 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.463 ns                   ; 1.522 ns                 ;
; -3.935 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.442 ns                   ; 1.507 ns                 ;
; -3.927 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.463 ns                   ; 1.536 ns                 ;
; -3.926 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.463 ns                   ; 1.537 ns                 ;
; -3.910 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.471 ns                   ; 1.561 ns                 ;
; -3.910 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.442 ns                   ; 1.532 ns                 ;
; -3.910 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.468 ns                   ; 1.558 ns                 ;
; -3.908 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.468 ns                   ; 1.560 ns                 ;
; -3.903 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.471 ns                   ; 1.568 ns                 ;
; -3.899 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.471 ns                   ; 1.572 ns                 ;
; -3.895 ns                               ; q[12]                                                                                                                          ; q[13]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.350 ns                   ; 1.455 ns                 ;
; -3.888 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.466 ns                 ;
; -3.886 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.442 ns                   ; 1.556 ns                 ;
; -3.871 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.433 ns                   ; 1.562 ns                 ;
; -3.870 ns                               ; AD_state[1]                                                                                                                    ; AD_state[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.355 ns                   ; 1.485 ns                 ;
; -3.869 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.442 ns                   ; 1.573 ns                 ;
; -3.867 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.487 ns                 ;
; -3.865 ns                               ; q[7]                                                                                                                           ; register[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.489 ns                 ;
; -3.863 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.433 ns                   ; 1.570 ns                 ;
; -3.857 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.433 ns                   ; 1.576 ns                 ;
; -3.856 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.498 ns                 ;
; -3.854 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.424 ns                   ; 1.570 ns                 ;
; -3.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.433 ns                   ; 1.583 ns                 ;
; -3.842 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.512 ns                 ;
; -3.841 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.414 ns                   ; 1.573 ns                 ;
; -3.831 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.424 ns                   ; 1.593 ns                 ;
; -3.831 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.414 ns                   ; 1.583 ns                 ;
; -3.828 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.526 ns                 ;
; -3.826 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.414 ns                   ; 1.588 ns                 ;
; -3.824 ns                               ; Tx_data[5]                                                                                                                     ; register[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.052 ns                   ; 1.228 ns                 ;
; -3.817 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.424 ns                   ; 1.607 ns                 ;
; -3.815 ns                               ; rx_avail[5]                                                                                                                    ; Tx_control_3[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.539 ns                 ;
; -3.810 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.424 ns                   ; 1.614 ns                 ;
; -3.807 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.414 ns                   ; 1.607 ns                 ;
; -3.802 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.552 ns                 ;
; -3.792 ns                               ; AD_state[3]                                                                                                                    ; register[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.332 ns                   ; 1.540 ns                 ;
; -3.786 ns                               ; rx_avail[4]                                                                                                                    ; Tx_control_3[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.351 ns                   ; 1.565 ns                 ;
; -3.780 ns                               ; q[6]                                                                                                                           ; q[7]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.574 ns                 ;
; -3.764 ns                               ; rx_avail[10]                                                                                                                   ; Tx_control_3[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.349 ns                   ; 1.585 ns                 ;
; -3.748 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.450 ns                   ; 1.702 ns                 ;
; -3.729 ns                               ; q[4]                                                                                                                           ; q[5]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.346 ns                   ; 1.617 ns                 ;
; -3.713 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.641 ns                 ;
; -3.712 ns                               ; q[11]                                                                                                                          ; q[12]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.345 ns                   ; 1.633 ns                 ;
; -3.701 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.653 ns                 ;
; -3.696 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.658 ns                 ;
; -3.684 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.670 ns                 ;
; -3.646 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.708 ns                 ;
; -3.634 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.720 ns                 ;
; -3.623 ns                               ; AD_state[4]                                                                                                                    ; register[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.349 ns                   ; 1.726 ns                 ;
; -3.615 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.739 ns                 ;
; -3.610 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.744 ns                 ;
; -3.602 ns                               ; q[8]                                                                                                                           ; q[9]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.370 ns                   ; 1.768 ns                 ;
; -3.598 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.756 ns                 ;
; -3.585 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.353 ns                   ; 1.768 ns                 ;
; -3.581 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable~_Duplicate_4                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.349 ns                   ; 1.768 ns                 ;
; -3.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.463 ns                   ; 1.884 ns                 ;
; -3.569 ns                               ; register[4]                                                                                                                    ; register[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.785 ns                 ;
; -3.560 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.794 ns                 ;
; -3.555 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.468 ns                   ; 1.913 ns                 ;
; -3.553 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.463 ns                   ; 1.910 ns                 ;
; -3.551 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.463 ns                   ; 1.912 ns                 ;
; -3.548 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.471 ns                   ; 1.923 ns                 ;
; -3.548 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.806 ns                 ;
; -3.546 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.468 ns                   ; 1.922 ns                 ;
; -3.542 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.442 ns                   ; 1.900 ns                 ;
; -3.533 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.471 ns                   ; 1.938 ns                 ;
; -3.531 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.468 ns                   ; 1.937 ns                 ;
; -3.517 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.442 ns                   ; 1.925 ns                 ;
; -3.512 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.842 ns                 ;
; -3.511 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.433 ns                   ; 1.922 ns                 ;
; -3.499 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.468 ns                   ; 1.969 ns                 ;
; -3.498 ns                               ; Tx_data[15]                                                                                                                    ; register[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.052 ns                   ; 1.554 ns                 ;
; -3.497 ns                               ; Tx_data[0]                                                                                                                     ; register[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.051 ns                   ; 1.554 ns                 ;
; -3.494 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.860 ns                 ;
; -3.490 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.424 ns                   ; 1.934 ns                 ;
; -3.482 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.414 ns                   ; 1.932 ns                 ;
; -3.480 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.414 ns                   ; 1.934 ns                 ;
; -3.474 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.880 ns                 ;
; -3.472 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.424 ns                   ; 1.952 ns                 ;
; -3.463 ns                               ; AD_state[4]                                                                                                                    ; register[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.353 ns                   ; 1.890 ns                 ;
; -3.462 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.892 ns                 ;
; -3.439 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.442 ns                   ; 2.003 ns                 ;
; -3.426 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.928 ns                 ;
; -3.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.929 ns                 ;
; -3.413 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; state_PWM.00000_OTERM7                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; state_PWM.00001_OTERM9                                                                                                         ; state_PWM.00001_OTERM9                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.413 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.914 ns                   ; 0.501 ns                 ;
; -3.398 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.433 ns                   ; 2.035 ns                 ;
; -3.391 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; rx_avail[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.848 ns                   ; 2.457 ns                 ;
; -3.389 ns                               ; rx_avail[7]                                                                                                                    ; Tx_control_3[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.348 ns                   ; 1.959 ns                 ;
; -3.388 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.966 ns                 ;
; -3.376 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.414 ns                   ; 2.038 ns                 ;
; -3.375 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.354 ns                   ; 1.979 ns                 ;
; -3.375 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.371 ns                   ; 1.996 ns                 ;
; -3.372 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.463 ns                   ; 2.091 ns                 ;
; -3.355 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.424 ns                   ; 2.069 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -4.117 ns                               ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.501 ns                 ;
; -4.117 ns                               ; AD_state[5]                                                                                                                    ; AD_state[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.501 ns                 ;
; -4.117 ns                               ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.501 ns                 ;
; -4.117 ns                               ; AD_state[6]                                                                                                                    ; AD_state[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.501 ns                 ;
; -3.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.737 ns                 ;
; -3.880 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.738 ns                 ;
; -3.880 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.738 ns                 ;
; -3.859 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[4]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.759 ns                 ;
; -3.849 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.769 ns                 ;
; -3.831 ns                               ; AD_state[1]                                                                                                                    ; AD_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.787 ns                 ;
; -3.729 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.889 ns                 ;
; -3.727 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.891 ns                 ;
; -3.725 ns                               ; rx_avail[9]                                                                                                                    ; Tx_control_3[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.893 ns                 ;
; -3.724 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.894 ns                 ;
; -3.718 ns                               ; rx_avail[8]                                                                                                                    ; Tx_control_3[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.900 ns                 ;
; -3.717 ns                               ; rx_avail[6]                                                                                                                    ; Tx_control_3[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.901 ns                 ;
; -3.712 ns                               ; q[14]                                                                                                                          ; q[15]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.906 ns                 ;
; -3.711 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.907 ns                 ;
; -3.710 ns                               ; q[5]                                                                                                                           ; q[6]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.908 ns                 ;
; -3.707 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.911 ns                 ;
; -3.699 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[3]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.919 ns                 ;
; -3.695 ns                               ; q[1]                                                                                                                           ; q[2]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 0.923 ns                 ;
; -3.615 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.714 ns                   ; 1.099 ns                 ;
; -3.607 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.714 ns                   ; 1.107 ns                 ;
; -3.604 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.714 ns                   ; 1.110 ns                 ;
; -3.603 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.714 ns                   ; 1.111 ns                 ;
; -3.572 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.046 ns                 ;
; -3.571 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.047 ns                 ;
; -3.473 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.145 ns                 ;
; -3.461 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.157 ns                 ;
; -3.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.175 ns                 ;
; -3.436 ns                               ; AD_state[0]                                                                                                                    ; AD_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.182 ns                 ;
; -3.430 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.188 ns                 ;
; -3.426 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.192 ns                 ;
; -3.424 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.194 ns                 ;
; -3.420 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.198 ns                 ;
; -3.415 ns                               ; AD_state[4]                                                                                                                    ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.203 ns                 ;
; -3.389 ns                               ; rx_avail[11]                                                                                                                   ; Tx_control_3[7]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.614 ns                   ; 1.225 ns                 ;
; -3.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.232 ns                 ;
; -3.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.232 ns                 ;
; -3.383 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.235 ns                 ;
; -3.379 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.239 ns                 ;
; -3.374 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.244 ns                 ;
; -3.355 ns                               ; AD_state[6]                                                                                                                    ; register[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.263 ns                 ;
; -3.347 ns                               ; AD_state[5]                                                                                                                    ; register[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.271 ns                 ;
; -3.310 ns                               ; q[13]                                                                                                                          ; register[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.308 ns                 ;
; -3.304 ns                               ; register[6]                                                                                                                    ; register[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.314 ns                 ;
; -3.279 ns                               ; register[7]                                                                                                                    ; register[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.339 ns                 ;
; -3.276 ns                               ; register[1]                                                                                                                    ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.342 ns                 ;
; -3.270 ns                               ; q[4]                                                                                                                           ; register[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.348 ns                 ;
; -3.265 ns                               ; AD_state[1]                                                                                                                    ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.353 ns                 ;
; -3.257 ns                               ; Tx_data[1]                                                                                                                     ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.316 ns                   ; 1.059 ns                 ;
; -3.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.714 ns                   ; 1.477 ns                 ;
; -3.235 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.383 ns                 ;
; -3.224 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.714 ns                   ; 1.490 ns                 ;
; -3.221 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[3]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.397 ns                 ;
; -3.218 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.714 ns                   ; 1.496 ns                 ;
; -3.215 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; rx_avail[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.117 ns                   ; 1.902 ns                 ;
; -3.210 ns                               ; register[3]                                                                                                                    ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.408 ns                 ;
; -3.210 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.714 ns                   ; 1.504 ns                 ;
; -3.205 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.727 ns                   ; 1.522 ns                 ;
; -3.199 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.706 ns                   ; 1.507 ns                 ;
; -3.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.727 ns                   ; 1.536 ns                 ;
; -3.190 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.727 ns                   ; 1.537 ns                 ;
; -3.174 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 1.561 ns                 ;
; -3.174 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.706 ns                   ; 1.532 ns                 ;
; -3.174 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.732 ns                   ; 1.558 ns                 ;
; -3.172 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.732 ns                   ; 1.560 ns                 ;
; -3.167 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 1.568 ns                 ;
; -3.163 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 1.572 ns                 ;
; -3.159 ns                               ; q[12]                                                                                                                          ; q[13]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.614 ns                   ; 1.455 ns                 ;
; -3.152 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.466 ns                 ;
; -3.150 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.706 ns                   ; 1.556 ns                 ;
; -3.135 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.697 ns                   ; 1.562 ns                 ;
; -3.134 ns                               ; AD_state[1]                                                                                                                    ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.619 ns                   ; 1.485 ns                 ;
; -3.133 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.706 ns                   ; 1.573 ns                 ;
; -3.131 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.487 ns                 ;
; -3.129 ns                               ; q[7]                                                                                                                           ; register[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.489 ns                 ;
; -3.127 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.697 ns                   ; 1.570 ns                 ;
; -3.121 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.697 ns                   ; 1.576 ns                 ;
; -3.120 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.498 ns                 ;
; -3.118 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.688 ns                   ; 1.570 ns                 ;
; -3.114 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.697 ns                   ; 1.583 ns                 ;
; -3.106 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.512 ns                 ;
; -3.105 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.678 ns                   ; 1.573 ns                 ;
; -3.095 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.688 ns                   ; 1.593 ns                 ;
; -3.095 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.678 ns                   ; 1.583 ns                 ;
; -3.092 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.526 ns                 ;
; -3.090 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.678 ns                   ; 1.588 ns                 ;
; -3.088 ns                               ; Tx_data[5]                                                                                                                     ; register[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.316 ns                   ; 1.228 ns                 ;
; -3.081 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.688 ns                   ; 1.607 ns                 ;
; -3.079 ns                               ; rx_avail[5]                                                                                                                    ; Tx_control_3[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.539 ns                 ;
; -3.074 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.688 ns                   ; 1.614 ns                 ;
; -3.071 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.678 ns                   ; 1.607 ns                 ;
; -3.066 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.552 ns                 ;
; -3.056 ns                               ; AD_state[3]                                                                                                                    ; register[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.596 ns                   ; 1.540 ns                 ;
; -3.050 ns                               ; rx_avail[4]                                                                                                                    ; Tx_control_3[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.615 ns                   ; 1.565 ns                 ;
; -3.044 ns                               ; q[6]                                                                                                                           ; q[7]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.574 ns                 ;
; -3.028 ns                               ; rx_avail[10]                                                                                                                   ; Tx_control_3[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.613 ns                   ; 1.585 ns                 ;
; -3.012 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.714 ns                   ; 1.702 ns                 ;
; -2.993 ns                               ; q[4]                                                                                                                           ; q[5]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.610 ns                   ; 1.617 ns                 ;
; -2.977 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.641 ns                 ;
; -2.976 ns                               ; q[11]                                                                                                                          ; q[12]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.609 ns                   ; 1.633 ns                 ;
; -2.965 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.653 ns                 ;
; -2.960 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.658 ns                 ;
; -2.948 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.670 ns                 ;
; -2.910 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.708 ns                 ;
; -2.898 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.720 ns                 ;
; -2.887 ns                               ; AD_state[4]                                                                                                                    ; register[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.613 ns                   ; 1.726 ns                 ;
; -2.879 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.739 ns                 ;
; -2.874 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.744 ns                 ;
; -2.866 ns                               ; q[8]                                                                                                                           ; q[9]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.634 ns                   ; 1.768 ns                 ;
; -2.862 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.756 ns                 ;
; -2.849 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.617 ns                   ; 1.768 ns                 ;
; -2.845 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable~_Duplicate_4                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.613 ns                   ; 1.768 ns                 ;
; -2.843 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.727 ns                   ; 1.884 ns                 ;
; -2.833 ns                               ; register[4]                                                                                                                    ; register[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.785 ns                 ;
; -2.824 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.794 ns                 ;
; -2.819 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.732 ns                   ; 1.913 ns                 ;
; -2.817 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.727 ns                   ; 1.910 ns                 ;
; -2.815 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.727 ns                   ; 1.912 ns                 ;
; -2.812 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 1.923 ns                 ;
; -2.812 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.806 ns                 ;
; -2.810 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.732 ns                   ; 1.922 ns                 ;
; -2.806 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.706 ns                   ; 1.900 ns                 ;
; -2.797 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 1.938 ns                 ;
; -2.795 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.732 ns                   ; 1.937 ns                 ;
; -2.781 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.706 ns                   ; 1.925 ns                 ;
; -2.776 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.842 ns                 ;
; -2.775 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.697 ns                   ; 1.922 ns                 ;
; -2.763 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.732 ns                   ; 1.969 ns                 ;
; -2.762 ns                               ; Tx_data[15]                                                                                                                    ; register[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.316 ns                   ; 1.554 ns                 ;
; -2.761 ns                               ; Tx_data[0]                                                                                                                     ; register[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.315 ns                   ; 1.554 ns                 ;
; -2.758 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.860 ns                 ;
; -2.754 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.688 ns                   ; 1.934 ns                 ;
; -2.746 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.678 ns                   ; 1.932 ns                 ;
; -2.744 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.678 ns                   ; 1.934 ns                 ;
; -2.738 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.880 ns                 ;
; -2.736 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.688 ns                   ; 1.952 ns                 ;
; -2.727 ns                               ; AD_state[4]                                                                                                                    ; register[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.617 ns                   ; 1.890 ns                 ;
; -2.726 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.892 ns                 ;
; -2.703 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.706 ns                   ; 2.003 ns                 ;
; -2.690 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.928 ns                 ;
; -2.689 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.929 ns                 ;
; -2.677 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; state_PWM.00000_OTERM7                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; state_PWM.00001_OTERM9                                                                                                         ; state_PWM.00001_OTERM9                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.677 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 0.501 ns                 ;
; -2.662 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.697 ns                   ; 2.035 ns                 ;
; -2.655 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; rx_avail[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.112 ns                   ; 2.457 ns                 ;
; -2.653 ns                               ; rx_avail[7]                                                                                                                    ; Tx_control_3[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.612 ns                   ; 1.959 ns                 ;
; -2.652 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.966 ns                 ;
; -2.640 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.678 ns                   ; 2.038 ns                 ;
; -2.639 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 1.979 ns                 ;
; -2.639 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[10]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.635 ns                   ; 1.996 ns                 ;
; -2.636 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.727 ns                   ; 2.091 ns                 ;
; -2.619 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.688 ns                   ; 2.069 ns                 ;
; -2.615 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 2.003 ns                 ;
; -2.612 ns                               ; AD_state[4]                                                                                                                    ; register[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.610 ns                   ; 1.998 ns                 ;
; -2.605 ns                               ; AD_state[4]                                                                                                                    ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.610 ns                   ; 2.005 ns                 ;
; -2.604 ns                               ; q[0]                                                                                                                           ; register[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.638 ns                   ; 2.034 ns                 ;
; -2.603 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 2.015 ns                 ;
; -2.594 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.732 ns                   ; 2.138 ns                 ;
; -2.587 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.148 ns                 ;
; -2.568 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.706 ns                   ; 2.138 ns                 ;
; -2.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 2.052 ns                 ;
; -2.550 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.714 ns                   ; 2.164 ns                 ;
; -2.540 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.697 ns                   ; 2.157 ns                 ;
; -2.532 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 2.086 ns                 ;
; -2.529 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 2.089 ns                 ;
; -2.517 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 2.101 ns                 ;
; -2.510 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.688 ns                   ; 2.178 ns                 ;
; -2.510 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.678 ns                   ; 2.168 ns                 ;
; -2.507 ns                               ; AD_state[5]                                                                                                                    ; register[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.631 ns                   ; 2.124 ns                 ;
; -2.500 ns                               ; Tx_data[12]                                                                                                                    ; register[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.315 ns                   ; 1.815 ns                 ;
; -2.481 ns                               ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.033 ns                   ; 4.552 ns                 ;
; -2.474 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.727 ns                   ; 2.253 ns                 ;
; -2.471 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; rx_avail[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.112 ns                   ; 2.641 ns                 ;
; -2.456 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.279 ns                 ;
; -2.455 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable~_Duplicate_16                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.633 ns                   ; 2.178 ns                 ;
; -2.452 ns                               ; register[0]                                                                                                                    ; register[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 2.166 ns                 ;
; -2.452 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.732 ns                   ; 2.280 ns                 ;
; -2.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 2.169 ns                 ;
; -2.446 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 2.172 ns                 ;
; -2.444 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable~_Duplicate_8                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.634 ns                   ; 2.190 ns                 ;
; -2.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.727 ns                   ; 2.284 ns                 ;
; -2.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 2.175 ns                 ;
; -2.441 ns                               ; AD_state[2]                                                                                                                    ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.618 ns                   ; 2.177 ns                 ;
; -2.437 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.298 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                          ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -3.066 ns                               ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.501 ns                 ;
; -3.066 ns                               ; AD_state[5]                                                                                                                    ; AD_state[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.501 ns                 ;
; -3.066 ns                               ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.501 ns                 ;
; -3.066 ns                               ; AD_state[6]                                                                                                                    ; AD_state[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.501 ns                 ;
; -2.830 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.737 ns                 ;
; -2.829 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.738 ns                 ;
; -2.829 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.738 ns                 ;
; -2.808 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[4]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.759 ns                 ;
; -2.798 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.769 ns                 ;
; -2.780 ns                               ; AD_state[1]                                                                                                                    ; AD_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.787 ns                 ;
; -2.678 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.889 ns                 ;
; -2.676 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.891 ns                 ;
; -2.674 ns                               ; rx_avail[9]                                                                                                                    ; Tx_control_3[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.893 ns                 ;
; -2.673 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.894 ns                 ;
; -2.667 ns                               ; rx_avail[8]                                                                                                                    ; Tx_control_3[4]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.900 ns                 ;
; -2.666 ns                               ; rx_avail[6]                                                                                                                    ; Tx_control_3[2]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.901 ns                 ;
; -2.661 ns                               ; q[14]                                                                                                                          ; q[15]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.906 ns                 ;
; -2.660 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.907 ns                 ;
; -2.659 ns                               ; q[5]                                                                                                                           ; q[6]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.908 ns                 ;
; -2.656 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.911 ns                 ;
; -2.648 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[3]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.919 ns                 ;
; -2.644 ns                               ; q[1]                                                                                                                           ; q[2]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 0.923 ns                 ;
; -2.564 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.663 ns                   ; 1.099 ns                 ;
; -2.556 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.663 ns                   ; 1.107 ns                 ;
; -2.553 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.663 ns                   ; 1.110 ns                 ;
; -2.552 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.663 ns                   ; 1.111 ns                 ;
; -2.521 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.046 ns                 ;
; -2.520 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.047 ns                 ;
; -2.422 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.145 ns                 ;
; -2.410 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.157 ns                 ;
; -2.392 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.175 ns                 ;
; -2.385 ns                               ; AD_state[0]                                                                                                                    ; AD_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.182 ns                 ;
; -2.379 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.188 ns                 ;
; -2.375 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.192 ns                 ;
; -2.373 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.194 ns                 ;
; -2.369 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.198 ns                 ;
; -2.364 ns                               ; AD_state[4]                                                                                                                    ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.203 ns                 ;
; -2.338 ns                               ; rx_avail[11]                                                                                                                   ; Tx_control_3[7]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.563 ns                   ; 1.225 ns                 ;
; -2.335 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.232 ns                 ;
; -2.335 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.232 ns                 ;
; -2.332 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.235 ns                 ;
; -2.328 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.239 ns                 ;
; -2.323 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.244 ns                 ;
; -2.304 ns                               ; AD_state[6]                                                                                                                    ; register[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.263 ns                 ;
; -2.296 ns                               ; AD_state[5]                                                                                                                    ; register[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.271 ns                 ;
; -2.259 ns                               ; q[13]                                                                                                                          ; register[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.308 ns                 ;
; -2.253 ns                               ; register[6]                                                                                                                    ; register[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.314 ns                 ;
; -2.228 ns                               ; register[7]                                                                                                                    ; register[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.339 ns                 ;
; -2.225 ns                               ; register[1]                                                                                                                    ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.342 ns                 ;
; -2.219 ns                               ; q[4]                                                                                                                           ; register[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.348 ns                 ;
; -2.214 ns                               ; AD_state[1]                                                                                                                    ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.353 ns                 ;
; -2.206 ns                               ; Tx_data[1]                                                                                                                     ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.265 ns                   ; 1.059 ns                 ;
; -2.186 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.663 ns                   ; 1.477 ns                 ;
; -2.184 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.383 ns                 ;
; -2.173 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.663 ns                   ; 1.490 ns                 ;
; -2.170 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[3]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.397 ns                 ;
; -2.167 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.663 ns                   ; 1.496 ns                 ;
; -2.164 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; rx_avail[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 1.902 ns                 ;
; -2.159 ns                               ; register[3]                                                                                                                    ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.408 ns                 ;
; -2.159 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.663 ns                   ; 1.504 ns                 ;
; -2.154 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.676 ns                   ; 1.522 ns                 ;
; -2.148 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.655 ns                   ; 1.507 ns                 ;
; -2.140 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.676 ns                   ; 1.536 ns                 ;
; -2.139 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.676 ns                   ; 1.537 ns                 ;
; -2.123 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.684 ns                   ; 1.561 ns                 ;
; -2.123 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.655 ns                   ; 1.532 ns                 ;
; -2.123 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.681 ns                   ; 1.558 ns                 ;
; -2.121 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.681 ns                   ; 1.560 ns                 ;
; -2.116 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.684 ns                   ; 1.568 ns                 ;
; -2.112 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.684 ns                   ; 1.572 ns                 ;
; -2.108 ns                               ; q[12]                                                                                                                          ; q[13]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.563 ns                   ; 1.455 ns                 ;
; -2.101 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.466 ns                 ;
; -2.099 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.655 ns                   ; 1.556 ns                 ;
; -2.084 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.646 ns                   ; 1.562 ns                 ;
; -2.083 ns                               ; AD_state[1]                                                                                                                    ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.568 ns                   ; 1.485 ns                 ;
; -2.082 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.655 ns                   ; 1.573 ns                 ;
; -2.080 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.487 ns                 ;
; -2.078 ns                               ; q[7]                                                                                                                           ; register[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.489 ns                 ;
; -2.076 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.646 ns                   ; 1.570 ns                 ;
; -2.070 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.646 ns                   ; 1.576 ns                 ;
; -2.069 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.498 ns                 ;
; -2.067 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.637 ns                   ; 1.570 ns                 ;
; -2.063 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.646 ns                   ; 1.583 ns                 ;
; -2.055 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.512 ns                 ;
; -2.054 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.627 ns                   ; 1.573 ns                 ;
; -2.044 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.637 ns                   ; 1.593 ns                 ;
; -2.044 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.627 ns                   ; 1.583 ns                 ;
; -2.041 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.526 ns                 ;
; -2.039 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.627 ns                   ; 1.588 ns                 ;
; -2.037 ns                               ; Tx_data[5]                                                                                                                     ; register[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.265 ns                   ; 1.228 ns                 ;
; -2.030 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.637 ns                   ; 1.607 ns                 ;
; -2.028 ns                               ; rx_avail[5]                                                                                                                    ; Tx_control_3[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.539 ns                 ;
; -2.023 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.637 ns                   ; 1.614 ns                 ;
; -2.020 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.627 ns                   ; 1.607 ns                 ;
; -2.015 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.552 ns                 ;
; -2.005 ns                               ; AD_state[3]                                                                                                                    ; register[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.545 ns                   ; 1.540 ns                 ;
; -1.999 ns                               ; rx_avail[4]                                                                                                                    ; Tx_control_3[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.564 ns                   ; 1.565 ns                 ;
; -1.993 ns                               ; q[6]                                                                                                                           ; q[7]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.574 ns                 ;
; -1.977 ns                               ; rx_avail[10]                                                                                                                   ; Tx_control_3[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.562 ns                   ; 1.585 ns                 ;
; -1.961 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.663 ns                   ; 1.702 ns                 ;
; -1.942 ns                               ; q[4]                                                                                                                           ; q[5]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.559 ns                   ; 1.617 ns                 ;
; -1.926 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.641 ns                 ;
; -1.925 ns                               ; q[11]                                                                                                                          ; q[12]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.558 ns                   ; 1.633 ns                 ;
; -1.914 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.653 ns                 ;
; -1.909 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.658 ns                 ;
; -1.897 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.670 ns                 ;
; -1.859 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.708 ns                 ;
; -1.847 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.720 ns                 ;
; -1.836 ns                               ; AD_state[4]                                                                                                                    ; register[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.562 ns                   ; 1.726 ns                 ;
; -1.828 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.739 ns                 ;
; -1.823 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.744 ns                 ;
; -1.815 ns                               ; q[8]                                                                                                                           ; q[9]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.583 ns                   ; 1.768 ns                 ;
; -1.811 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.756 ns                 ;
; -1.798 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.566 ns                   ; 1.768 ns                 ;
; -1.794 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable~_Duplicate_4                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.562 ns                   ; 1.768 ns                 ;
; -1.792 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.676 ns                   ; 1.884 ns                 ;
; -1.782 ns                               ; register[4]                                                                                                                    ; register[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.785 ns                 ;
; -1.773 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.794 ns                 ;
; -1.768 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.681 ns                   ; 1.913 ns                 ;
; -1.766 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.676 ns                   ; 1.910 ns                 ;
; -1.764 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.676 ns                   ; 1.912 ns                 ;
; -1.761 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.684 ns                   ; 1.923 ns                 ;
; -1.761 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.806 ns                 ;
; -1.759 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.681 ns                   ; 1.922 ns                 ;
; -1.755 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.655 ns                   ; 1.900 ns                 ;
; -1.746 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.684 ns                   ; 1.938 ns                 ;
; -1.744 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.681 ns                   ; 1.937 ns                 ;
; -1.730 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.655 ns                   ; 1.925 ns                 ;
; -1.725 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.842 ns                 ;
; -1.724 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.646 ns                   ; 1.922 ns                 ;
; -1.712 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.681 ns                   ; 1.969 ns                 ;
; -1.711 ns                               ; Tx_data[15]                                                                                                                    ; register[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.265 ns                   ; 1.554 ns                 ;
; -1.710 ns                               ; Tx_data[0]                                                                                                                     ; register[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.264 ns                   ; 1.554 ns                 ;
; -1.707 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.860 ns                 ;
; -1.703 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.637 ns                   ; 1.934 ns                 ;
; -1.695 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.627 ns                   ; 1.932 ns                 ;
; -1.693 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.627 ns                   ; 1.934 ns                 ;
; -1.687 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.880 ns                 ;
; -1.685 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.637 ns                   ; 1.952 ns                 ;
; -1.676 ns                               ; AD_state[4]                                                                                                                    ; register[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.566 ns                   ; 1.890 ns                 ;
; -1.675 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.892 ns                 ;
; -1.652 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.655 ns                   ; 2.003 ns                 ;
; -1.639 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.928 ns                 ;
; -1.638 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.929 ns                 ;
; -1.626 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; state_PWM.00000_OTERM7                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; state_PWM.00001_OTERM9                                                                                                         ; state_PWM.00001_OTERM9                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.626 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.127 ns                   ; 0.501 ns                 ;
; -1.611 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.646 ns                   ; 2.035 ns                 ;
; -1.604 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; rx_avail[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.061 ns                   ; 2.457 ns                 ;
; -1.602 ns                               ; rx_avail[7]                                                                                                                    ; Tx_control_3[3]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.561 ns                   ; 1.959 ns                 ;
; -1.601 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.966 ns                 ;
; -1.589 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.627 ns                   ; 2.038 ns                 ;
; -1.588 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 1.979 ns                 ;
; -1.588 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[10]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.584 ns                   ; 1.996 ns                 ;
; -1.585 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.676 ns                   ; 2.091 ns                 ;
; -1.568 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.637 ns                   ; 2.069 ns                 ;
; -1.564 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 2.003 ns                 ;
; -1.561 ns                               ; AD_state[4]                                                                                                                    ; register[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.559 ns                   ; 1.998 ns                 ;
; -1.554 ns                               ; AD_state[4]                                                                                                                    ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.559 ns                   ; 2.005 ns                 ;
; -1.553 ns                               ; q[0]                                                                                                                           ; register[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.587 ns                   ; 2.034 ns                 ;
; -1.552 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 2.015 ns                 ;
; -1.543 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.681 ns                   ; 2.138 ns                 ;
; -1.536 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.684 ns                   ; 2.148 ns                 ;
; -1.517 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.655 ns                   ; 2.138 ns                 ;
; -1.515 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 2.052 ns                 ;
; -1.499 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.663 ns                   ; 2.164 ns                 ;
; -1.489 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.646 ns                   ; 2.157 ns                 ;
; -1.481 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 2.086 ns                 ;
; -1.478 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 2.089 ns                 ;
; -1.466 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 2.101 ns                 ;
; -1.459 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.637 ns                   ; 2.178 ns                 ;
; -1.459 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.627 ns                   ; 2.168 ns                 ;
; -1.456 ns                               ; AD_state[5]                                                                                                                    ; register[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.580 ns                   ; 2.124 ns                 ;
; -1.449 ns                               ; Tx_data[12]                                                                                                                    ; register[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.264 ns                   ; 1.815 ns                 ;
; -1.430 ns                               ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.982 ns                   ; 4.552 ns                 ;
; -1.423 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.676 ns                   ; 2.253 ns                 ;
; -1.420 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; rx_avail[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.061 ns                   ; 2.641 ns                 ;
; -1.405 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.684 ns                   ; 2.279 ns                 ;
; -1.404 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable~_Duplicate_16                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.582 ns                   ; 2.178 ns                 ;
; -1.401 ns                               ; register[0]                                                                                                                    ; register[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 2.166 ns                 ;
; -1.401 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.681 ns                   ; 2.280 ns                 ;
; -1.398 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 2.169 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 2.172 ns                 ;
; -1.393 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable~_Duplicate_8                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.583 ns                   ; 2.190 ns                 ;
; -1.392 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.676 ns                   ; 2.284 ns                 ;
; -1.392 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 2.175 ns                 ;
; -1.390 ns                               ; AD_state[2]                                                                                                                    ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.567 ns                   ; 2.177 ns                 ;
; -1.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.684 ns                   ; 2.298 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -3.239 ns                               ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.501 ns                 ;
; -3.239 ns                               ; AD_state[5]                                                                                                                    ; AD_state[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.501 ns                 ;
; -3.239 ns                               ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.501 ns                 ;
; -3.239 ns                               ; AD_state[6]                                                                                                                    ; AD_state[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.501 ns                 ;
; -3.003 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.737 ns                 ;
; -3.002 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.738 ns                 ;
; -3.002 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.738 ns                 ;
; -2.981 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[4]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.759 ns                 ;
; -2.971 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.769 ns                 ;
; -2.953 ns                               ; AD_state[1]                                                                                                                    ; AD_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.787 ns                 ;
; -2.851 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.889 ns                 ;
; -2.849 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.891 ns                 ;
; -2.847 ns                               ; rx_avail[9]                                                                                                                    ; Tx_control_3[5]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.893 ns                 ;
; -2.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.894 ns                 ;
; -2.840 ns                               ; rx_avail[8]                                                                                                                    ; Tx_control_3[4]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.900 ns                 ;
; -2.839 ns                               ; rx_avail[6]                                                                                                                    ; Tx_control_3[2]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.901 ns                 ;
; -2.834 ns                               ; q[14]                                                                                                                          ; q[15]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.906 ns                 ;
; -2.833 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.907 ns                 ;
; -2.832 ns                               ; q[5]                                                                                                                           ; q[6]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.908 ns                 ;
; -2.829 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.911 ns                 ;
; -2.821 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[3]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.919 ns                 ;
; -2.817 ns                               ; q[1]                                                                                                                           ; q[2]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 0.923 ns                 ;
; -2.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.836 ns                   ; 1.099 ns                 ;
; -2.729 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.836 ns                   ; 1.107 ns                 ;
; -2.726 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.836 ns                   ; 1.110 ns                 ;
; -2.725 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.836 ns                   ; 1.111 ns                 ;
; -2.694 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.046 ns                 ;
; -2.693 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.047 ns                 ;
; -2.595 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.145 ns                 ;
; -2.583 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.157 ns                 ;
; -2.565 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.175 ns                 ;
; -2.558 ns                               ; AD_state[0]                                                                                                                    ; AD_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.182 ns                 ;
; -2.552 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[11]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.188 ns                 ;
; -2.548 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.192 ns                 ;
; -2.546 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.194 ns                 ;
; -2.542 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.198 ns                 ;
; -2.537 ns                               ; AD_state[4]                                                                                                                    ; AD_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.203 ns                 ;
; -2.511 ns                               ; rx_avail[11]                                                                                                                   ; Tx_control_3[7]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.736 ns                   ; 1.225 ns                 ;
; -2.508 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.232 ns                 ;
; -2.508 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.232 ns                 ;
; -2.505 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.235 ns                 ;
; -2.501 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.239 ns                 ;
; -2.496 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.244 ns                 ;
; -2.477 ns                               ; AD_state[6]                                                                                                                    ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.263 ns                 ;
; -2.469 ns                               ; AD_state[5]                                                                                                                    ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.271 ns                 ;
; -2.432 ns                               ; q[13]                                                                                                                          ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.308 ns                 ;
; -2.426 ns                               ; register[6]                                                                                                                    ; register[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.314 ns                 ;
; -2.401 ns                               ; register[7]                                                                                                                    ; register[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.339 ns                 ;
; -2.398 ns                               ; register[1]                                                                                                                    ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.342 ns                 ;
; -2.392 ns                               ; q[4]                                                                                                                           ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.348 ns                 ;
; -2.387 ns                               ; AD_state[1]                                                                                                                    ; AD_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.353 ns                 ;
; -2.379 ns                               ; Tx_data[1]                                                                                                                     ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.438 ns                   ; 1.059 ns                 ;
; -2.359 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.836 ns                   ; 1.477 ns                 ;
; -2.357 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.383 ns                 ;
; -2.346 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.836 ns                   ; 1.490 ns                 ;
; -2.343 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[3]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.397 ns                 ;
; -2.340 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.836 ns                   ; 1.496 ns                 ;
; -2.337 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; rx_avail[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.239 ns                   ; 1.902 ns                 ;
; -2.332 ns                               ; register[3]                                                                                                                    ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.408 ns                 ;
; -2.332 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.836 ns                   ; 1.504 ns                 ;
; -2.327 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.849 ns                   ; 1.522 ns                 ;
; -2.321 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 1.507 ns                 ;
; -2.313 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.849 ns                   ; 1.536 ns                 ;
; -2.312 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.849 ns                   ; 1.537 ns                 ;
; -2.296 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.857 ns                   ; 1.561 ns                 ;
; -2.296 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 1.532 ns                 ;
; -2.296 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.854 ns                   ; 1.558 ns                 ;
; -2.294 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.854 ns                   ; 1.560 ns                 ;
; -2.289 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.857 ns                   ; 1.568 ns                 ;
; -2.285 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.857 ns                   ; 1.572 ns                 ;
; -2.281 ns                               ; q[12]                                                                                                                          ; q[13]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.736 ns                   ; 1.455 ns                 ;
; -2.274 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.466 ns                 ;
; -2.272 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 1.556 ns                 ;
; -2.257 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.819 ns                   ; 1.562 ns                 ;
; -2.256 ns                               ; AD_state[1]                                                                                                                    ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.741 ns                   ; 1.485 ns                 ;
; -2.255 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 1.573 ns                 ;
; -2.253 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.487 ns                 ;
; -2.251 ns                               ; q[7]                                                                                                                           ; register[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.489 ns                 ;
; -2.249 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.819 ns                   ; 1.570 ns                 ;
; -2.243 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.819 ns                   ; 1.576 ns                 ;
; -2.242 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.498 ns                 ;
; -2.240 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.810 ns                   ; 1.570 ns                 ;
; -2.236 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.819 ns                   ; 1.583 ns                 ;
; -2.228 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.512 ns                 ;
; -2.227 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.800 ns                   ; 1.573 ns                 ;
; -2.217 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.810 ns                   ; 1.593 ns                 ;
; -2.217 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.800 ns                   ; 1.583 ns                 ;
; -2.214 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.526 ns                 ;
; -2.212 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.800 ns                   ; 1.588 ns                 ;
; -2.210 ns                               ; Tx_data[5]                                                                                                                     ; register[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.438 ns                   ; 1.228 ns                 ;
; -2.203 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.810 ns                   ; 1.607 ns                 ;
; -2.201 ns                               ; rx_avail[5]                                                                                                                    ; Tx_control_3[1]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.539 ns                 ;
; -2.196 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.810 ns                   ; 1.614 ns                 ;
; -2.193 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.800 ns                   ; 1.607 ns                 ;
; -2.188 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.552 ns                 ;
; -2.178 ns                               ; AD_state[3]                                                                                                                    ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.718 ns                   ; 1.540 ns                 ;
; -2.172 ns                               ; rx_avail[4]                                                                                                                    ; Tx_control_3[0]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.737 ns                   ; 1.565 ns                 ;
; -2.166 ns                               ; q[6]                                                                                                                           ; q[7]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.574 ns                 ;
; -2.150 ns                               ; rx_avail[10]                                                                                                                   ; Tx_control_3[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.735 ns                   ; 1.585 ns                 ;
; -2.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.836 ns                   ; 1.702 ns                 ;
; -2.115 ns                               ; q[4]                                                                                                                           ; q[5]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.732 ns                   ; 1.617 ns                 ;
; -2.099 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.641 ns                 ;
; -2.098 ns                               ; q[11]                                                                                                                          ; q[12]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.731 ns                   ; 1.633 ns                 ;
; -2.087 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.653 ns                 ;
; -2.082 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.658 ns                 ;
; -2.070 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.670 ns                 ;
; -2.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.708 ns                 ;
; -2.020 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.720 ns                 ;
; -2.009 ns                               ; AD_state[4]                                                                                                                    ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.735 ns                   ; 1.726 ns                 ;
; -2.001 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.739 ns                 ;
; -1.996 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.744 ns                 ;
; -1.988 ns                               ; q[8]                                                                                                                           ; q[9]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.756 ns                   ; 1.768 ns                 ;
; -1.984 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.756 ns                 ;
; -1.971 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.739 ns                   ; 1.768 ns                 ;
; -1.967 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable~_Duplicate_4                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.735 ns                   ; 1.768 ns                 ;
; -1.965 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.849 ns                   ; 1.884 ns                 ;
; -1.955 ns                               ; register[4]                                                                                                                    ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.785 ns                 ;
; -1.946 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.794 ns                 ;
; -1.941 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.854 ns                   ; 1.913 ns                 ;
; -1.939 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.849 ns                   ; 1.910 ns                 ;
; -1.937 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.849 ns                   ; 1.912 ns                 ;
; -1.934 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.857 ns                   ; 1.923 ns                 ;
; -1.934 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.806 ns                 ;
; -1.932 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.854 ns                   ; 1.922 ns                 ;
; -1.928 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 1.900 ns                 ;
; -1.919 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.857 ns                   ; 1.938 ns                 ;
; -1.917 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.854 ns                   ; 1.937 ns                 ;
; -1.903 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 1.925 ns                 ;
; -1.898 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.842 ns                 ;
; -1.897 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.819 ns                   ; 1.922 ns                 ;
; -1.885 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.854 ns                   ; 1.969 ns                 ;
; -1.884 ns                               ; Tx_data[15]                                                                                                                    ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.438 ns                   ; 1.554 ns                 ;
; -1.883 ns                               ; Tx_data[0]                                                                                                                     ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.437 ns                   ; 1.554 ns                 ;
; -1.880 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.860 ns                 ;
; -1.876 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.810 ns                   ; 1.934 ns                 ;
; -1.868 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.800 ns                   ; 1.932 ns                 ;
; -1.866 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.800 ns                   ; 1.934 ns                 ;
; -1.860 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.880 ns                 ;
; -1.858 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.810 ns                   ; 1.952 ns                 ;
; -1.849 ns                               ; AD_state[4]                                                                                                                    ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.739 ns                   ; 1.890 ns                 ;
; -1.848 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.892 ns                 ;
; -1.825 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 2.003 ns                 ;
; -1.812 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.928 ns                 ;
; -1.811 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.929 ns                 ;
; -1.799 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; state_PWM.00000_OTERM7                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; state_PWM.00001_OTERM9                                                                                                         ; state_PWM.00001_OTERM9                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.799 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.300 ns                   ; 0.501 ns                 ;
; -1.784 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.819 ns                   ; 2.035 ns                 ;
; -1.777 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; rx_avail[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.234 ns                   ; 2.457 ns                 ;
; -1.775 ns                               ; rx_avail[7]                                                                                                                    ; Tx_control_3[3]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.734 ns                   ; 1.959 ns                 ;
; -1.774 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.966 ns                 ;
; -1.762 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.800 ns                   ; 2.038 ns                 ;
; -1.761 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 1.979 ns                 ;
; -1.761 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[10]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.757 ns                   ; 1.996 ns                 ;
; -1.758 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.849 ns                   ; 2.091 ns                 ;
; -1.741 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.810 ns                   ; 2.069 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 2.003 ns                 ;
; -1.734 ns                               ; AD_state[4]                                                                                                                    ; register[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.732 ns                   ; 1.998 ns                 ;
; -1.727 ns                               ; AD_state[4]                                                                                                                    ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.732 ns                   ; 2.005 ns                 ;
; -1.726 ns                               ; q[0]                                                                                                                           ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.760 ns                   ; 2.034 ns                 ;
; -1.725 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 2.015 ns                 ;
; -1.716 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.854 ns                   ; 2.138 ns                 ;
; -1.709 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.857 ns                   ; 2.148 ns                 ;
; -1.690 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 2.138 ns                 ;
; -1.688 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 2.052 ns                 ;
; -1.672 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.836 ns                   ; 2.164 ns                 ;
; -1.662 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.819 ns                   ; 2.157 ns                 ;
; -1.654 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 2.086 ns                 ;
; -1.651 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 2.089 ns                 ;
; -1.639 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 2.101 ns                 ;
; -1.632 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.810 ns                   ; 2.178 ns                 ;
; -1.632 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.800 ns                   ; 2.168 ns                 ;
; -1.629 ns                               ; AD_state[5]                                                                                                                    ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.753 ns                   ; 2.124 ns                 ;
; -1.622 ns                               ; Tx_data[12]                                                                                                                    ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.437 ns                   ; 1.815 ns                 ;
; -1.603 ns                               ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.155 ns                   ; 4.552 ns                 ;
; -1.596 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.849 ns                   ; 2.253 ns                 ;
; -1.593 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; rx_avail[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.234 ns                   ; 2.641 ns                 ;
; -1.578 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.857 ns                   ; 2.279 ns                 ;
; -1.577 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable~_Duplicate_16                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.755 ns                   ; 2.178 ns                 ;
; -1.574 ns                               ; register[0]                                                                                                                    ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 2.166 ns                 ;
; -1.574 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.854 ns                   ; 2.280 ns                 ;
; -1.571 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 2.169 ns                 ;
; -1.568 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 2.172 ns                 ;
; -1.566 ns                               ; AD_state[6]                                                                                                                    ; Tx_fifo_enable~_Duplicate_8                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.756 ns                   ; 2.190 ns                 ;
; -1.565 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.849 ns                   ; 2.284 ns                 ;
; -1.565 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 2.175 ns                 ;
; -1.563 ns                               ; AD_state[2]                                                                                                                    ; AD_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.740 ns                   ; 2.177 ns                 ;
; -1.559 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.857 ns                   ; 2.298 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.752 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.755 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.764 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.903 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.905 ns                 ;
; 1.044 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.046 ns                 ;
; 1.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.224 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.641 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 1.638 ns                 ;
; 1.646 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.648 ns                 ;
; 1.655 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.700 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.701 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.732 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.734 ns                 ;
; 1.741 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.788 ns                 ;
; 1.818 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.820 ns                 ;
; 1.828 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.872 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.874 ns                 ;
; 1.873 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.875 ns                 ;
; 1.913 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.915 ns                 ;
; 1.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.916 ns                 ;
; 1.959 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.961 ns                 ;
; 1.999 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.001 ns                 ;
; 2.037 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.039 ns                 ;
; 2.044 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.046 ns                 ;
; 2.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.047 ns                 ;
; 2.085 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.087 ns                 ;
; 2.130 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.132 ns                 ;
; 2.216 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.218 ns                 ;
; 2.235 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.403 ns                   ; 2.638 ns                 ;
; 2.336 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.338 ns                 ;
; 2.381 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.383 ns                 ;
; 2.606 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 2.207 ns                 ;
; 2.898 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.900 ns                 ;
; 3.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 2.808 ns                 ;
; 3.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 2.808 ns                 ;
; 3.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.209 ns                 ;
; 3.518 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.520 ns                 ;
; 3.558 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.560 ns                 ;
; 3.625 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 3.226 ns                 ;
; 3.661 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 3.262 ns                 ;
; 3.689 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.691 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.775 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.775 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.775 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.775 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.775 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.775 ns                 ;
; 3.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 3.797 ns                 ;
; 3.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 3.797 ns                 ;
; 3.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 3.797 ns                 ;
; 3.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 3.797 ns                 ;
; 3.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 3.797 ns                 ;
; 3.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 3.797 ns                 ;
; 3.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 3.797 ns                 ;
; 4.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.169 ns                 ;
; 4.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.169 ns                 ;
; 4.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.169 ns                 ;
; 4.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.169 ns                 ;
; 4.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.169 ns                 ;
; 4.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.169 ns                 ;
; 4.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.169 ns                 ;
; 4.211 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 3.812 ns                 ;
; 4.219 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.221 ns                 ;
; 4.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.222 ns                 ;
; 4.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.222 ns                 ;
; 4.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.222 ns                 ;
; 4.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.223 ns                 ;
; 4.247 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 3.848 ns                 ;
; 4.310 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 3.911 ns                 ;
; 4.346 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 3.947 ns                 ;
; 4.464 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.466 ns                 ;
; 4.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 4.083 ns                 ;
; 4.484 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 4.085 ns                 ;
; 4.484 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 4.085 ns                 ;
; 4.518 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 4.119 ns                 ;
; 4.548 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 4.149 ns                 ;
; 4.548 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 4.149 ns                 ;
; 4.572 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 4.173 ns                 ;
; 4.608 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 4.209 ns                 ;
; 4.649 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.651 ns                 ;
; 4.698 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 4.299 ns                 ;
; 4.698 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.399 ns                  ; 4.299 ns                 ;
; 4.805 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.807 ns                 ;
; 4.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.808 ns                 ;
; 4.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.808 ns                 ;
; 4.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.808 ns                 ;
; 4.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.809 ns                 ;
; 4.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.843 ns                 ;
; 4.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.864 ns                 ;
; 4.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.864 ns                 ;
; 4.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.864 ns                 ;
; 4.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.864 ns                 ;
; 4.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.864 ns                 ;
; 4.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.864 ns                 ;
; 4.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.864 ns                 ;
; 4.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.906 ns                 ;
; 4.905 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.907 ns                 ;
; 4.905 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.907 ns                 ;
; 4.905 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.907 ns                 ;
; 4.906 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.908 ns                 ;
; 4.940 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.942 ns                 ;
; 4.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.963 ns                 ;
; 4.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.963 ns                 ;
; 4.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.963 ns                 ;
; 4.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.963 ns                 ;
; 4.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.963 ns                 ;
; 4.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.963 ns                 ;
; 4.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 4.963 ns                 ;
; 5.019 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.021 ns                 ;
; 5.024 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.031 ns                 ;
; 5.024 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.031 ns                 ;
; 5.024 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.031 ns                 ;
; 5.024 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.031 ns                 ;
; 5.024 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.031 ns                 ;
; 5.024 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.031 ns                 ;
; 5.024 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.031 ns                 ;
; 5.050 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.052 ns                 ;
; 5.050 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.052 ns                 ;
; 5.050 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.052 ns                 ;
; 5.050 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.052 ns                 ;
; 5.050 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.052 ns                 ;
; 5.050 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.052 ns                 ;
; 5.076 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.078 ns                 ;
; 5.077 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.079 ns                 ;
; 5.077 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.079 ns                 ;
; 5.077 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.079 ns                 ;
; 5.078 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.080 ns                 ;
; 5.088 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.095 ns                 ;
; 5.088 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.095 ns                 ;
; 5.088 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.095 ns                 ;
; 5.088 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.095 ns                 ;
; 5.088 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.095 ns                 ;
; 5.088 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.095 ns                 ;
; 5.088 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.095 ns                 ;
; 5.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.105 ns                 ;
; 5.112 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.114 ns                 ;
; 5.114 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.116 ns                 ;
; 5.114 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.116 ns                 ;
; 5.114 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.116 ns                 ;
; 5.114 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.116 ns                 ;
; 5.114 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.116 ns                 ;
; 5.114 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.116 ns                 ;
; 5.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.135 ns                 ;
; 5.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.135 ns                 ;
; 5.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.135 ns                 ;
; 5.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.135 ns                 ;
; 5.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.135 ns                 ;
; 5.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.135 ns                 ;
; 5.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.135 ns                 ;
; 5.166 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.168 ns                 ;
; 5.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.169 ns                 ;
; 5.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.169 ns                 ;
; 5.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.169 ns                 ;
; 5.168 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.170 ns                 ;
; 5.202 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.204 ns                 ;
; 5.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.225 ns                 ;
; 5.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.225 ns                 ;
; 5.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.225 ns                 ;
; 5.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.225 ns                 ;
; 5.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.225 ns                 ;
; 5.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.225 ns                 ;
; 5.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.225 ns                 ;
; 5.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.245 ns                 ;
; 5.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.245 ns                 ;
; 5.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.245 ns                 ;
; 5.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.245 ns                 ;
; 5.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.245 ns                 ;
; 5.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.245 ns                 ;
; 5.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.007 ns                   ; 5.245 ns                 ;
; 5.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.266 ns                 ;
; 5.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.266 ns                 ;
; 5.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.266 ns                 ;
; 5.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.266 ns                 ;
; 5.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.266 ns                 ;
; 5.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.266 ns                 ;
; 5.613 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 5.610 ns                 ;
; 5.676 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.678 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.910 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 2.139 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.141 ns                 ;
; 2.139 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.141 ns                 ;
; 2.139 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.141 ns                 ;
; 2.139 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.141 ns                 ;
; 2.139 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.141 ns                 ;
; 2.375 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.376 ns                 ;
; 2.375 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.376 ns                 ;
; 2.375 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.376 ns                 ;
; 2.441 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.442 ns                 ;
; 2.441 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.442 ns                 ;
; 2.441 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.442 ns                 ;
; 2.441 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.442 ns                 ;
; 2.441 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.442 ns                 ;
; 2.441 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.442 ns                 ;
; 2.441 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.442 ns                 ;
; 2.441 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.442 ns                 ;
; 2.719 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.721 ns                 ;
; 2.719 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.721 ns                 ;
; 2.719 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.721 ns                 ;
; 2.719 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.721 ns                 ;
; 2.719 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.721 ns                 ;
; 2.955 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.956 ns                 ;
; 2.955 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.956 ns                 ;
; 2.955 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.956 ns                 ;
; 3.021 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.022 ns                 ;
; 3.021 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.022 ns                 ;
; 3.021 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.022 ns                 ;
; 3.021 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.022 ns                 ;
; 3.021 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.022 ns                 ;
; 3.021 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.022 ns                 ;
; 3.021 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.022 ns                 ;
; 3.021 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.022 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 9.019 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 8.774 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 8.680 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 8.649 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 8.644 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 8.513 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 8.239 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 8.028 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 7.906 ns   ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 7.883 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 7.879 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 7.742 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 6.499 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.349 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 6.257 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.016 ns   ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 5.868 ns   ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 5.868 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.837 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.768 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 5.702 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.652 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.535 ns   ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 5.522 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.518 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.397 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.385 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.367 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 5.246 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.243 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.229 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.140 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.108 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.096 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.055 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.052 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.049 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.016 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 4.999 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 4.865 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.824 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 4.606 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.402 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.821 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 3.600 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 3.600 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 3.600 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 3.600 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 3.600 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 3.600 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 3.600 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 3.600 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 3.600 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 3.600 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 3.488 ns   ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 3.486 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.244 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 3.196 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 3.196 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 3.196 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 3.196 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 3.196 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 3.196 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 3.196 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 3.196 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 3.196 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 3.196 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 3.119 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 3.119 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 3.119 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 3.119 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 3.119 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 3.119 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 3.119 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 3.119 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 3.119 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 3.119 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 2.910 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 2.715 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 2.715 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 2.715 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 2.715 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 2.715 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 2.715 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 2.715 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 2.715 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 2.715 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 2.715 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 2.512 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 2.031 ns   ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; 1.957 ns   ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 1.596 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 1.476 ns   ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 1.229 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 1.229 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 1.229 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 1.229 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 1.229 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 1.229 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 1.229 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 1.229 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 1.229 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 1.229 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 1.115 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; 0.825 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 0.825 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 0.825 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 0.825 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 0.825 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 0.825 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 0.825 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 0.825 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 0.825 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 0.825 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; -0.016 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; -0.414 ns  ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; -0.932 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 23.721 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.710 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.698 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.635 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.570 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.281 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.261 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.147 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.058 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.006 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.938 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.927 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.915 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.852 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.787 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.593 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 22.498 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.478 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.364 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.275 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.223 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.088 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 21.745 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 21.633 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 20.802 ns  ; PCC~reg0                                                                                                                       ; PCC         ; IFCLK      ;
; N/A   ; None         ; 20.415 ns  ; CC~reg0                                                                                                                        ; CC          ; IFCLK      ;
; N/A   ; None         ; 20.060 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.049 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.037 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.974 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.909 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.620 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.600 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.486 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.406 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.397 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.395 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.383 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.345 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.320 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.277 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.266 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.255 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.254 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.191 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.126 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.966 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.946 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.932 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.837 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.832 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.817 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.743 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.703 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.691 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.623 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.614 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.612 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.600 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.567 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.562 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.556 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.544 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.537 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.481 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.472 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.427 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.416 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.278 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 18.183 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.163 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.127 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.107 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.084 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; MCLK_12MHZ ;
; N/A   ; None         ; 18.049 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.993 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.972 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.960 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.908 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.904 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.852 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.784 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.773 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.773 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.761 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.698 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.652 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 17.644 ns  ; clock_s[2]                                                                                                                     ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 17.633 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.439 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 17.430 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 17.344 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.324 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.318 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.210 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.141 ns  ; PCC~reg0                                                                                                                       ; PCC         ; MCLK_12MHZ ;
; N/A   ; None         ; 17.121 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.069 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.934 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.754 ns  ; CC~reg0                                                                                                                        ; CC          ; MCLK_12MHZ ;
; N/A   ; None         ; 16.679 ns  ; conf[0]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 16.591 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 16.495 ns  ; conf[1]                                                                                                                        ; CLK_48MHZ   ; IFCLK      ;
; N/A   ; None         ; 16.487 ns  ; PCC~reg0                                                                                                                       ; PCC         ; PCLK_12MHZ ;
; N/A   ; None         ; 16.479 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.415 ns  ; got_sync                                                                                                                       ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 16.100 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 16.012 ns  ; conf[1]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.900 ns  ; got_sync                                                                                                                       ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 15.702 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 15.648 ns  ; PCC~reg0                                                                                                                       ; PCC         ; CLK_12MHZ  ;
; N/A   ; None         ; 15.283 ns  ; IFCLK_4                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.261 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 13.991 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.983 ns  ; clock_det:mercury_clock|flag                                                                                                   ; CLK_MCLK    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.411 ns  ; conf[1]                                                                                                                        ; DEBUG_LED1  ; IFCLK      ;
; N/A   ; None         ; 13.337 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 13.329 ns  ; clock_det:penny_clock|flag                                                                                                     ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 12.644 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 12.607 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.498 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 12.490 ns  ; clock_det:janus_clock|flag                                                                                                     ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 12.071 ns  ; flash:flash_LED|LED                                                                                                            ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 11.852 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.840 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.814 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.792 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 11.784 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.760 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.421 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.410 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.370 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.356 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.351 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.340 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.008 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 10.968 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.483 ns  ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 9.638 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 9.590 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 9.586 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 9.565 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 9.247 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 9.237 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 9.090 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 8.952 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.952 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.952 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.905 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.897 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 8.895 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.886 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 8.693 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 8.617 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.616 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.606 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.597 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.596 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.586 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.583 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.583 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.583 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.505 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 8.503 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 8.479 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 8.233 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 8.225 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 8.162 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 8.075 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 8.047 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.018 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.882 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.882 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.811 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 7.661 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 11.685 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 11.638 ns       ; SDOBACK    ; FX2_PE1   ;
; N/A   ; None              ; 11.379 ns       ; FX2_PE0    ; TDI       ;
; N/A   ; None              ; 11.204 ns       ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 11.157 ns       ; FX2_PE3    ; TMS       ;
; N/A   ; None              ; 11.129 ns       ; FX2_PE2    ; TCK       ;
; N/A   ; None              ; 9.314 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.137 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 5.110 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 4.194 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 2.130 ns  ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 1.797 ns  ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 1.449 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; 0.795 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; 0.680 ns  ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; 0.533 ns  ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; -0.044 ns ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -0.121 ns ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -0.559 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -0.559 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -0.559 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -0.559 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -0.559 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -0.559 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -0.559 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -0.559 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -0.559 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -0.559 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -0.960 ns ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -0.963 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -0.963 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -0.963 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -0.963 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -0.963 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -0.963 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -0.963 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -0.963 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -0.963 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -0.963 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -1.210 ns ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -1.531 ns ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -1.691 ns ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -1.864 ns ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -2.185 ns ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.449 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -2.449 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -2.449 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -2.449 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -2.449 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -2.449 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -2.449 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -2.449 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -2.449 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -2.449 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -2.518 ns ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.644 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -2.853 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -2.853 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -2.853 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -2.853 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -2.853 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -2.853 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -2.853 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -2.853 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -2.853 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -2.853 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -2.930 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -2.930 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -2.930 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -2.930 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -2.930 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -2.930 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -2.930 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -2.930 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -2.930 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -2.930 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -2.978 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -3.024 ns ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -3.334 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -3.334 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -3.334 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -3.334 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -3.334 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -3.334 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -3.334 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -3.334 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -3.334 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -3.334 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -3.357 ns ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -4.340 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.558 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -4.599 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.733 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -4.750 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -4.783 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -4.786 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -4.789 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -4.830 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -4.842 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -4.874 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -4.963 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -4.977 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -4.980 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -5.101 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -5.119 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.131 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.252 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.256 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.386 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.436 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.502 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -5.571 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.602 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.991 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -6.233 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -7.476 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -7.613 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -7.617 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -7.762 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -8.247 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -8.378 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -8.383 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -8.414 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -8.508 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -8.753 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Dec 26 19:58:24 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "division:division_phoenix|bits[6]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[7]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[5]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[4]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[1]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[0]" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0~97" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[3]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[2]" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0~96" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected gated clock "Equal0~80" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected gated clock "BCLK~30" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -503 ps for clock "IFCLK" between source register "CCcount[3]~_Duplicate_115" and destination register "PCC~reg0"
    Info: Fmax is 45.79 MHz (period= 21.838 ns)
    Info: + Largest register to register requirement is 6.244 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.908 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 11.116 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.114 ns) + CELL(0.970 ns) = 4.214 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 26; REG Node = 'IFCLK_4'
                Info: 3: + IC(1.113 ns) + CELL(0.370 ns) = 5.697 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.134 ns) + CELL(0.615 ns) = 7.446 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.339 ns) + CELL(0.970 ns) = 8.755 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.816 ns) + CELL(0.000 ns) = 9.571 ns; Loc. = CLKCTRL_G6; Fanout = 140; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.879 ns) + CELL(0.666 ns) = 11.116 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 4.721 ns ( 42.47 % )
                Info: Total interconnect delay = 6.395 ns ( 57.53 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 15.024 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.071 ns) + CELL(0.970 ns) = 4.171 ns; Loc. = LCFF_X32_Y10_N29; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(1.127 ns) + CELL(0.970 ns) = 6.268 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.665 ns) + CELL(0.589 ns) = 7.522 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.584 ns) + CELL(0.206 ns) = 8.312 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.369 ns) + CELL(0.370 ns) = 9.051 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.352 ns) + CELL(0.206 ns) = 9.609 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.134 ns) + CELL(0.615 ns) = 11.358 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.339 ns) + CELL(0.970 ns) = 12.667 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 10: + IC(0.816 ns) + CELL(0.000 ns) = 13.483 ns; Loc. = CLKCTRL_G6; Fanout = 140; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 11: + IC(0.875 ns) + CELL(0.666 ns) = 15.024 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 12; REG Node = 'CCcount[3]~_Duplicate_115'
                Info: Total cell delay = 6.692 ns ( 44.54 % )
                Info: Total interconnect delay = 8.332 ns ( 55.46 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 12; REG Node = 'CCcount[3]~_Duplicate_115'
        Info: 2: + IC(0.697 ns) + CELL(0.206 ns) = 0.903 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 1; COMB Node = 'Mux7~367_RESYN94_BDD95'
        Info: 3: + IC(0.385 ns) + CELL(0.651 ns) = 1.939 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 1; COMB Node = 'Mux7~367'
        Info: 4: + IC(0.366 ns) + CELL(0.624 ns) = 2.929 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'Mux7~368'
        Info: 5: + IC(0.694 ns) + CELL(0.651 ns) = 4.274 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'Mux7~371'
        Info: 6: + IC(0.421 ns) + CELL(0.650 ns) = 5.345 ns; Loc. = LCCOMB_X16_Y10_N26; Fanout = 1; COMB Node = 'PCC~648'
        Info: 7: + IC(0.670 ns) + CELL(0.624 ns) = 6.639 ns; Loc. = LCCOMB_X17_Y10_N28; Fanout = 1; COMB Node = 'PCC~646'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.747 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 3.514 ns ( 52.08 % )
        Info: Total interconnect delay = 3.233 ns ( 47.92 % )
Warning: Can't achieve timing requirement Clock Setup: 'IFCLK' along 2 path(s). See Report window for details.
Info: Slack time is 30.507 ns for clock "CLK_12MHZ" between source register "CCcount[3]~_Duplicate_115" and destination register "PCC~reg0"
    Info: Fmax is 49.1 MHz (period= 20.366 ns)
    Info: + Largest register to register requirement is 37.254 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.172 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 6.698 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.837 ns) + CELL(0.206 ns) = 3.028 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.339 ns) + CELL(0.970 ns) = 4.337 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 4: + IC(0.816 ns) + CELL(0.000 ns) = 5.153 ns; Loc. = CLKCTRL_G6; Fanout = 140; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 5: + IC(0.879 ns) + CELL(0.666 ns) = 6.698 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 2.827 ns ( 42.21 % )
                Info: Total interconnect delay = 3.871 ns ( 57.79 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 9.870 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N21; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.180 ns) + CELL(0.647 ns) = 4.720 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.118 ns) + CELL(0.366 ns) = 6.204 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.339 ns) + CELL(0.970 ns) = 7.513 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.816 ns) + CELL(0.000 ns) = 8.329 ns; Loc. = CLKCTRL_G6; Fanout = 140; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.875 ns) + CELL(0.666 ns) = 9.870 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 12; REG Node = 'CCcount[3]~_Duplicate_115'
                Info: Total cell delay = 4.604 ns ( 46.65 % )
                Info: Total interconnect delay = 5.266 ns ( 53.35 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 12; REG Node = 'CCcount[3]~_Duplicate_115'
        Info: 2: + IC(0.697 ns) + CELL(0.206 ns) = 0.903 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 1; COMB Node = 'Mux7~367_RESYN94_BDD95'
        Info: 3: + IC(0.385 ns) + CELL(0.651 ns) = 1.939 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 1; COMB Node = 'Mux7~367'
        Info: 4: + IC(0.366 ns) + CELL(0.624 ns) = 2.929 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'Mux7~368'
        Info: 5: + IC(0.694 ns) + CELL(0.651 ns) = 4.274 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'Mux7~371'
        Info: 6: + IC(0.421 ns) + CELL(0.650 ns) = 5.345 ns; Loc. = LCCOMB_X16_Y10_N26; Fanout = 1; COMB Node = 'PCC~648'
        Info: 7: + IC(0.670 ns) + CELL(0.624 ns) = 6.639 ns; Loc. = LCCOMB_X17_Y10_N28; Fanout = 1; COMB Node = 'PCC~646'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.747 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 3.514 ns ( 52.08 % )
        Info: Total interconnect delay = 3.233 ns ( 47.92 % )
Info: Slack time is 30.868 ns for clock "PCLK_12MHZ" between source register "CCcount[3]~_Duplicate_115" and destination register "PCC~reg0"
    Info: Fmax is 54.75 MHz (period= 18.264 ns)
    Info: + Largest register to register requirement is 37.615 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.121 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 8.588 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.993 ns) + CELL(0.623 ns) = 2.611 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.352 ns) + CELL(0.206 ns) = 3.169 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.134 ns) + CELL(0.615 ns) = 4.918 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.339 ns) + CELL(0.970 ns) = 6.227 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.816 ns) + CELL(0.000 ns) = 7.043 ns; Loc. = CLKCTRL_G6; Fanout = 140; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.879 ns) + CELL(0.666 ns) = 8.588 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 4.075 ns ( 47.45 % )
                Info: Total interconnect delay = 4.513 ns ( 52.55 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 10.709 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.275 ns) + CELL(0.970 ns) = 3.240 ns; Loc. = LCFF_X32_Y13_N17; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.730 ns) + CELL(0.206 ns) = 4.176 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.354 ns) + CELL(0.206 ns) = 4.736 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.352 ns) + CELL(0.206 ns) = 5.294 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.134 ns) + CELL(0.615 ns) = 7.043 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.339 ns) + CELL(0.970 ns) = 8.352 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 8: + IC(0.816 ns) + CELL(0.000 ns) = 9.168 ns; Loc. = CLKCTRL_G6; Fanout = 140; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 9: + IC(0.875 ns) + CELL(0.666 ns) = 10.709 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 12; REG Node = 'CCcount[3]~_Duplicate_115'
                Info: Total cell delay = 4.834 ns ( 45.14 % )
                Info: Total interconnect delay = 5.875 ns ( 54.86 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 12; REG Node = 'CCcount[3]~_Duplicate_115'
        Info: 2: + IC(0.697 ns) + CELL(0.206 ns) = 0.903 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 1; COMB Node = 'Mux7~367_RESYN94_BDD95'
        Info: 3: + IC(0.385 ns) + CELL(0.651 ns) = 1.939 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 1; COMB Node = 'Mux7~367'
        Info: 4: + IC(0.366 ns) + CELL(0.624 ns) = 2.929 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'Mux7~368'
        Info: 5: + IC(0.694 ns) + CELL(0.651 ns) = 4.274 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'Mux7~371'
        Info: 6: + IC(0.421 ns) + CELL(0.650 ns) = 5.345 ns; Loc. = LCCOMB_X16_Y10_N26; Fanout = 1; COMB Node = 'PCC~648'
        Info: 7: + IC(0.670 ns) + CELL(0.624 ns) = 6.639 ns; Loc. = LCCOMB_X17_Y10_N28; Fanout = 1; COMB Node = 'PCC~646'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.747 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 3.514 ns ( 52.08 % )
        Info: Total interconnect delay = 3.233 ns ( 47.92 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 1.111 ns for clock "MCLK_12MHZ" between source register "CCcount[3]~_Duplicate_115" and destination register "PCC~reg0"
    Info: Fmax is 53.73 MHz (period= 18.61 ns)
    Info: + Largest register to register requirement is 7.858 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.294 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 9.069 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.992 ns) + CELL(0.366 ns) = 2.353 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.369 ns) + CELL(0.370 ns) = 3.092 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 3.650 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.134 ns) + CELL(0.615 ns) = 5.399 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.339 ns) + CELL(0.970 ns) = 6.708 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 7: + IC(0.816 ns) + CELL(0.000 ns) = 7.524 ns; Loc. = CLKCTRL_G6; Fanout = 140; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 8: + IC(0.879 ns) + CELL(0.666 ns) = 9.069 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 4.188 ns ( 46.18 % )
                Info: Total interconnect delay = 4.881 ns ( 53.82 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 11.363 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.265 ns) + CELL(0.970 ns) = 3.230 ns; Loc. = LCFF_X32_Y13_N1; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.425 ns) + CELL(0.206 ns) = 3.861 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.584 ns) + CELL(0.206 ns) = 4.651 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.369 ns) + CELL(0.370 ns) = 5.390 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.352 ns) + CELL(0.206 ns) = 5.948 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.134 ns) + CELL(0.615 ns) = 7.697 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.339 ns) + CELL(0.970 ns) = 9.006 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 9: + IC(0.816 ns) + CELL(0.000 ns) = 9.822 ns; Loc. = CLKCTRL_G6; Fanout = 140; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 10: + IC(0.875 ns) + CELL(0.666 ns) = 11.363 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 12; REG Node = 'CCcount[3]~_Duplicate_115'
                Info: Total cell delay = 5.204 ns ( 45.80 % )
                Info: Total interconnect delay = 6.159 ns ( 54.20 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 12; REG Node = 'CCcount[3]~_Duplicate_115'
        Info: 2: + IC(0.697 ns) + CELL(0.206 ns) = 0.903 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 1; COMB Node = 'Mux7~367_RESYN94_BDD95'
        Info: 3: + IC(0.385 ns) + CELL(0.651 ns) = 1.939 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 1; COMB Node = 'Mux7~367'
        Info: 4: + IC(0.366 ns) + CELL(0.624 ns) = 2.929 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'Mux7~368'
        Info: 5: + IC(0.694 ns) + CELL(0.651 ns) = 4.274 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'Mux7~371'
        Info: 6: + IC(0.421 ns) + CELL(0.650 ns) = 5.345 ns; Loc. = LCCOMB_X16_Y10_N26; Fanout = 1; COMB Node = 'PCC~648'
        Info: 7: + IC(0.670 ns) + CELL(0.624 ns) = 6.639 ns; Loc. = LCCOMB_X17_Y10_N28; Fanout = 1; COMB Node = 'PCC~646'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.747 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 3.514 ns ( 52.08 % )
        Info: Total interconnect delay = 3.233 ns ( 47.92 % )
Info: Slack time is 13.34 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]"
    Info: Fmax is 133.46 MHz (period= 7.493 ns)
    Info: + Largest register to register requirement is 20.564 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 3.623 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.962 ns) + CELL(0.666 ns) = 3.623 ns; Loc. = LCFF_X1_Y14_N13; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
                Info: Total cell delay = 1.661 ns ( 45.85 % )
                Info: Total interconnect delay = 1.962 ns ( 54.15 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 3.628 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.967 ns) + CELL(0.666 ns) = 3.628 ns; Loc. = LCFF_X2_Y14_N7; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
                Info: Total cell delay = 1.661 ns ( 45.78 % )
                Info: Total interconnect delay = 1.967 ns ( 54.22 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.224 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N7; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
        Info: 2: + IC(2.335 ns) + CELL(0.647 ns) = 2.982 ns; Loc. = LCCOMB_X6_Y4_N30; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~226'
        Info: 3: + IC(1.077 ns) + CELL(0.615 ns) = 4.674 ns; Loc. = LCCOMB_X5_Y4_N22; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 4: + IC(2.090 ns) + CELL(0.460 ns) = 7.224 ns; Loc. = LCFF_X1_Y14_N13; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.722 ns ( 23.84 % )
        Info: Total interconnect delay = 5.502 ns ( 76.16 % )
Info: Slack time is 17.546 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]"
    Info: Fmax is 304.23 MHz (period= 3.287 ns)
    Info: + Largest register to register requirement is 20.568 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.864 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.864 ns; Loc. = LCFF_X5_Y4_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.06 % )
                Info: Total interconnect delay = 1.058 ns ( 36.94 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X6_Y4_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.022 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y4_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.474 ns) + CELL(0.499 ns) = 0.973 ns; Loc. = LCCOMB_X6_Y4_N22; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.545 ns; Loc. = LCCOMB_X6_Y4_N8; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(0.622 ns) + CELL(0.855 ns) = 3.022 ns; Loc. = LCFF_X5_Y4_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
        Info: Total cell delay = 1.560 ns ( 51.62 % )
        Info: Total interconnect delay = 1.462 ns ( 48.38 % )
Info: Minimum slack time is -8.757 ns for clock "IFCLK" between source register "division:division_phoenix|quotient[3]" and destination register "PCC~reg0"
    Info: + Shortest register to register delay is 3.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N13; Fanout = 1; REG Node = 'division:division_phoenix|quotient[3]'
        Info: 2: + IC(0.759 ns) + CELL(0.624 ns) = 1.383 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 1; COMB Node = 'PCC~638_RESYN100_BDD101'
        Info: 3: + IC(0.369 ns) + CELL(0.370 ns) = 2.122 ns; Loc. = LCCOMB_X17_Y10_N0; Fanout = 1; COMB Node = 'PCC~638'
        Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 2.688 ns; Loc. = LCCOMB_X17_Y10_N8; Fanout = 1; COMB Node = 'PCC~641'
        Info: 5: + IC(0.371 ns) + CELL(0.319 ns) = 3.378 ns; Loc. = LCCOMB_X17_Y10_N28; Fanout = 1; COMB Node = 'PCC~646'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.486 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 1.627 ns ( 46.67 % )
        Info: Total interconnect delay = 1.859 ns ( 53.33 % )
    Info: - Smallest register to register requirement is 12.243 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 12.241 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 15.028 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.071 ns) + CELL(0.970 ns) = 4.171 ns; Loc. = LCFF_X32_Y10_N29; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(1.127 ns) + CELL(0.970 ns) = 6.268 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.665 ns) + CELL(0.589 ns) = 7.522 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.584 ns) + CELL(0.206 ns) = 8.312 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.369 ns) + CELL(0.370 ns) = 9.051 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.352 ns) + CELL(0.206 ns) = 9.609 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.134 ns) + CELL(0.615 ns) = 11.358 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.339 ns) + CELL(0.970 ns) = 12.667 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 10: + IC(0.816 ns) + CELL(0.000 ns) = 13.483 ns; Loc. = CLKCTRL_G6; Fanout = 140; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 11: + IC(0.879 ns) + CELL(0.666 ns) = 15.028 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 6.692 ns ( 44.53 % )
                Info: Total interconnect delay = 8.336 ns ( 55.47 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.787 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 226; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.855 ns) + CELL(0.666 ns) = 2.787 ns; Loc. = LCFF_X18_Y10_N13; Fanout = 1; REG Node = 'division:division_phoenix|quotient[3]'
                Info: Total cell delay = 1.796 ns ( 64.44 % )
                Info: Total interconnect delay = 0.991 ns ( 35.56 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 1031 path(s). See Report window for details.
Info: Minimum slack time is -4.117 ns for clock "CLK_12MHZ" between source register "AD_state[2]" and destination register "AD_state[2]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y15_N26; Fanout = 1; COMB Node = 'AD_state[2]~76'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 4.618 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.616 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 11.064 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N21; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.180 ns) + CELL(0.647 ns) = 4.720 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.118 ns) + CELL(0.366 ns) = 6.204 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.339 ns) + CELL(0.970 ns) = 7.513 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.436 ns) + CELL(0.206 ns) = 8.155 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 8.722 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 8: + IC(0.745 ns) + CELL(0.000 ns) = 9.467 ns; Loc. = CLKCTRL_G7; Fanout = 259; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.931 ns) + CELL(0.666 ns) = 11.064 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 5.016 ns ( 45.34 % )
                Info: Total interconnect delay = 6.048 ns ( 54.66 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 6.448 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.837 ns) + CELL(0.206 ns) = 3.028 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.712 ns) + CELL(0.366 ns) = 4.106 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 4: + IC(0.745 ns) + CELL(0.000 ns) = 4.851 ns; Loc. = CLKCTRL_G7; Fanout = 259; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.931 ns) + CELL(0.666 ns) = 6.448 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 2.223 ns ( 34.48 % )
                Info: Total interconnect delay = 4.225 ns ( 65.52 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 643 path(s). See Report window for details.
Info: Minimum slack time is -3.066 ns for clock "PCLK_12MHZ" between source register "AD_state[2]" and destination register "AD_state[2]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y15_N26; Fanout = 1; COMB Node = 'AD_state[2]~76'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 3.567 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.565 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 11.903 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.275 ns) + CELL(0.970 ns) = 3.240 ns; Loc. = LCFF_X32_Y13_N17; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.730 ns) + CELL(0.206 ns) = 4.176 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.354 ns) + CELL(0.206 ns) = 4.736 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.352 ns) + CELL(0.206 ns) = 5.294 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.134 ns) + CELL(0.615 ns) = 7.043 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.339 ns) + CELL(0.970 ns) = 8.352 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.436 ns) + CELL(0.206 ns) = 8.994 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 9: + IC(0.361 ns) + CELL(0.206 ns) = 9.561 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 10: + IC(0.745 ns) + CELL(0.000 ns) = 10.306 ns; Loc. = CLKCTRL_G7; Fanout = 259; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.931 ns) + CELL(0.666 ns) = 11.903 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 5.246 ns ( 44.07 % )
                Info: Total interconnect delay = 6.657 ns ( 55.93 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 8.338 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.993 ns) + CELL(0.623 ns) = 2.611 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.352 ns) + CELL(0.206 ns) = 3.169 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.134 ns) + CELL(0.615 ns) = 4.918 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.712 ns) + CELL(0.366 ns) = 5.996 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.745 ns) + CELL(0.000 ns) = 6.741 ns; Loc. = CLKCTRL_G7; Fanout = 259; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.931 ns) + CELL(0.666 ns) = 8.338 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 3.471 ns ( 41.63 % )
                Info: Total interconnect delay = 4.867 ns ( 58.37 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 465 path(s). See Report window for details.
Info: Minimum slack time is -3.239 ns for clock "MCLK_12MHZ" between source register "AD_state[2]" and destination register "AD_state[2]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y15_N26; Fanout = 1; COMB Node = 'AD_state[2]~76'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 3.740 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.738 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 12.557 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.265 ns) + CELL(0.970 ns) = 3.230 ns; Loc. = LCFF_X32_Y13_N1; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.425 ns) + CELL(0.206 ns) = 3.861 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.584 ns) + CELL(0.206 ns) = 4.651 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.369 ns) + CELL(0.370 ns) = 5.390 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.352 ns) + CELL(0.206 ns) = 5.948 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.134 ns) + CELL(0.615 ns) = 7.697 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.339 ns) + CELL(0.970 ns) = 9.006 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.436 ns) + CELL(0.206 ns) = 9.648 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 10: + IC(0.361 ns) + CELL(0.206 ns) = 10.215 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 11: + IC(0.745 ns) + CELL(0.000 ns) = 10.960 ns; Loc. = CLKCTRL_G7; Fanout = 259; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.931 ns) + CELL(0.666 ns) = 12.557 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 5.616 ns ( 44.72 % )
                Info: Total interconnect delay = 6.941 ns ( 55.28 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 8.819 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.992 ns) + CELL(0.366 ns) = 2.353 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.369 ns) + CELL(0.370 ns) = 3.092 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 3.650 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.134 ns) + CELL(0.615 ns) = 5.399 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.712 ns) + CELL(0.366 ns) = 6.477 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 7: + IC(0.745 ns) + CELL(0.000 ns) = 7.222 ns; Loc. = CLKCTRL_G7; Fanout = 259; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.931 ns) + CELL(0.666 ns) = 8.819 ns; Loc. = LCFF_X14_Y15_N27; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 3.584 ns ( 40.64 % )
                Info: Total interconnect delay = 5.235 ns ( 59.36 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 485 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N0; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 3.623 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.962 ns) + CELL(0.666 ns) = 3.623 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 45.85 % )
                Info: Total interconnect delay = 1.962 ns ( 54.15 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 3.623 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.962 ns) + CELL(0.666 ns) = 3.623 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 45.85 % )
                Info: Total interconnect delay = 1.962 ns ( 54.15 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 910 ps for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 0.912 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y4_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.452 ns) + CELL(0.460 ns) = 0.912 ns; Loc. = LCFF_X6_Y4_N23; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 50.44 % )
        Info: Total interconnect delay = 0.452 ns ( 49.56 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X6_Y4_N23; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X6_Y4_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]" (data pin = "GPIO[22]", clock pin = "SPI_SCK") is 9.019 ns
    Info: + Longest pin to register delay is 12.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'GPIO[22]'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X30_Y0_N1; Fanout = 2; COMB Node = 'GPIO[22]~1'
        Info: 3: + IC(7.541 ns) + CELL(0.650 ns) = 9.185 ns; Loc. = LCCOMB_X5_Y4_N18; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~224'
        Info: 4: + IC(0.358 ns) + CELL(0.589 ns) = 10.132 ns; Loc. = LCCOMB_X5_Y4_N22; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 5: + IC(2.090 ns) + CELL(0.460 ns) = 12.682 ns; Loc. = LCFF_X1_Y14_N13; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 2.693 ns ( 21.23 % )
        Info: Total interconnect delay = 9.989 ns ( 78.77 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 3.623 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.962 ns) + CELL(0.666 ns) = 3.623 ns; Loc. = LCFF_X1_Y14_N13; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.661 ns ( 45.85 % )
        Info: Total interconnect delay = 1.962 ns ( 54.15 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED3" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27" is 23.721 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 14.245 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
        Info: 2: + IC(2.071 ns) + CELL(0.970 ns) = 4.171 ns; Loc. = LCFF_X32_Y10_N29; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(1.127 ns) + CELL(0.970 ns) = 6.268 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.665 ns) + CELL(0.589 ns) = 7.522 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.584 ns) + CELL(0.206 ns) = 8.312 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.369 ns) + CELL(0.370 ns) = 9.051 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.352 ns) + CELL(0.206 ns) = 9.609 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.134 ns) + CELL(0.615 ns) = 11.358 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(1.336 ns) + CELL(0.000 ns) = 12.694 ns; Loc. = CLKCTRL_G5; Fanout = 381; COMB Node = 'CLK_MCLK~6clkctrl'
        Info: 10: + IC(0.885 ns) + CELL(0.666 ns) = 14.245 ns; Loc. = LCFF_X18_Y7_N13; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27'
        Info: Total cell delay = 5.722 ns ( 40.17 % )
        Info: Total interconnect delay = 8.523 ns ( 59.83 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.172 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N13; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27'
        Info: 2: + IC(0.454 ns) + CELL(0.651 ns) = 1.105 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 2; COMB Node = 'LessThan0~226'
        Info: 3: + IC(0.377 ns) + CELL(0.319 ns) = 1.801 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 3; COMB Node = 'LessThan0~228'
        Info: 4: + IC(0.742 ns) + CELL(0.650 ns) = 3.193 ns; Loc. = LCCOMB_X19_Y7_N30; Fanout = 1; COMB Node = 'have_sync~0'
        Info: 5: + IC(2.863 ns) + CELL(3.116 ns) = 9.172 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 4.736 ns ( 51.64 % )
        Info: Total interconnect delay = 4.436 ns ( 48.36 % )
Info: Longest tpd from source pin "MCLK_12MHZ" to destination pin "CLK_MCLK" is 11.685 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
    Info: 2: + IC(0.992 ns) + CELL(0.366 ns) = 2.353 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~3'
    Info: 3: + IC(0.369 ns) + CELL(0.370 ns) = 3.092 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
    Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 3.650 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
    Info: 5: + IC(1.134 ns) + CELL(0.615 ns) = 5.399 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
    Info: 6: + IC(3.030 ns) + CELL(3.256 ns) = 11.685 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 5.808 ns ( 49.70 % )
    Info: Total interconnect delay = 5.877 ns ( 50.30 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT_P", clock pin = "IFCLK") is 5.110 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 15.080 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
        Info: 2: + IC(2.071 ns) + CELL(0.970 ns) = 4.171 ns; Loc. = LCFF_X32_Y10_N29; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(1.127 ns) + CELL(0.970 ns) = 6.268 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.665 ns) + CELL(0.589 ns) = 7.522 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.584 ns) + CELL(0.206 ns) = 8.312 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.369 ns) + CELL(0.370 ns) = 9.051 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.352 ns) + CELL(0.206 ns) = 9.609 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.134 ns) + CELL(0.615 ns) = 11.358 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.339 ns) + CELL(0.970 ns) = 12.667 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 10: + IC(0.816 ns) + CELL(0.000 ns) = 13.483 ns; Loc. = CLKCTRL_G6; Fanout = 140; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 11: + IC(0.931 ns) + CELL(0.666 ns) = 15.080 ns; Loc. = LCFF_X13_Y15_N21; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 6.692 ns ( 44.38 % )
        Info: Total interconnect delay = 8.388 ns ( 55.62 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 10.276 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'CDOUT_P'
        Info: 2: + IC(6.125 ns) + CELL(0.206 ns) = 7.316 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 1; COMB Node = 'Tx_q~40'
        Info: 3: + IC(2.228 ns) + CELL(0.624 ns) = 10.168 ns; Loc. = LCCOMB_X13_Y15_N20; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 10.276 ns; Loc. = LCFF_X13_Y15_N21; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.923 ns ( 18.71 % )
        Info: Total interconnect delay = 8.353 ns ( 81.29 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 141 megabytes
    Info: Processing ended: Fri Dec 26 19:58:26 2008
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


