$date
  Tue Nov 11 18:49:59 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_nbitmux8to1 $end
$var reg 1 ! s0 $end
$var reg 1 " s1 $end
$var reg 1 # s2 $end
$var reg 4 $ x0[3:0] $end
$var reg 4 % x1[3:0] $end
$var reg 4 & x2[3:0] $end
$var reg 4 ' x3[3:0] $end
$var reg 4 ( x4[3:0] $end
$var reg 4 ) x5[3:0] $end
$var reg 4 * x6[3:0] $end
$var reg 4 + x7[3:0] $end
$var reg 4 , y[3:0] $end
$scope module uut $end
$var reg 1 - s0 $end
$var reg 1 . s1 $end
$var reg 1 / s2 $end
$var reg 4 0 x0[3:0] $end
$var reg 4 1 x1[3:0] $end
$var reg 4 2 x2[3:0] $end
$var reg 4 3 x3[3:0] $end
$var reg 4 4 x4[3:0] $end
$var reg 4 5 x5[3:0] $end
$var reg 4 6 x6[3:0] $end
$var reg 4 7 x7[3:0] $end
$var reg 4 8 y[3:0] $end
$scope module muxloop(0) $end
$scope module mux_n $end
$var reg 1 9 s0 $end
$var reg 1 : s1 $end
$var reg 1 ; s2 $end
$var reg 1 < x0 $end
$var reg 1 = x1 $end
$var reg 1 > x2 $end
$var reg 1 ? x3 $end
$var reg 1 @ x4 $end
$var reg 1 A x5 $end
$var reg 1 B x6 $end
$var reg 1 C x7 $end
$var reg 1 D y $end
$var reg 1 E muxaout $end
$var reg 1 F muxbout $end
$var reg 1 G muxcout $end
$var reg 1 H muxdout $end
$var reg 1 I mux1out $end
$var reg 1 J mux2out $end
$var reg 1 K muxout $end
$scope module muxa $end
$var reg 1 L s $end
$var reg 1 M x0 $end
$var reg 1 N x1 $end
$var reg 1 O y $end
$var reg 1 P not_s $end
$var reg 1 Q selx0 $end
$var reg 1 R selx1 $end
$upscope $end
$scope module muxb $end
$var reg 1 S s $end
$var reg 1 T x0 $end
$var reg 1 U x1 $end
$var reg 1 V y $end
$var reg 1 W not_s $end
$var reg 1 X selx0 $end
$var reg 1 Y selx1 $end
$upscope $end
$scope module muxc $end
$var reg 1 Z s $end
$var reg 1 [ x0 $end
$var reg 1 \ x1 $end
$var reg 1 ] y $end
$var reg 1 ^ not_s $end
$var reg 1 _ selx0 $end
$var reg 1 ` selx1 $end
$upscope $end
$scope module muxd $end
$var reg 1 a s $end
$var reg 1 b x0 $end
$var reg 1 c x1 $end
$var reg 1 d y $end
$var reg 1 e not_s $end
$var reg 1 f selx0 $end
$var reg 1 g selx1 $end
$upscope $end
$scope module mux1 $end
$var reg 1 h s $end
$var reg 1 i x0 $end
$var reg 1 j x1 $end
$var reg 1 k y $end
$var reg 1 l not_s $end
$var reg 1 m selx0 $end
$var reg 1 n selx1 $end
$upscope $end
$scope module mux2 $end
$var reg 1 o s $end
$var reg 1 p x0 $end
$var reg 1 q x1 $end
$var reg 1 r y $end
$var reg 1 s not_s $end
$var reg 1 t selx0 $end
$var reg 1 u selx1 $end
$upscope $end
$scope module muxf $end
$var reg 1 v s $end
$var reg 1 w x0 $end
$var reg 1 x x1 $end
$var reg 1 y y $end
$var reg 1 z not_s $end
$var reg 1 { selx0 $end
$var reg 1 | selx1 $end
$upscope $end
$upscope $end
$upscope $end
$scope module muxloop(1) $end
$scope module mux_n $end
$var reg 1 } s0 $end
$var reg 1 !" s1 $end
$var reg 1 "" s2 $end
$var reg 1 #" x0 $end
$var reg 1 $" x1 $end
$var reg 1 %" x2 $end
$var reg 1 &" x3 $end
$var reg 1 '" x4 $end
$var reg 1 (" x5 $end
$var reg 1 )" x6 $end
$var reg 1 *" x7 $end
$var reg 1 +" y $end
$var reg 1 ," muxaout $end
$var reg 1 -" muxbout $end
$var reg 1 ." muxcout $end
$var reg 1 /" muxdout $end
$var reg 1 0" mux1out $end
$var reg 1 1" mux2out $end
$var reg 1 2" muxout $end
$scope module muxa $end
$var reg 1 3" s $end
$var reg 1 4" x0 $end
$var reg 1 5" x1 $end
$var reg 1 6" y $end
$var reg 1 7" not_s $end
$var reg 1 8" selx0 $end
$var reg 1 9" selx1 $end
$upscope $end
$scope module muxb $end
$var reg 1 :" s $end
$var reg 1 ;" x0 $end
$var reg 1 <" x1 $end
$var reg 1 =" y $end
$var reg 1 >" not_s $end
$var reg 1 ?" selx0 $end
$var reg 1 @" selx1 $end
$upscope $end
$scope module muxc $end
$var reg 1 A" s $end
$var reg 1 B" x0 $end
$var reg 1 C" x1 $end
$var reg 1 D" y $end
$var reg 1 E" not_s $end
$var reg 1 F" selx0 $end
$var reg 1 G" selx1 $end
$upscope $end
$scope module muxd $end
$var reg 1 H" s $end
$var reg 1 I" x0 $end
$var reg 1 J" x1 $end
$var reg 1 K" y $end
$var reg 1 L" not_s $end
$var reg 1 M" selx0 $end
$var reg 1 N" selx1 $end
$upscope $end
$scope module mux1 $end
$var reg 1 O" s $end
$var reg 1 P" x0 $end
$var reg 1 Q" x1 $end
$var reg 1 R" y $end
$var reg 1 S" not_s $end
$var reg 1 T" selx0 $end
$var reg 1 U" selx1 $end
$upscope $end
$scope module mux2 $end
$var reg 1 V" s $end
$var reg 1 W" x0 $end
$var reg 1 X" x1 $end
$var reg 1 Y" y $end
$var reg 1 Z" not_s $end
$var reg 1 [" selx0 $end
$var reg 1 \" selx1 $end
$upscope $end
$scope module muxf $end
$var reg 1 ]" s $end
$var reg 1 ^" x0 $end
$var reg 1 _" x1 $end
$var reg 1 `" y $end
$var reg 1 a" not_s $end
$var reg 1 b" selx0 $end
$var reg 1 c" selx1 $end
$upscope $end
$upscope $end
$upscope $end
$scope module muxloop(2) $end
$scope module mux_n $end
$var reg 1 d" s0 $end
$var reg 1 e" s1 $end
$var reg 1 f" s2 $end
$var reg 1 g" x0 $end
$var reg 1 h" x1 $end
$var reg 1 i" x2 $end
$var reg 1 j" x3 $end
$var reg 1 k" x4 $end
$var reg 1 l" x5 $end
$var reg 1 m" x6 $end
$var reg 1 n" x7 $end
$var reg 1 o" y $end
$var reg 1 p" muxaout $end
$var reg 1 q" muxbout $end
$var reg 1 r" muxcout $end
$var reg 1 s" muxdout $end
$var reg 1 t" mux1out $end
$var reg 1 u" mux2out $end
$var reg 1 v" muxout $end
$scope module muxa $end
$var reg 1 w" s $end
$var reg 1 x" x0 $end
$var reg 1 y" x1 $end
$var reg 1 z" y $end
$var reg 1 {" not_s $end
$var reg 1 |" selx0 $end
$var reg 1 }" selx1 $end
$upscope $end
$scope module muxb $end
$var reg 1 !# s $end
$var reg 1 "# x0 $end
$var reg 1 ## x1 $end
$var reg 1 $# y $end
$var reg 1 %# not_s $end
$var reg 1 &# selx0 $end
$var reg 1 '# selx1 $end
$upscope $end
$scope module muxc $end
$var reg 1 (# s $end
$var reg 1 )# x0 $end
$var reg 1 *# x1 $end
$var reg 1 +# y $end
$var reg 1 ,# not_s $end
$var reg 1 -# selx0 $end
$var reg 1 .# selx1 $end
$upscope $end
$scope module muxd $end
$var reg 1 /# s $end
$var reg 1 0# x0 $end
$var reg 1 1# x1 $end
$var reg 1 2# y $end
$var reg 1 3# not_s $end
$var reg 1 4# selx0 $end
$var reg 1 5# selx1 $end
$upscope $end
$scope module mux1 $end
$var reg 1 6# s $end
$var reg 1 7# x0 $end
$var reg 1 8# x1 $end
$var reg 1 9# y $end
$var reg 1 :# not_s $end
$var reg 1 ;# selx0 $end
$var reg 1 <# selx1 $end
$upscope $end
$scope module mux2 $end
$var reg 1 =# s $end
$var reg 1 ># x0 $end
$var reg 1 ?# x1 $end
$var reg 1 @# y $end
$var reg 1 A# not_s $end
$var reg 1 B# selx0 $end
$var reg 1 C# selx1 $end
$upscope $end
$scope module muxf $end
$var reg 1 D# s $end
$var reg 1 E# x0 $end
$var reg 1 F# x1 $end
$var reg 1 G# y $end
$var reg 1 H# not_s $end
$var reg 1 I# selx0 $end
$var reg 1 J# selx1 $end
$upscope $end
$upscope $end
$upscope $end
$scope module muxloop(3) $end
$scope module mux_n $end
$var reg 1 K# s0 $end
$var reg 1 L# s1 $end
$var reg 1 M# s2 $end
$var reg 1 N# x0 $end
$var reg 1 O# x1 $end
$var reg 1 P# x2 $end
$var reg 1 Q# x3 $end
$var reg 1 R# x4 $end
$var reg 1 S# x5 $end
$var reg 1 T# x6 $end
$var reg 1 U# x7 $end
$var reg 1 V# y $end
$var reg 1 W# muxaout $end
$var reg 1 X# muxbout $end
$var reg 1 Y# muxcout $end
$var reg 1 Z# muxdout $end
$var reg 1 [# mux1out $end
$var reg 1 \# mux2out $end
$var reg 1 ]# muxout $end
$scope module muxa $end
$var reg 1 ^# s $end
$var reg 1 _# x0 $end
$var reg 1 `# x1 $end
$var reg 1 a# y $end
$var reg 1 b# not_s $end
$var reg 1 c# selx0 $end
$var reg 1 d# selx1 $end
$upscope $end
$scope module muxb $end
$var reg 1 e# s $end
$var reg 1 f# x0 $end
$var reg 1 g# x1 $end
$var reg 1 h# y $end
$var reg 1 i# not_s $end
$var reg 1 j# selx0 $end
$var reg 1 k# selx1 $end
$upscope $end
$scope module muxc $end
$var reg 1 l# s $end
$var reg 1 m# x0 $end
$var reg 1 n# x1 $end
$var reg 1 o# y $end
$var reg 1 p# not_s $end
$var reg 1 q# selx0 $end
$var reg 1 r# selx1 $end
$upscope $end
$scope module muxd $end
$var reg 1 s# s $end
$var reg 1 t# x0 $end
$var reg 1 u# x1 $end
$var reg 1 v# y $end
$var reg 1 w# not_s $end
$var reg 1 x# selx0 $end
$var reg 1 y# selx1 $end
$upscope $end
$scope module mux1 $end
$var reg 1 z# s $end
$var reg 1 {# x0 $end
$var reg 1 |# x1 $end
$var reg 1 }# y $end
$var reg 1 !$ not_s $end
$var reg 1 "$ selx0 $end
$var reg 1 #$ selx1 $end
$upscope $end
$scope module mux2 $end
$var reg 1 $$ s $end
$var reg 1 %$ x0 $end
$var reg 1 &$ x1 $end
$var reg 1 '$ y $end
$var reg 1 ($ not_s $end
$var reg 1 )$ selx0 $end
$var reg 1 *$ selx1 $end
$upscope $end
$scope module muxf $end
$var reg 1 +$ s $end
$var reg 1 ,$ x0 $end
$var reg 1 -$ x1 $end
$var reg 1 .$ y $end
$var reg 1 /$ not_s $end
$var reg 1 0$ selx0 $end
$var reg 1 1$ selx1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
b0000 $
b0001 %
b0010 &
b0011 '
b0100 (
b0101 )
b0110 *
b0111 +
b0000 ,
0-
0.
0/
b0000 0
b0001 1
b0010 2
b0011 3
b0100 4
b0101 5
b0110 6
b0111 7
b0000 8
09
0:
0;
0<
1=
0>
1?
0@
1A
0B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
1N
0O
1P
0Q
0R
0S
0T
1U
0V
1W
0X
0Y
0Z
0[
1\
0]
1^
0_
0`
0a
0b
1c
0d
1e
0f
0g
0h
0i
0j
0k
1l
0m
0n
0o
0p
0q
0r
1s
0t
0u
0v
0w
0x
0y
1z
0{
0|
0}
0!"
0""
0#"
0$"
1%"
1&"
0'"
0("
1)"
1*"
0+"
0,"
1-"
0."
1/"
00"
01"
02"
03"
04"
05"
06"
17"
08"
09"
0:"
1;"
1<"
1="
1>"
1?"
0@"
0A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
1I"
1J"
1K"
1L"
1M"
0N"
0O"
0P"
1Q"
0R"
1S"
0T"
0U"
0V"
0W"
1X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
0`"
1a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
1k"
1l"
1m"
1n"
0o"
0p"
0q"
1r"
1s"
0t"
1u"
0v"
0w"
0x"
0y"
0z"
1{"
0|"
0}"
0!#
0"#
0##
0$#
1%#
0&#
0'#
0(#
1)#
1*#
1+#
1,#
1-#
0.#
0/#
10#
11#
12#
13#
14#
05#
06#
07#
08#
09#
1:#
0;#
0<#
0=#
1>#
1?#
1@#
1A#
1B#
0C#
0D#
0E#
1F#
0G#
1H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
1b#
0c#
0d#
0e#
0f#
0g#
0h#
1i#
0j#
0k#
0l#
0m#
0n#
0o#
1p#
0q#
0r#
0s#
0t#
0u#
0v#
1w#
0x#
0y#
0z#
0{#
0|#
0}#
1!$
0"$
0#$
0$$
0%$
0&$
0'$
1($
0)$
0*$
0+$
0,$
0-$
0.$
1/$
00$
01$
#20000000
#70000000
1!
b0001 ,
1-
b0001 8
19
1D
1E
1F
1G
1H
1I
1J
1K
1L
1O
0P
1R
1S
1V
0W
1Y
1Z
1]
0^
1`
1a
1d
0e
1g
1i
1j
1k
1m
1p
1q
1r
1t
1w
1x
1y
1{
1}
13"
07"
1:"
0>"
0?"
1@"
1A"
0E"
1H"
0L"
0M"
1N"
1d"
1w"
0{"
1!#
0%#
1(#
0,#
0-#
1.#
1/#
03#
04#
15#
1K#
1^#
0b#
1e#
0i#
1l#
0p#
1s#
0w#
#120000000
0!
1"
b0010 ,
0-
1.
b0010 8
09
1:
0D
0E
0F
0G
0H
0I
0J
0K
0L
0O
1P
0R
0S
0V
1W
0Y
0Z
0]
1^
0`
0a
0d
1e
0g
1h
0i
0j
0k
0l
0m
0n
1o
0p
0q
0r
0s
0t
0u
0w
0x
0y
0{
0}
1!"
1+"
1-"
1/"
10"
11"
12"
03"
17"
0:"
1="
1>"
1?"
0@"
0A"
1E"
0H"
1K"
1L"
1M"
0N"
1O"
1Q"
1R"
0S"
1U"
1V"
1X"
1Y"
0Z"
1\"
1^"
1_"
1`"
1b"
0d"
1e"
1r"
1s"
1u"
0w"
1{"
0!#
1%#
0(#
1+#
1,#
1-#
0.#
0/#
12#
13#
14#
05#
16#
0:#
1=#
1>#
1?#
1@#
0A#
0B#
1C#
1F#
0K#
1L#
0^#
1b#
0e#
1i#
0l#
1p#
0s#
1w#
1z#
0!$
1$$
0($
#170000000
1!
b0011 ,
1-
b0011 8
19
1D
1E
1F
1G
1H
1I
1J
1K
1L
1O
0P
1R
1S
1V
0W
1Y
1Z
1]
0^
1`
1a
1d
0e
1g
1i
1j
1k
1n
1p
1q
1r
1u
1w
1x
1y
1{
1}
13"
07"
1:"
0>"
0?"
1@"
1A"
0E"
1H"
0L"
0M"
1N"
1d"
1w"
0{"
1!#
0%#
1(#
0,#
0-#
1.#
1/#
03#
04#
15#
1K#
1^#
0b#
1e#
0i#
1l#
0p#
1s#
0w#
#220000000
0!
0"
1#
b0100 ,
0-
0.
1/
b0100 8
09
0:
1;
0D
0E
0F
0G
0H
0I
0J
0K
0L
0O
1P
0R
0S
0V
1W
0Y
0Z
0]
1^
0`
0a
0d
1e
0g
0h
0i
0j
0k
1l
0m
0n
0o
0p
0q
0r
1s
0t
0u
1v
0w
0x
0y
0z
0{
0|
0}
0!"
1""
0+"
1-"
1/"
00"
01"
02"
03"
17"
0:"
1="
1>"
1?"
0@"
0A"
1E"
0H"
1K"
1L"
1M"
0N"
0O"
1Q"
0R"
1S"
0U"
0V"
1X"
0Y"
1Z"
0\"
1]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
1o"
1r"
1s"
1u"
1v"
0w"
1{"
0!#
1%#
0(#
1+#
1,#
1-#
0.#
0/#
12#
13#
14#
05#
06#
1:#
0=#
1>#
1?#
1@#
1A#
1B#
0C#
1D#
1F#
1G#
0H#
1J#
0K#
0L#
1M#
0^#
1b#
0e#
1i#
0l#
1p#
0s#
1w#
0z#
1!$
0$$
1($
1+$
0/$
#270000000
1!
b0101 ,
1-
b0101 8
19
1D
1E
1F
1G
1H
1I
1J
1K
1L
1O
0P
1R
1S
1V
0W
1Y
1Z
1]
0^
1`
1a
1d
0e
1g
1i
1j
1k
1m
1p
1q
1r
1t
1w
1x
1y
1|
1}
13"
07"
1:"
0>"
0?"
1@"
1A"
0E"
1H"
0L"
0M"
1N"
1d"
1w"
0{"
1!#
0%#
1(#
0,#
0-#
1.#
1/#
03#
04#
15#
1K#
1^#
0b#
1e#
0i#
1l#
0p#
1s#
0w#
#320000000
0!
1"
b0110 ,
0-
1.
b0110 8
09
1:
0D
0E
0F
0G
0H
0I
0J
0K
0L
0O
1P
0R
0S
0V
1W
0Y
0Z
0]
1^
0`
0a
0d
1e
0g
1h
0i
0j
0k
0l
0m
0n
1o
0p
0q
0r
0s
0t
0u
0w
0x
0y
0|
0}
1!"
1+"
1-"
1/"
10"
11"
12"
03"
17"
0:"
1="
1>"
1?"
0@"
0A"
1E"
0H"
1K"
1L"
1M"
0N"
1O"
1Q"
1R"
0S"
1U"
1V"
1X"
1Y"
0Z"
1\"
1^"
1_"
1`"
1c"
0d"
1e"
1o"
1r"
1s"
1u"
1v"
0w"
1{"
0!#
1%#
0(#
1+#
1,#
1-#
0.#
0/#
12#
13#
14#
05#
16#
0:#
1=#
1>#
1?#
1@#
0A#
0B#
1C#
1F#
1G#
1J#
0K#
1L#
0^#
1b#
0e#
1i#
0l#
1p#
0s#
1w#
1z#
0!$
1$$
0($
#370000000
1!
b0111 ,
1-
b0111 8
19
1D
1E
1F
1G
1H
1I
1J
1K
1L
1O
0P
1R
1S
1V
0W
1Y
1Z
1]
0^
1`
1a
1d
0e
1g
1i
1j
1k
1n
1p
1q
1r
1u
1w
1x
1y
1|
1}
13"
07"
1:"
0>"
0?"
1@"
1A"
0E"
1H"
0L"
0M"
1N"
1d"
1w"
0{"
1!#
0%#
1(#
0,#
0-#
1.#
1/#
03#
04#
15#
1K#
1^#
0b#
1e#
0i#
1l#
0p#
1s#
0w#
#420000000
