{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590587489606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590587489607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 22:51:29 2020 " "Processing started: Wed May 27 22:51:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590587489607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1590587489607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1590587489607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1590587489939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1590587489939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_project-behavior " "Found design unit 1: testbench_project-behavior" {  } { { "vhdl/testbench_project.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/testbench_project.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498913 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_project " "Found entity 1: testbench_project" {  } { { "vhdl/testbench_project.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/testbench_project.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590587498913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "vhdl/ALU.vhdl" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/ALU.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498915 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "vhdl/ALU.vhdl" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590587498915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-behavioural " "Found design unit 1: Decoder-behavioural" {  } { { "vhdl/decoder.vhdl" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/decoder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498917 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "vhdl/decoder.vhdl" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/decoder.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590587498917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-behavioral " "Found design unit 1: InstructionRegister-behavioral" {  } { { "vhdl/InstructionRegister.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/InstructionRegister.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498918 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "vhdl/InstructionRegister.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/InstructionRegister.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590587498918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-Behavior " "Found design unit 1: reg_file-Behavior" {  } { { "vhdl/reg_file.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/reg_file.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498920 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "vhdl/reg_file.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/reg_file.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590587498920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputsig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/outputsig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputsig-behavioural " "Found design unit 1: outputsig-behavioural" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498922 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputsig " "Found entity 1: outputsig" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590587498922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/next_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/next_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 next_state-behavioural " "Found design unit 1: next_state-behavioural" {  } { { "vhdl/next_state.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/next_state.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498923 ""} { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "vhdl/next_state.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/next_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590587498923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behavioural " "Found design unit 1: FSM-behavioural" {  } { { "vhdl/FSM.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498925 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "vhdl/FSM.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590587498925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590587498925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1590587498951 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_counter FSM.vhd(106) " "VHDL Signal Declaration warning at FSM.vhd(106): used implicit default value for signal \"pc_counter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/FSM.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1590587498953 "|FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_OP_in_ALU2 FSM.vhd(122) " "Verilog HDL or VHDL warning at FSM.vhd(122): object \"to_OP_in_ALU2\" assigned a value but never read" {  } { { "vhdl/FSM.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1590587498953 "|FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:INST_REG " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:INST_REG\"" {  } { { "vhdl/FSM.vhd" "INST_REG" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590587498953 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NUM_INSTRUCTIONS InstructionRegister.vhd(21) " "VHDL Signal Declaration warning at InstructionRegister.vhd(21): used explicit default value for signal \"NUM_INSTRUCTIONS\" because signal was never assigned a value" {  } { { "vhdl/InstructionRegister.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/InstructionRegister.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1590587498955 "|FSM|InstructionRegister:INST_REG"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INSTRUCTION_SIZE InstructionRegister.vhd(22) " "VHDL Signal Declaration warning at InstructionRegister.vhd(22): used explicit default value for signal \"INSTRUCTION_SIZE\" because signal was never assigned a value" {  } { { "vhdl/InstructionRegister.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/InstructionRegister.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1590587498955 "|FSM|InstructionRegister:INST_REG"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "instructions\[4\] InstructionRegister.vhd(32) " "Using initial value X (don't care) for net \"instructions\[4\]\" at InstructionRegister.vhd(32)" {  } { { "vhdl/InstructionRegister.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/InstructionRegister.vhd" 32 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587498956 "|FSM|InstructionRegister:INST_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:DECODER0 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:DECODER0\"" {  } { { "vhdl/FSM.vhd" "DECODER0" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590587499001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state next_state:NEXT_STATE0 " "Elaborating entity \"next_state\" for hierarchy \"next_state:NEXT_STATE0\"" {  } { { "vhdl/FSM.vhd" "NEXT_STATE0" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590587499002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "vhdl/FSM.vhd" "ALU0" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590587499003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:REG_FILE0 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:REG_FILE0\"" {  } { { "vhdl/FSM.vhd" "REG_FILE0" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590587499004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputsig outputsig:OUTPUT_SIG " "Elaborating entity \"outputsig\" for hierarchy \"outputsig:OUTPUT_SIG\"" {  } { { "vhdl/FSM.vhd" "OUTPUT_SIG" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590587499005 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_instruction_from_instruction_from_register outputsig.vhd(59) " "VHDL Process Statement warning at outputsig.vhd(59): signal \"output_instruction_from_instruction_from_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499006 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_arg2_from_decoder outputsig.vhd(65) " "VHDL Process Statement warning at outputsig.vhd(65): signal \"output_arg2_from_decoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499006 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_arg1_from_decoder outputsig.vhd(69) " "VHDL Process Statement warning at outputsig.vhd(69): signal \"output_arg1_from_decoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499006 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_arg2_from_decoder outputsig.vhd(71) " "VHDL Process Statement warning at outputsig.vhd(71): signal \"output_arg2_from_decoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_arg1_from_decoder outputsig.vhd(78) " "VHDL Process Statement warning at outputsig.vhd(78): signal \"output_arg1_from_decoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_arg1_from_decoder outputsig.vhd(87) " "VHDL Process Statement warning at outputsig.vhd(87): signal \"output_arg1_from_decoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_arg2_from_decoder outputsig.vhd(97) " "VHDL Process Statement warning at outputsig.vhd(97): signal \"output_arg2_from_decoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_output_from_reg_file outputsig.vhd(101) " "VHDL Process Statement warning at outputsig.vhd(101): signal \"output_output_from_reg_file\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_op_code_from_decoder outputsig.vhd(107) " "VHDL Process Statement warning at outputsig.vhd(107): signal \"output_op_code_from_decoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_output_from_reg_file outputsig.vhd(112) " "VHDL Process Statement warning at outputsig.vhd(112): signal \"output_output_from_reg_file\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_C_from_ALU2 outputsig.vhd(114) " "VHDL Process Statement warning at outputsig.vhd(114): signal \"output_C_from_ALU2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_arg1_from_decoder outputsig.vhd(116) " "VHDL Process Statement warning at outputsig.vhd(116): signal \"output_arg1_from_decoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_arg1_from_decoder outputsig.vhd(123) " "VHDL Process Statement warning at outputsig.vhd(123): signal \"output_arg1_from_decoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_pc_counter_from_instruction_register outputsig.vhd(125) " "VHDL Process Statement warning at outputsig.vhd(125): signal \"output_pc_counter_from_instruction_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_arg1_from_decoder outputsig.vhd(131) " "VHDL Process Statement warning at outputsig.vhd(131): signal \"output_arg1_from_decoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_output_from_reg_file outputsig.vhd(135) " "VHDL Process Statement warning at outputsig.vhd(135): signal \"output_output_from_reg_file\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_incr_clk_in_instruction_register outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_incr_clk_in_instruction_register\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_instruction_in_decoder outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_instruction_in_decoder\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_reg0sel_in_reg_file outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_reg0sel_in_reg_file\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_mode_in_reg_file outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_mode_in_reg_file\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_rw_mode_in_reg_file outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_rw_mode_in_reg_file\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_input_in_reg_file outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_input_in_reg_file\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_reg1sel_in_reg_file outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_reg1sel_in_reg_file\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_A_SET_in_ALU2 outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_A_SET_in_ALU2\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_A_in_ALU2 outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_A_in_ALU2\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_OP_in_ALU2 outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_OP_in_ALU2\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_TRIGGER_in_ALU2 outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_TRIGGER_in_ALU2\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_B_in_ALU2 outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_B_in_ALU2\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_pc_in_in_instruction_register outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_pc_in_in_instruction_register\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_branch_in_instruction_register outputsig.vhd(45) " "VHDL Process Statement warning at outputsig.vhd(45): inferring latch(es) for signal or variable \"to_branch_in_instruction_register\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_branch_in_instruction_register outputsig.vhd(45) " "Inferred latch for \"to_branch_in_instruction_register\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_pc_in_in_instruction_register\[0\] outputsig.vhd(45) " "Inferred latch for \"to_pc_in_in_instruction_register\[0\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_pc_in_in_instruction_register\[1\] outputsig.vhd(45) " "Inferred latch for \"to_pc_in_in_instruction_register\[1\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499007 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_pc_in_in_instruction_register\[2\] outputsig.vhd(45) " "Inferred latch for \"to_pc_in_in_instruction_register\[2\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_B_in_ALU2\[0\] outputsig.vhd(45) " "Inferred latch for \"to_B_in_ALU2\[0\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_B_in_ALU2\[1\] outputsig.vhd(45) " "Inferred latch for \"to_B_in_ALU2\[1\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_B_in_ALU2\[2\] outputsig.vhd(45) " "Inferred latch for \"to_B_in_ALU2\[2\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_TRIGGER_in_ALU2 outputsig.vhd(45) " "Inferred latch for \"to_TRIGGER_in_ALU2\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_OP_in_ALU2\[0\] outputsig.vhd(45) " "Inferred latch for \"to_OP_in_ALU2\[0\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_OP_in_ALU2\[1\] outputsig.vhd(45) " "Inferred latch for \"to_OP_in_ALU2\[1\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_OP_in_ALU2\[2\] outputsig.vhd(45) " "Inferred latch for \"to_OP_in_ALU2\[2\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_A_in_ALU2\[0\] outputsig.vhd(45) " "Inferred latch for \"to_A_in_ALU2\[0\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_A_in_ALU2\[1\] outputsig.vhd(45) " "Inferred latch for \"to_A_in_ALU2\[1\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_A_in_ALU2\[2\] outputsig.vhd(45) " "Inferred latch for \"to_A_in_ALU2\[2\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_A_SET_in_ALU2 outputsig.vhd(45) " "Inferred latch for \"to_A_SET_in_ALU2\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_reg1sel_in_reg_file\[0\] outputsig.vhd(45) " "Inferred latch for \"to_reg1sel_in_reg_file\[0\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_reg1sel_in_reg_file\[1\] outputsig.vhd(45) " "Inferred latch for \"to_reg1sel_in_reg_file\[1\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_reg1sel_in_reg_file\[2\] outputsig.vhd(45) " "Inferred latch for \"to_reg1sel_in_reg_file\[2\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_input_in_reg_file\[0\] outputsig.vhd(45) " "Inferred latch for \"to_input_in_reg_file\[0\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_input_in_reg_file\[1\] outputsig.vhd(45) " "Inferred latch for \"to_input_in_reg_file\[1\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_input_in_reg_file\[2\] outputsig.vhd(45) " "Inferred latch for \"to_input_in_reg_file\[2\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_rw_mode_in_reg_file outputsig.vhd(45) " "Inferred latch for \"to_rw_mode_in_reg_file\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_mode_in_reg_file outputsig.vhd(45) " "Inferred latch for \"to_mode_in_reg_file\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_reg0sel_in_reg_file\[0\] outputsig.vhd(45) " "Inferred latch for \"to_reg0sel_in_reg_file\[0\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_reg0sel_in_reg_file\[1\] outputsig.vhd(45) " "Inferred latch for \"to_reg0sel_in_reg_file\[1\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_reg0sel_in_reg_file\[2\] outputsig.vhd(45) " "Inferred latch for \"to_reg0sel_in_reg_file\[2\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_instruction_in_decoder\[0\] outputsig.vhd(45) " "Inferred latch for \"to_instruction_in_decoder\[0\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_instruction_in_decoder\[1\] outputsig.vhd(45) " "Inferred latch for \"to_instruction_in_decoder\[1\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_instruction_in_decoder\[2\] outputsig.vhd(45) " "Inferred latch for \"to_instruction_in_decoder\[2\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_instruction_in_decoder\[3\] outputsig.vhd(45) " "Inferred latch for \"to_instruction_in_decoder\[3\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_instruction_in_decoder\[4\] outputsig.vhd(45) " "Inferred latch for \"to_instruction_in_decoder\[4\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_instruction_in_decoder\[5\] outputsig.vhd(45) " "Inferred latch for \"to_instruction_in_decoder\[5\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_instruction_in_decoder\[6\] outputsig.vhd(45) " "Inferred latch for \"to_instruction_in_decoder\[6\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_instruction_in_decoder\[7\] outputsig.vhd(45) " "Inferred latch for \"to_instruction_in_decoder\[7\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_instruction_in_decoder\[8\] outputsig.vhd(45) " "Inferred latch for \"to_instruction_in_decoder\[8\]\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_incr_clk_in_instruction_register outputsig.vhd(45) " "Inferred latch for \"to_incr_clk_in_instruction_register\" at outputsig.vhd(45)" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590587499008 "|FSM|outputsig:OUTPUT_SIG"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590587499205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 27 22:51:39 2020 " "Processing ended: Wed May 27 22:51:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590587499205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590587499205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590587499205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1590587499205 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 36 s " "Quartus Prime Flow was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1590587499846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590587500408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590587500420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 22:51:40 2020 " "Processing started: Wed May 27 22:51:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590587500420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1590587500420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim project project " "Command: quartus_sh -t d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim project project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1590587500420 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim project project " "Quartus(args): --rtl_sim project project" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1590587500420 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1590587500562 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1590587500661 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1590587500662 ""}
{ "Warning" "0" "" "Warning: File project_run_msim_rtl_vhdl.do already exists - backing up current file as project_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File project_run_msim_rtl_vhdl.do already exists - backing up current file as project_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1590587500723 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/atlas/Desktop/ELEC2602/Lab/Project/simulation/modelsim/project_run_msim_rtl_vhdl.do" {  } { { "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/simulation/modelsim/project_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/simulation/modelsim/project_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/atlas/Desktop/ELEC2602/Lab/Project/simulation/modelsim/project_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1590587500751 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1590587500751 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1590587500754 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1590587500754 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/atlas/Desktop/ELEC2602/Lab/Project/project_nativelink_simulation.rpt" {  } { { "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/project_nativelink_simulation.rpt" "0" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/project_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/atlas/Desktop/ELEC2602/Lab/Project/project_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1590587500754 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1590587500754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590587500755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 27 22:51:40 2020 " "Processing ended: Wed May 27 22:51:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590587500755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590587500755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590587500755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1590587500755 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 37 s " "Quartus Prime Flow was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1590587687028 ""}
