<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="licznik_projekt.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="C3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="bin2bcd.fdo"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bin2bcd.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="bin2bcd.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="binary_to_BCD.fdo"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="binary_to_BCD.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="binary_to_BCD.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clk_gen_1Hz_v3.spl"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clk_gen_50.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_gen_50.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="dekoderL1.fdo"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dekoderL1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="dekoderL1.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="dekoderL2.fdo"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dekoderL2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="dekoderL2.vhf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="led4_driver.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="led4_driver.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="licznik3bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="licznik3bit.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="licznikL1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="licznikL1.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="licznikL2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="licznikL2.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="symulacja.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="symulacja.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523636303" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1523636303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523696217" xil_pn:in_ck="-5128125683040585205" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523696217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_gen_50.vhd"/>
      <outfile xil_pn:name="led4_driver.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1523696217" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8204680963714443951" xil_pn:start_ts="1523696217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523874212" xil_pn:in_ck="1121845900748270698" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1269673398413802575" xil_pn:start_ts="1523874207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bin2bcd.vhf"/>
      <outfile xil_pn:name="dekoderL1.vhf"/>
      <outfile xil_pn:name="dekoderL2.vhf"/>
      <outfile xil_pn:name="licznik3bit.vhf"/>
      <outfile xil_pn:name="licznikL1.vhf"/>
      <outfile xil_pn:name="licznikL2.vhf"/>
      <outfile xil_pn:name="symulacja.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1523646698" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7293762962710594242" xil_pn:start_ts="1523646698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523874212" xil_pn:in_ck="6106725345631522854" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1523874212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bin2bcd.vhf"/>
      <outfile xil_pn:name="clk_gen_50.vhd"/>
      <outfile xil_pn:name="dekoderL1.vhf"/>
      <outfile xil_pn:name="dekoderL2.vhf"/>
      <outfile xil_pn:name="led4_driver.vhd"/>
      <outfile xil_pn:name="licznik3bit.vhf"/>
      <outfile xil_pn:name="licznikL1.vhf"/>
      <outfile xil_pn:name="licznikL2.vhf"/>
      <outfile xil_pn:name="symulacja.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1523874217" xil_pn:in_ck="6106725345631522854" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="7256766304810292024" xil_pn:start_ts="1523874212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="symulacja.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
  </transforms>

</generated_project>
