#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 13 13:10:50 2020
# Process ID: 26052
# Current directory: D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33560 D:\Documents\School\CMPE 140\CMPE140Labs\Lab6\Code\Single_Cycle_CPU\Single_Cycle_CPU.xpr
# Log file: D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/vivado.log
# Journal file: D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Single_Cycle_CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mips_fpga
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1290.746 ; gain = 149.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_fpga' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips_top' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (3#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (5#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signext' (7#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:12]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (9#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (10#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:1]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (11#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (12#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips' (13#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (14#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (15#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (16#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (17#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (18#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_fpga' (19#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1326.633 ; gain = 185.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1326.633 ; gain = 185.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1326.633 ; gain = 185.012
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Finished Parsing XDC File [D:/Documents/School/CMPE 140/CMPE140Labs/Lab6/Code/Single_Cycle_CPU/Single_Cycle_CPU.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1469.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.039 ; gain = 394.418
48 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1536.039 ; gain = 598.871
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 15:05:36 2020...
