CPUs?
(micro)?processor'?s?
ISAs?|\(ISAs?\)
fuzz(ers?|ing)?
SMT|\(SMT\)
simultaneous.{0,3}multi.{0,3}threading
instruction( set architectures?|s| set simulators?| sets?)?
programs?
register transfer level
RTL|\(RTL\)
software
hardware
RISC-V
Intel(.?'s)?
AMD(.?'s)?
ARM(.?'s)?
x86
leak(ed|ages?|ing|s)?
side.{0,3}channels?
exploit(ed|s|ing|ations?)?
MSR
binar(y|ies)
speculative execution