Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Tue Jul  6 16:05:32 2021
| Host             : WinDev2104Eval running 64-bit major release  (build 9200)
| Command          : report_power -file tri_mode_ethernet_mac_0_example_design_power_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_power_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_power_routed.rpx
| Design           : tri_mode_ethernet_mac_0_example_design
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.486 |
| Dynamic (W)              | 0.323 |
| Device Static (W)        | 0.162 |
| Total Off-Chip Power (W) | 0.007 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.064 |       14 |       --- |             --- |
| Slice Logic              |     0.007 |    23548 |       --- |             --- |
|   LUT as Logic           |     0.006 |     6351 |    203800 |            3.12 |
|   CARRY4                 |    <0.001 |      209 |     50950 |            0.41 |
|   Register               |    <0.001 |    13717 |    407600 |            3.37 |
|   LUT as Shift Register  |    <0.001 |      152 |     64000 |            0.24 |
|   LUT as Distributed RAM |    <0.001 |      260 |     64000 |            0.41 |
|   F7/F8 Muxes            |    <0.001 |     1648 |    203800 |            0.81 |
|   Others                 |     0.000 |      483 |       --- |             --- |
| Signals                  |     0.016 |    17326 |       --- |             --- |
| Block RAM                |     0.005 |        4 |       445 |            0.90 |
| MMCM                     |     0.195 |        2 |        10 |           20.00 |
| I/O                      |     0.036 |       34 |       500 |            6.80 |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     0.486 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.166 |       0.096 |      0.070 |
| Vccaux    |       1.800 |     0.141 |       0.113 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.008 |       0.007 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.009 |       0.008 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+
| clk_in_p                                                                                   | clk_in_p                                                                             |             5.0 |
| clkfbout                                                                                   | example_clocks/clock_generator/clkfbout                                              |             5.0 |
| clkfbout_1                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkfbout |             8.0 |
| clkout0                                                                                    | example_clocks/clock_generator/clkout0                                               |             8.0 |
| clkout0_1                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0  |             8.0 |
| clkout1                                                                                    | example_clocks/clock_generator/clkout1                                               |            10.0 |
| clkout1_1                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1  |             8.0 |
| clkout2                                                                                    | example_clocks/clock_generator/clkout2                                               |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                 |            33.0 |
| rgmii_rxc                                                                                  | rgmii_rxc                                                                            |             8.0 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| tri_mode_ethernet_mac_0_example_design                                             |     0.323 |
|   axi_lite_controller                                                              |     0.002 |
|     update_speed_sync_inst                                                         |    <0.001 |
|   dbg_hub                                                                          |     0.003 |
|     inst                                                                           |     0.003 |
|       BSCANID.u_xsdbm_id                                                           |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.003 |
|           U_ICON_INTERFACE                                                         |     0.002 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   example_clocks                                                                   |     0.114 |
|     clock_generator                                                                |     0.109 |
|     lock_sync                                                                      |    <0.001 |
|     mmcm_reset_gen                                                                 |    <0.001 |
|   example_resets                                                                   |    <0.001 |
|     axi_lite_reset_gen                                                             |    <0.001 |
|     chk_reset_gen                                                                  |    <0.001 |
|     dcm_sync                                                                       |    <0.001 |
|     glbl_reset_gen                                                                 |    <0.001 |
|     gtx_reset_gen                                                                  |    <0.001 |
|   rx_stats_sync                                                                    |    <0.001 |
|   trimac_fifo_block                                                                |     0.139 |
|     rx_mac_reset_gen                                                               |    <0.001 |
|     trimac_sup_block                                                               |     0.131 |
|       tri_mode_ethernet_mac_i                                                      |     0.042 |
|         inst                                                                       |     0.042 |
|           axi4_lite_ipif                                                           |    <0.001 |
|             axi4_lite_ipif_top_wrapper                                             |    <0.001 |
|               axi_lite_top                                                         |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                 |    <0.001 |
|                   I_DECODER                                                        |    <0.001 |
|           enable_gen                                                               |     0.001 |
|             reset90gen                                                             |    <0.001 |
|             txspeedis100gen                                                        |    <0.001 |
|             txspeedis10100gen                                                      |    <0.001 |
|           rgmii_interface                                                          |     0.025 |
|             mdio_iobuf                                                             |    <0.001 |
|           rxspeedis10100gen                                                        |    <0.001 |
|           tri_mode_ethernet_mac_0_core                                             |     0.015 |
|             addr_filter_top                                                        |    <0.001 |
|               address_filter_inst                                                  |    <0.001 |
|                 byte_wide_ram[0].header_field_dist_ram                             |    <0.001 |
|                 byte_wide_ram[1].header_field_dist_ram                             |    <0.001 |
|                 byte_wide_ram[2].header_field_dist_ram                             |    <0.001 |
|                 byte_wide_ram[3].header_field_dist_ram                             |    <0.001 |
|                 byte_wide_ram[4].header_field_dist_ram                             |    <0.001 |
|                 byte_wide_ram[5].header_field_dist_ram                             |    <0.001 |
|                 byte_wide_ram[6].header_field_dist_ram                             |    <0.001 |
|                 byte_wide_ram[7].header_field_dist_ram                             |    <0.001 |
|                 resync_promiscuous_mode                                            |    <0.001 |
|                 sync_update                                                        |    <0.001 |
|             flow                                                                   |     0.002 |
|               pfc_tx                                                               |    <0.001 |
|               rx                                                                   |    <0.001 |
|               rx_pause                                                             |    <0.001 |
|               sync_rx_enable                                                       |    <0.001 |
|               sync_tx_enable                                                       |    <0.001 |
|               tx                                                                   |     0.001 |
|               tx_pause                                                             |    <0.001 |
|                 sync_good_rx                                                       |    <0.001 |
|             gmii_mii_rx_gen                                                        |    <0.001 |
|             gmii_mii_tx_gen                                                        |    <0.001 |
|             intc_control.intc                                                      |    <0.001 |
|               gen_sync[0].sync_request                                             |    <0.001 |
|             ipic_mux_inst                                                          |    <0.001 |
|             man_block.managen                                                      |     0.002 |
|               conf                                                                 |     0.001 |
|               mdio_enabled.phy                                                     |    <0.001 |
|             man_reset.sync_bus2ip_reset_bus2ip_clk                                 |    <0.001 |
|             man_reset.sync_glbl_rstn_bus2ip_clk                                    |    <0.001 |
|             no_avb_tx_axi_intf.tx_axi_shim                                         |     0.002 |
|             rx_axi_shim                                                            |    <0.001 |
|             rxgen                                                                  |     0.003 |
|               CONFIG_SELECT.CALCULATE_CRC2                                         |    <0.001 |
|                 CRC1                                                               |    <0.001 |
|                 CRC2                                                               |    <0.001 |
|                 CRC3                                                               |    <0.001 |
|                 CRC4                                                               |    <0.001 |
|                 CRC5                                                               |    <0.001 |
|               CONFIG_SELECT.SPEED_0_SYNC                                           |    <0.001 |
|               CONFIG_SELECT.SPEED_1_SYNC                                           |    <0.001 |
|               FCS_CHECK                                                            |    <0.001 |
|               FRAME_CHECKER                                                        |    <0.001 |
|               FRAME_DECODER                                                        |    <0.001 |
|               RX_SM                                                                |    <0.001 |
|             sync_axi_rx_rstn_rx_clk                                                |    <0.001 |
|             sync_glbl_rstn_rx_clk                                                  |    <0.001 |
|             sync_glbl_rstn_tx_clk                                                  |    <0.001 |
|             sync_int_rx_rst_mgmt_rx_clk                                            |    <0.001 |
|             sync_int_tx_rst_mgmt_tx_clk                                            |    <0.001 |
|             sync_tx_axi_rstn_tx_clk                                                |    <0.001 |
|             txgen                                                                  |     0.003 |
|               CONFIG_SELECT.CRCGEN2                                                |    <0.001 |
|                 CRC1                                                               |    <0.001 |
|                 CRC2                                                               |    <0.001 |
|                 CRC3                                                               |    <0.001 |
|                 CRC4                                                               |    <0.001 |
|                 CRC5                                                               |    <0.001 |
|               CONFIG_SELECT.SPEED_0_SYNC                                           |    <0.001 |
|               CONFIG_SELECT.SPEED_1_SYNC                                           |    <0.001 |
|               TX_SM1                                                               |     0.003 |
|                 CRCGEN                                                             |    <0.001 |
|           tx_reset90_sync                                                          |    <0.001 |
|       tri_mode_ethernet_mac_support_clocking_i                                     |     0.087 |
|       tri_mode_ethernet_mac_support_resets_i                                       |     0.002 |
|         gtx_mmcm_reset_gen                                                         |    <0.001 |
|         idelayctrl_reset_gen                                                       |    <0.001 |
|         lock_sync                                                                  |    <0.001 |
|     tx_mac_reset_gen                                                               |    <0.001 |
|     user_side_FIFO                                                                 |     0.007 |
|       rx_fifo_i                                                                    |     0.003 |
|         resync_wr_store_frame_tog                                                  |    <0.001 |
|         rx_ramgen_i                                                                |     0.001 |
|         sync_rd_addr_tog                                                           |    <0.001 |
|       tx_fifo_i                                                                    |     0.005 |
|         resync_fif_valid_tog                                                       |    <0.001 |
|         resync_rd_tran_frame_tog                                                   |    <0.001 |
|         resync_rd_txfer_tog                                                        |    <0.001 |
|         resync_wr_frame_in_fifo                                                    |    <0.001 |
|         resync_wr_frames_in_fifo                                                   |    <0.001 |
|         tx_ramgen_i                                                                |     0.003 |
|   tx_stats_sync                                                                    |    <0.001 |
|   u_ila_0                                                                          |     0.008 |
|     inst                                                                           |     0.008 |
|       ila_core_inst                                                                |     0.008 |
|         ila_trace_memory_inst                                                      |     0.002 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |     0.002 |
|             inst_blk_mem_gen                                                       |     0.002 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |     0.002 |
|                 valid.cstr                                                         |     0.002 |
|                   ramloop[0].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[1].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|         u_ila_cap_ctrl                                                             |    <0.001 |
|           U_CDONE                                                                  |    <0.001 |
|           U_NS0                                                                    |    <0.001 |
|           U_NS1                                                                    |    <0.001 |
|           u_cap_addrgen                                                            |    <0.001 |
|             U_CMPRESET                                                             |    <0.001 |
|             u_cap_sample_counter                                                   |    <0.001 |
|               U_SCE                                                                |    <0.001 |
|               U_SCMPCE                                                             |    <0.001 |
|               U_SCRST                                                              |    <0.001 |
|               u_scnt_cmp                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|             u_cap_window_counter                                                   |    <0.001 |
|               U_WCE                                                                |    <0.001 |
|               U_WHCMPCE                                                            |    <0.001 |
|               U_WLCMPCE                                                            |    <0.001 |
|               u_wcnt_hcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               u_wcnt_lcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|         u_ila_regs                                                                 |     0.003 |
|           MU_SRL[0].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                     |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                     |    <0.001 |
|           U_XSDB_SLAVE                                                             |    <0.001 |
|           reg_15                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_16                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_17                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_18                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_19                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_1a                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_6                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_7                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_8                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_80                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_81                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_82                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_83                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_84                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_85                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_887                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88d                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_890                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_9                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_srl_fff                                                              |    <0.001 |
|           reg_stream_ffd                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_stream_ffe                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                           |    <0.001 |
|           arm_detection_inst                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|           halt_detection_inst                                                      |    <0.001 |
|         u_trig                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           U_TM                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                      |    <0.001 |
|   udp_module                                                                       |     0.048 |
|     udp_block_i                                                                    |     0.048 |
|       app_layer_0                                                                  |    <0.001 |
|         inst                                                                       |    <0.001 |
|       app_recv_0                                                                   |    <0.001 |
|         inst                                                                       |    <0.001 |
|       axi_buf_recv_final_0                                                         |     0.002 |
|         inst                                                                       |     0.002 |
|       axi_buf_send_0                                                               |     0.004 |
|         inst                                                                       |     0.004 |
|           ip_packet_reg_r1_0_63_0_2                                                |    <0.001 |
|           ip_packet_reg_r1_0_63_12_14                                              |    <0.001 |
|           ip_packet_reg_r1_0_63_15_17                                              |    <0.001 |
|           ip_packet_reg_r1_0_63_18_20                                              |    <0.001 |
|           ip_packet_reg_r1_0_63_21_23                                              |    <0.001 |
|           ip_packet_reg_r1_0_63_24_26                                              |    <0.001 |
|           ip_packet_reg_r1_0_63_27_29                                              |    <0.001 |
|           ip_packet_reg_r1_0_63_30_30                                              |    <0.001 |
|           ip_packet_reg_r1_0_63_31_31                                              |    <0.001 |
|           ip_packet_reg_r1_0_63_3_5                                                |    <0.001 |
|           ip_packet_reg_r1_0_63_6_8                                                |    <0.001 |
|           ip_packet_reg_r1_0_63_9_11                                               |    <0.001 |
|           ip_packet_reg_r2_0_63_0_2                                                |    <0.001 |
|           ip_packet_reg_r2_0_63_12_14                                              |    <0.001 |
|           ip_packet_reg_r2_0_63_15_17                                              |    <0.001 |
|           ip_packet_reg_r2_0_63_18_20                                              |    <0.001 |
|           ip_packet_reg_r2_0_63_21_23                                              |    <0.001 |
|           ip_packet_reg_r2_0_63_24_26                                              |    <0.001 |
|           ip_packet_reg_r2_0_63_27_29                                              |    <0.001 |
|           ip_packet_reg_r2_0_63_30_30                                              |    <0.001 |
|           ip_packet_reg_r2_0_63_31_31                                              |    <0.001 |
|           ip_packet_reg_r2_0_63_3_5                                                |    <0.001 |
|           ip_packet_reg_r2_0_63_6_8                                                |    <0.001 |
|           ip_packet_reg_r2_0_63_9_11                                               |    <0.001 |
|           ip_packet_reg_r2_128_191_0_2                                             |    <0.001 |
|           ip_packet_reg_r2_128_191_12_14                                           |    <0.001 |
|           ip_packet_reg_r2_128_191_15_17                                           |    <0.001 |
|           ip_packet_reg_r2_128_191_18_20                                           |    <0.001 |
|           ip_packet_reg_r2_128_191_21_23                                           |    <0.001 |
|           ip_packet_reg_r2_128_191_24_26                                           |    <0.001 |
|           ip_packet_reg_r2_128_191_27_29                                           |    <0.001 |
|           ip_packet_reg_r2_128_191_30_30                                           |    <0.001 |
|           ip_packet_reg_r2_128_191_31_31                                           |    <0.001 |
|           ip_packet_reg_r2_128_191_3_5                                             |    <0.001 |
|           ip_packet_reg_r2_128_191_6_8                                             |    <0.001 |
|           ip_packet_reg_r2_128_191_9_11                                            |    <0.001 |
|           ip_packet_reg_r2_192_255_0_2                                             |    <0.001 |
|           ip_packet_reg_r2_192_255_12_14                                           |    <0.001 |
|           ip_packet_reg_r2_192_255_15_17                                           |    <0.001 |
|           ip_packet_reg_r2_192_255_18_20                                           |    <0.001 |
|           ip_packet_reg_r2_192_255_21_23                                           |    <0.001 |
|           ip_packet_reg_r2_192_255_24_26                                           |    <0.001 |
|           ip_packet_reg_r2_192_255_27_29                                           |    <0.001 |
|           ip_packet_reg_r2_192_255_30_30                                           |    <0.001 |
|           ip_packet_reg_r2_192_255_31_31                                           |    <0.001 |
|           ip_packet_reg_r2_192_255_3_5                                             |    <0.001 |
|           ip_packet_reg_r2_192_255_6_8                                             |    <0.001 |
|           ip_packet_reg_r2_192_255_9_11                                            |    <0.001 |
|           ip_packet_reg_r2_64_127_0_2                                              |    <0.001 |
|           ip_packet_reg_r2_64_127_12_14                                            |    <0.001 |
|           ip_packet_reg_r2_64_127_15_17                                            |    <0.001 |
|           ip_packet_reg_r2_64_127_18_20                                            |    <0.001 |
|           ip_packet_reg_r2_64_127_21_23                                            |    <0.001 |
|           ip_packet_reg_r2_64_127_24_26                                            |    <0.001 |
|           ip_packet_reg_r2_64_127_27_29                                            |    <0.001 |
|           ip_packet_reg_r2_64_127_30_30                                            |    <0.001 |
|           ip_packet_reg_r2_64_127_31_31                                            |    <0.001 |
|           ip_packet_reg_r2_64_127_3_5                                              |    <0.001 |
|           ip_packet_reg_r2_64_127_6_8                                              |    <0.001 |
|           ip_packet_reg_r2_64_127_9_11                                             |    <0.001 |
|       toplevel_0                                                                   |     0.043 |
|         inst                                                                       |     0.043 |
|           IP_send_module                                                           |     0.011 |
|           arp_recv_module                                                          |    <0.001 |
|           arp_send_module                                                          |    <0.001 |
|           recv_buffer_module                                                       |    <0.001 |
|           send_buffer_module                                                       |     0.031 |
|           udp_send_module                                                          |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


