// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_116 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_422_p2;
reg   [0:0] icmp_ln86_reg_1420;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1420_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1594_fu_428_p2;
reg   [0:0] icmp_ln86_1594_reg_1431;
wire   [0:0] icmp_ln86_1595_fu_434_p2;
reg   [0:0] icmp_ln86_1595_reg_1436;
reg   [0:0] icmp_ln86_1595_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1595_reg_1436_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1596_fu_440_p2;
reg   [0:0] icmp_ln86_1596_reg_1442;
wire   [0:0] icmp_ln86_1597_fu_446_p2;
reg   [0:0] icmp_ln86_1597_reg_1448;
reg   [0:0] icmp_ln86_1597_reg_1448_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1598_fu_452_p2;
reg   [0:0] icmp_ln86_1598_reg_1454;
reg   [0:0] icmp_ln86_1598_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1598_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1598_reg_1454_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1599_fu_458_p2;
reg   [0:0] icmp_ln86_1599_reg_1460;
reg   [0:0] icmp_ln86_1599_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1599_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1599_reg_1460_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1600_fu_464_p2;
reg   [0:0] icmp_ln86_1600_reg_1466;
wire   [0:0] icmp_ln86_1601_fu_470_p2;
reg   [0:0] icmp_ln86_1601_reg_1472;
reg   [0:0] icmp_ln86_1601_reg_1472_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1602_fu_476_p2;
reg   [0:0] icmp_ln86_1602_reg_1478;
reg   [0:0] icmp_ln86_1602_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1602_reg_1478_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1603_fu_482_p2;
reg   [0:0] icmp_ln86_1603_reg_1484;
reg   [0:0] icmp_ln86_1603_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1603_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1603_reg_1484_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1604_fu_488_p2;
reg   [0:0] icmp_ln86_1604_reg_1490;
reg   [0:0] icmp_ln86_1604_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1604_reg_1490_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1604_reg_1490_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1605_fu_504_p2;
reg   [0:0] icmp_ln86_1605_reg_1496;
reg   [0:0] icmp_ln86_1605_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1605_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1605_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1605_reg_1496_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1606_fu_510_p2;
reg   [0:0] icmp_ln86_1606_reg_1502;
reg   [0:0] icmp_ln86_1606_reg_1502_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1606_reg_1502_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1606_reg_1502_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1606_reg_1502_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1606_reg_1502_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1607_fu_516_p2;
reg   [0:0] icmp_ln86_1607_reg_1508;
reg   [0:0] icmp_ln86_1607_reg_1508_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1607_reg_1508_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1607_reg_1508_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1607_reg_1508_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1607_reg_1508_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1607_reg_1508_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1608_fu_522_p2;
reg   [0:0] icmp_ln86_1608_reg_1514;
reg   [0:0] icmp_ln86_1608_reg_1514_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1609_fu_528_p2;
reg   [0:0] icmp_ln86_1609_reg_1519;
wire   [0:0] icmp_ln86_1610_fu_534_p2;
reg   [0:0] icmp_ln86_1610_reg_1524;
reg   [0:0] icmp_ln86_1610_reg_1524_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1611_fu_540_p2;
reg   [0:0] icmp_ln86_1611_reg_1529;
reg   [0:0] icmp_ln86_1611_reg_1529_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1612_fu_546_p2;
reg   [0:0] icmp_ln86_1612_reg_1534;
reg   [0:0] icmp_ln86_1612_reg_1534_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1612_reg_1534_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1613_fu_552_p2;
reg   [0:0] icmp_ln86_1613_reg_1539;
reg   [0:0] icmp_ln86_1613_reg_1539_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1613_reg_1539_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1614_fu_558_p2;
reg   [0:0] icmp_ln86_1614_reg_1544;
reg   [0:0] icmp_ln86_1614_reg_1544_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1614_reg_1544_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1615_fu_564_p2;
reg   [0:0] icmp_ln86_1615_reg_1549;
reg   [0:0] icmp_ln86_1615_reg_1549_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1615_reg_1549_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1615_reg_1549_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1616_fu_570_p2;
reg   [0:0] icmp_ln86_1616_reg_1554;
reg   [0:0] icmp_ln86_1616_reg_1554_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1616_reg_1554_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1616_reg_1554_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1617_fu_576_p2;
reg   [0:0] icmp_ln86_1617_reg_1559;
reg   [0:0] icmp_ln86_1617_reg_1559_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1617_reg_1559_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1617_reg_1559_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1618_fu_582_p2;
reg   [0:0] icmp_ln86_1618_reg_1564;
reg   [0:0] icmp_ln86_1618_reg_1564_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1618_reg_1564_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1618_reg_1564_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1618_reg_1564_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1619_fu_588_p2;
reg   [0:0] icmp_ln86_1619_reg_1569;
reg   [0:0] icmp_ln86_1619_reg_1569_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1619_reg_1569_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1619_reg_1569_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1619_reg_1569_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1620_fu_594_p2;
reg   [0:0] icmp_ln86_1620_reg_1574;
reg   [0:0] icmp_ln86_1620_reg_1574_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1620_reg_1574_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1620_reg_1574_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1620_reg_1574_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1621_fu_600_p2;
reg   [0:0] icmp_ln86_1621_reg_1579;
reg   [0:0] icmp_ln86_1621_reg_1579_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1621_reg_1579_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1621_reg_1579_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1621_reg_1579_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1621_reg_1579_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1622_fu_606_p2;
reg   [0:0] icmp_ln86_1622_reg_1584;
reg   [0:0] icmp_ln86_1622_reg_1584_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1622_reg_1584_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1622_reg_1584_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1622_reg_1584_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1622_reg_1584_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1623_fu_612_p2;
reg   [0:0] icmp_ln86_1623_reg_1589;
reg   [0:0] icmp_ln86_1623_reg_1589_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1623_reg_1589_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1623_reg_1589_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1623_reg_1589_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1623_reg_1589_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1623_reg_1589_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_618_p2;
reg   [0:0] and_ln102_reg_1594;
reg   [0:0] and_ln102_reg_1594_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1594_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_629_p2;
reg   [0:0] and_ln104_reg_1604;
wire   [0:0] and_ln102_1766_fu_634_p2;
reg   [0:0] and_ln102_1766_reg_1610;
wire   [0:0] and_ln104_303_fu_643_p2;
reg   [0:0] and_ln104_303_reg_1617;
wire   [0:0] and_ln102_1770_fu_648_p2;
reg   [0:0] and_ln102_1770_reg_1622;
wire   [0:0] and_ln102_1771_fu_658_p2;
reg   [0:0] and_ln102_1771_reg_1628;
wire   [0:0] or_ln117_fu_674_p2;
reg   [0:0] or_ln117_reg_1634;
wire   [0:0] xor_ln104_fu_680_p2;
reg   [0:0] xor_ln104_reg_1639;
wire   [0:0] and_ln102_1767_fu_685_p2;
reg   [0:0] and_ln102_1767_reg_1645;
wire   [0:0] and_ln104_304_fu_694_p2;
reg   [0:0] and_ln104_304_reg_1651;
reg   [0:0] and_ln104_304_reg_1651_pp0_iter3_reg;
wire   [0:0] and_ln102_1772_fu_704_p2;
reg   [0:0] and_ln102_1772_reg_1657;
wire   [3:0] select_ln117_1550_fu_805_p3;
reg   [3:0] select_ln117_1550_reg_1662;
wire   [0:0] or_ln117_1444_fu_812_p2;
reg   [0:0] or_ln117_1444_reg_1667;
wire   [0:0] and_ln102_1765_fu_817_p2;
reg   [0:0] and_ln102_1765_reg_1673;
wire   [0:0] and_ln104_302_fu_826_p2;
reg   [0:0] and_ln104_302_reg_1679;
wire   [0:0] and_ln102_1768_fu_831_p2;
reg   [0:0] and_ln102_1768_reg_1685;
wire   [0:0] and_ln102_1774_fu_845_p2;
reg   [0:0] and_ln102_1774_reg_1691;
wire   [0:0] or_ln117_1448_fu_919_p2;
reg   [0:0] or_ln117_1448_reg_1697;
wire   [3:0] select_ln117_1556_fu_933_p3;
reg   [3:0] select_ln117_1556_reg_1702;
wire   [0:0] and_ln104_305_fu_946_p2;
reg   [0:0] and_ln104_305_reg_1707;
wire   [0:0] and_ln102_1769_fu_951_p2;
reg   [0:0] and_ln102_1769_reg_1712;
reg   [0:0] and_ln102_1769_reg_1712_pp0_iter5_reg;
wire   [0:0] and_ln104_306_fu_960_p2;
reg   [0:0] and_ln104_306_reg_1719;
reg   [0:0] and_ln104_306_reg_1719_pp0_iter5_reg;
reg   [0:0] and_ln104_306_reg_1719_pp0_iter6_reg;
wire   [0:0] and_ln102_1775_fu_975_p2;
reg   [0:0] and_ln102_1775_reg_1725;
wire   [0:0] or_ln117_1453_fu_1058_p2;
reg   [0:0] or_ln117_1453_reg_1730;
wire   [4:0] select_ln117_1562_fu_1070_p3;
reg   [4:0] select_ln117_1562_reg_1735;
wire   [0:0] or_ln117_1455_fu_1078_p2;
reg   [0:0] or_ln117_1455_reg_1740;
wire   [0:0] or_ln117_1457_fu_1084_p2;
reg   [0:0] or_ln117_1457_reg_1746;
reg   [0:0] or_ln117_1457_reg_1746_pp0_iter5_reg;
wire   [0:0] or_ln117_1459_fu_1160_p2;
reg   [0:0] or_ln117_1459_reg_1754;
wire   [4:0] select_ln117_1568_fu_1173_p3;
reg   [4:0] select_ln117_1568_reg_1759;
wire   [0:0] or_ln117_1463_fu_1235_p2;
reg   [0:0] or_ln117_1463_reg_1764;
wire   [4:0] select_ln117_1572_fu_1249_p3;
reg   [4:0] select_ln117_1572_reg_1769;
wire    ap_block_pp0_stage0;
wire   [12:0] tmp_fu_494_p4;
wire   [0:0] xor_ln104_763_fu_624_p2;
wire   [0:0] xor_ln104_765_fu_638_p2;
wire   [0:0] xor_ln104_769_fu_653_p2;
wire   [0:0] and_ln102_1779_fu_663_p2;
wire   [0:0] and_ln102_1780_fu_668_p2;
wire   [0:0] xor_ln104_766_fu_689_p2;
wire   [0:0] xor_ln104_770_fu_699_p2;
wire   [0:0] and_ln102_1782_fu_717_p2;
wire   [0:0] and_ln102_1778_fu_709_p2;
wire   [0:0] xor_ln117_fu_727_p2;
wire   [1:0] zext_ln117_fu_733_p1;
wire   [1:0] select_ln117_fu_737_p3;
wire   [1:0] select_ln117_1545_fu_744_p3;
wire   [0:0] and_ln102_1781_fu_713_p2;
wire   [2:0] zext_ln117_172_fu_751_p1;
wire   [0:0] or_ln117_1440_fu_755_p2;
wire   [2:0] select_ln117_1546_fu_760_p3;
wire   [0:0] or_ln117_1441_fu_767_p2;
wire   [0:0] and_ln102_1783_fu_722_p2;
wire   [2:0] select_ln117_1547_fu_771_p3;
wire   [0:0] or_ln117_1442_fu_779_p2;
wire   [2:0] select_ln117_1548_fu_785_p3;
wire   [2:0] select_ln117_1549_fu_793_p3;
wire   [3:0] zext_ln117_173_fu_801_p1;
wire   [0:0] xor_ln104_764_fu_821_p2;
wire   [0:0] xor_ln104_771_fu_836_p2;
wire   [0:0] and_ln102_1785_fu_854_p2;
wire   [0:0] and_ln102_1773_fu_841_p2;
wire   [0:0] and_ln102_1784_fu_850_p2;
wire   [0:0] or_ln117_1443_fu_869_p2;
wire   [0:0] and_ln102_1786_fu_859_p2;
wire   [3:0] select_ln117_1551_fu_874_p3;
wire   [0:0] or_ln117_1445_fu_881_p2;
wire   [3:0] select_ln117_1552_fu_886_p3;
wire   [0:0] or_ln117_1446_fu_893_p2;
wire   [0:0] and_ln102_1787_fu_864_p2;
wire   [3:0] select_ln117_1553_fu_897_p3;
wire   [0:0] or_ln117_1447_fu_905_p2;
wire   [3:0] select_ln117_1554_fu_911_p3;
wire   [3:0] select_ln117_1555_fu_925_p3;
wire   [0:0] xor_ln104_767_fu_941_p2;
wire   [0:0] xor_ln104_768_fu_955_p2;
wire   [0:0] xor_ln104_772_fu_965_p2;
wire   [0:0] and_ln102_1788_fu_980_p2;
wire   [0:0] xor_ln104_773_fu_970_p2;
wire   [0:0] and_ln102_1791_fu_994_p2;
wire   [0:0] and_ln102_1789_fu_985_p2;
wire   [0:0] or_ln117_1449_fu_1004_p2;
wire   [3:0] select_ln117_1557_fu_1009_p3;
wire   [0:0] and_ln102_1790_fu_990_p2;
wire   [4:0] zext_ln117_174_fu_1016_p1;
wire   [0:0] or_ln117_1450_fu_1020_p2;
wire   [4:0] select_ln117_1558_fu_1025_p3;
wire   [0:0] or_ln117_1451_fu_1032_p2;
wire   [0:0] and_ln102_1792_fu_999_p2;
wire   [4:0] select_ln117_1559_fu_1036_p3;
wire   [0:0] or_ln117_1452_fu_1044_p2;
wire   [4:0] select_ln117_1560_fu_1050_p3;
wire   [4:0] select_ln117_1561_fu_1062_p3;
wire   [0:0] xor_ln104_774_fu_1088_p2;
wire   [0:0] and_ln102_1794_fu_1101_p2;
wire   [0:0] and_ln102_1776_fu_1093_p2;
wire   [0:0] and_ln102_1793_fu_1097_p2;
wire   [0:0] or_ln117_1454_fu_1116_p2;
wire   [0:0] and_ln102_1795_fu_1106_p2;
wire   [4:0] select_ln117_1563_fu_1121_p3;
wire   [0:0] or_ln117_1456_fu_1128_p2;
wire   [4:0] select_ln117_1564_fu_1133_p3;
wire   [0:0] and_ln102_1796_fu_1111_p2;
wire   [4:0] select_ln117_1565_fu_1140_p3;
wire   [0:0] or_ln117_1458_fu_1148_p2;
wire   [4:0] select_ln117_1566_fu_1153_p3;
wire   [4:0] select_ln117_1567_fu_1165_p3;
wire   [0:0] xor_ln104_775_fu_1181_p2;
wire   [0:0] and_ln102_1797_fu_1190_p2;
wire   [0:0] and_ln102_1777_fu_1186_p2;
wire   [0:0] and_ln102_1798_fu_1195_p2;
wire   [0:0] or_ln117_1460_fu_1205_p2;
wire   [0:0] or_ln117_1461_fu_1210_p2;
wire   [0:0] and_ln102_1799_fu_1200_p2;
wire   [4:0] select_ln117_1569_fu_1214_p3;
wire   [0:0] or_ln117_1462_fu_1221_p2;
wire   [4:0] select_ln117_1570_fu_1227_p3;
wire   [4:0] select_ln117_1571_fu_1241_p3;
wire   [0:0] xor_ln104_776_fu_1257_p2;
wire   [0:0] and_ln102_1800_fu_1262_p2;
wire   [0:0] and_ln102_1801_fu_1267_p2;
wire   [0:0] or_ln117_1464_fu_1272_p2;
wire   [11:0] agg_result_fu_1284_p65;
wire   [4:0] agg_result_fu_1284_p66;
wire   [11:0] agg_result_fu_1284_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
wire   [4:0] agg_result_fu_1284_p1;
wire   [4:0] agg_result_fu_1284_p3;
wire   [4:0] agg_result_fu_1284_p5;
wire   [4:0] agg_result_fu_1284_p7;
wire   [4:0] agg_result_fu_1284_p9;
wire   [4:0] agg_result_fu_1284_p11;
wire   [4:0] agg_result_fu_1284_p13;
wire   [4:0] agg_result_fu_1284_p15;
wire   [4:0] agg_result_fu_1284_p17;
wire   [4:0] agg_result_fu_1284_p19;
wire   [4:0] agg_result_fu_1284_p21;
wire   [4:0] agg_result_fu_1284_p23;
wire   [4:0] agg_result_fu_1284_p25;
wire   [4:0] agg_result_fu_1284_p27;
wire   [4:0] agg_result_fu_1284_p29;
wire   [4:0] agg_result_fu_1284_p31;
wire  signed [4:0] agg_result_fu_1284_p33;
wire  signed [4:0] agg_result_fu_1284_p35;
wire  signed [4:0] agg_result_fu_1284_p37;
wire  signed [4:0] agg_result_fu_1284_p39;
wire  signed [4:0] agg_result_fu_1284_p41;
wire  signed [4:0] agg_result_fu_1284_p43;
wire  signed [4:0] agg_result_fu_1284_p45;
wire  signed [4:0] agg_result_fu_1284_p47;
wire  signed [4:0] agg_result_fu_1284_p49;
wire  signed [4:0] agg_result_fu_1284_p51;
wire  signed [4:0] agg_result_fu_1284_p53;
wire  signed [4:0] agg_result_fu_1284_p55;
wire  signed [4:0] agg_result_fu_1284_p57;
wire  signed [4:0] agg_result_fu_1284_p59;
wire  signed [4:0] agg_result_fu_1284_p61;
wire  signed [4:0] agg_result_fu_1284_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x34 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x34_U2366(
    .din0(12'd4079),
    .din1(12'd410),
    .din2(12'd4027),
    .din3(12'd606),
    .din4(12'd3487),
    .din5(12'd4081),
    .din6(12'd488),
    .din7(12'd3708),
    .din8(12'd1597),
    .din9(12'd375),
    .din10(12'd577),
    .din11(12'd146),
    .din12(12'd4063),
    .din13(12'd1339),
    .din14(12'd172),
    .din15(12'd677),
    .din16(12'd1177),
    .din17(12'd4043),
    .din18(12'd353),
    .din19(12'd1719),
    .din20(12'd3959),
    .din21(12'd1255),
    .din22(12'd3318),
    .din23(12'd4022),
    .din24(12'd47),
    .din25(12'd245),
    .din26(12'd3709),
    .din27(12'd146),
    .din28(12'd3928),
    .din29(12'd120),
    .din30(12'd3887),
    .din31(12'd4093),
    .def(agg_result_fu_1284_p65),
    .sel(agg_result_fu_1284_p66),
    .dout(agg_result_fu_1284_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1765_reg_1673 <= and_ln102_1765_fu_817_p2;
        and_ln102_1766_reg_1610 <= and_ln102_1766_fu_634_p2;
        and_ln102_1767_reg_1645 <= and_ln102_1767_fu_685_p2;
        and_ln102_1768_reg_1685 <= and_ln102_1768_fu_831_p2;
        and_ln102_1769_reg_1712 <= and_ln102_1769_fu_951_p2;
        and_ln102_1769_reg_1712_pp0_iter5_reg <= and_ln102_1769_reg_1712;
        and_ln102_1770_reg_1622 <= and_ln102_1770_fu_648_p2;
        and_ln102_1771_reg_1628 <= and_ln102_1771_fu_658_p2;
        and_ln102_1772_reg_1657 <= and_ln102_1772_fu_704_p2;
        and_ln102_1774_reg_1691 <= and_ln102_1774_fu_845_p2;
        and_ln102_1775_reg_1725 <= and_ln102_1775_fu_975_p2;
        and_ln102_reg_1594 <= and_ln102_fu_618_p2;
        and_ln102_reg_1594_pp0_iter1_reg <= and_ln102_reg_1594;
        and_ln102_reg_1594_pp0_iter2_reg <= and_ln102_reg_1594_pp0_iter1_reg;
        and_ln104_302_reg_1679 <= and_ln104_302_fu_826_p2;
        and_ln104_303_reg_1617 <= and_ln104_303_fu_643_p2;
        and_ln104_304_reg_1651 <= and_ln104_304_fu_694_p2;
        and_ln104_304_reg_1651_pp0_iter3_reg <= and_ln104_304_reg_1651;
        and_ln104_305_reg_1707 <= and_ln104_305_fu_946_p2;
        and_ln104_306_reg_1719 <= and_ln104_306_fu_960_p2;
        and_ln104_306_reg_1719_pp0_iter5_reg <= and_ln104_306_reg_1719;
        and_ln104_306_reg_1719_pp0_iter6_reg <= and_ln104_306_reg_1719_pp0_iter5_reg;
        and_ln104_reg_1604 <= and_ln104_fu_629_p2;
        icmp_ln86_1594_reg_1431 <= icmp_ln86_1594_fu_428_p2;
        icmp_ln86_1595_reg_1436 <= icmp_ln86_1595_fu_434_p2;
        icmp_ln86_1595_reg_1436_pp0_iter1_reg <= icmp_ln86_1595_reg_1436;
        icmp_ln86_1595_reg_1436_pp0_iter2_reg <= icmp_ln86_1595_reg_1436_pp0_iter1_reg;
        icmp_ln86_1596_reg_1442 <= icmp_ln86_1596_fu_440_p2;
        icmp_ln86_1597_reg_1448 <= icmp_ln86_1597_fu_446_p2;
        icmp_ln86_1597_reg_1448_pp0_iter1_reg <= icmp_ln86_1597_reg_1448;
        icmp_ln86_1598_reg_1454 <= icmp_ln86_1598_fu_452_p2;
        icmp_ln86_1598_reg_1454_pp0_iter1_reg <= icmp_ln86_1598_reg_1454;
        icmp_ln86_1598_reg_1454_pp0_iter2_reg <= icmp_ln86_1598_reg_1454_pp0_iter1_reg;
        icmp_ln86_1598_reg_1454_pp0_iter3_reg <= icmp_ln86_1598_reg_1454_pp0_iter2_reg;
        icmp_ln86_1599_reg_1460 <= icmp_ln86_1599_fu_458_p2;
        icmp_ln86_1599_reg_1460_pp0_iter1_reg <= icmp_ln86_1599_reg_1460;
        icmp_ln86_1599_reg_1460_pp0_iter2_reg <= icmp_ln86_1599_reg_1460_pp0_iter1_reg;
        icmp_ln86_1599_reg_1460_pp0_iter3_reg <= icmp_ln86_1599_reg_1460_pp0_iter2_reg;
        icmp_ln86_1600_reg_1466 <= icmp_ln86_1600_fu_464_p2;
        icmp_ln86_1601_reg_1472 <= icmp_ln86_1601_fu_470_p2;
        icmp_ln86_1601_reg_1472_pp0_iter1_reg <= icmp_ln86_1601_reg_1472;
        icmp_ln86_1602_reg_1478 <= icmp_ln86_1602_fu_476_p2;
        icmp_ln86_1602_reg_1478_pp0_iter1_reg <= icmp_ln86_1602_reg_1478;
        icmp_ln86_1602_reg_1478_pp0_iter2_reg <= icmp_ln86_1602_reg_1478_pp0_iter1_reg;
        icmp_ln86_1603_reg_1484 <= icmp_ln86_1603_fu_482_p2;
        icmp_ln86_1603_reg_1484_pp0_iter1_reg <= icmp_ln86_1603_reg_1484;
        icmp_ln86_1603_reg_1484_pp0_iter2_reg <= icmp_ln86_1603_reg_1484_pp0_iter1_reg;
        icmp_ln86_1603_reg_1484_pp0_iter3_reg <= icmp_ln86_1603_reg_1484_pp0_iter2_reg;
        icmp_ln86_1604_reg_1490 <= icmp_ln86_1604_fu_488_p2;
        icmp_ln86_1604_reg_1490_pp0_iter1_reg <= icmp_ln86_1604_reg_1490;
        icmp_ln86_1604_reg_1490_pp0_iter2_reg <= icmp_ln86_1604_reg_1490_pp0_iter1_reg;
        icmp_ln86_1604_reg_1490_pp0_iter3_reg <= icmp_ln86_1604_reg_1490_pp0_iter2_reg;
        icmp_ln86_1605_reg_1496 <= icmp_ln86_1605_fu_504_p2;
        icmp_ln86_1605_reg_1496_pp0_iter1_reg <= icmp_ln86_1605_reg_1496;
        icmp_ln86_1605_reg_1496_pp0_iter2_reg <= icmp_ln86_1605_reg_1496_pp0_iter1_reg;
        icmp_ln86_1605_reg_1496_pp0_iter3_reg <= icmp_ln86_1605_reg_1496_pp0_iter2_reg;
        icmp_ln86_1605_reg_1496_pp0_iter4_reg <= icmp_ln86_1605_reg_1496_pp0_iter3_reg;
        icmp_ln86_1606_reg_1502 <= icmp_ln86_1606_fu_510_p2;
        icmp_ln86_1606_reg_1502_pp0_iter1_reg <= icmp_ln86_1606_reg_1502;
        icmp_ln86_1606_reg_1502_pp0_iter2_reg <= icmp_ln86_1606_reg_1502_pp0_iter1_reg;
        icmp_ln86_1606_reg_1502_pp0_iter3_reg <= icmp_ln86_1606_reg_1502_pp0_iter2_reg;
        icmp_ln86_1606_reg_1502_pp0_iter4_reg <= icmp_ln86_1606_reg_1502_pp0_iter3_reg;
        icmp_ln86_1606_reg_1502_pp0_iter5_reg <= icmp_ln86_1606_reg_1502_pp0_iter4_reg;
        icmp_ln86_1607_reg_1508 <= icmp_ln86_1607_fu_516_p2;
        icmp_ln86_1607_reg_1508_pp0_iter1_reg <= icmp_ln86_1607_reg_1508;
        icmp_ln86_1607_reg_1508_pp0_iter2_reg <= icmp_ln86_1607_reg_1508_pp0_iter1_reg;
        icmp_ln86_1607_reg_1508_pp0_iter3_reg <= icmp_ln86_1607_reg_1508_pp0_iter2_reg;
        icmp_ln86_1607_reg_1508_pp0_iter4_reg <= icmp_ln86_1607_reg_1508_pp0_iter3_reg;
        icmp_ln86_1607_reg_1508_pp0_iter5_reg <= icmp_ln86_1607_reg_1508_pp0_iter4_reg;
        icmp_ln86_1607_reg_1508_pp0_iter6_reg <= icmp_ln86_1607_reg_1508_pp0_iter5_reg;
        icmp_ln86_1608_reg_1514 <= icmp_ln86_1608_fu_522_p2;
        icmp_ln86_1608_reg_1514_pp0_iter1_reg <= icmp_ln86_1608_reg_1514;
        icmp_ln86_1609_reg_1519 <= icmp_ln86_1609_fu_528_p2;
        icmp_ln86_1610_reg_1524 <= icmp_ln86_1610_fu_534_p2;
        icmp_ln86_1610_reg_1524_pp0_iter1_reg <= icmp_ln86_1610_reg_1524;
        icmp_ln86_1611_reg_1529 <= icmp_ln86_1611_fu_540_p2;
        icmp_ln86_1611_reg_1529_pp0_iter1_reg <= icmp_ln86_1611_reg_1529;
        icmp_ln86_1612_reg_1534 <= icmp_ln86_1612_fu_546_p2;
        icmp_ln86_1612_reg_1534_pp0_iter1_reg <= icmp_ln86_1612_reg_1534;
        icmp_ln86_1612_reg_1534_pp0_iter2_reg <= icmp_ln86_1612_reg_1534_pp0_iter1_reg;
        icmp_ln86_1613_reg_1539 <= icmp_ln86_1613_fu_552_p2;
        icmp_ln86_1613_reg_1539_pp0_iter1_reg <= icmp_ln86_1613_reg_1539;
        icmp_ln86_1613_reg_1539_pp0_iter2_reg <= icmp_ln86_1613_reg_1539_pp0_iter1_reg;
        icmp_ln86_1614_reg_1544 <= icmp_ln86_1614_fu_558_p2;
        icmp_ln86_1614_reg_1544_pp0_iter1_reg <= icmp_ln86_1614_reg_1544;
        icmp_ln86_1614_reg_1544_pp0_iter2_reg <= icmp_ln86_1614_reg_1544_pp0_iter1_reg;
        icmp_ln86_1615_reg_1549 <= icmp_ln86_1615_fu_564_p2;
        icmp_ln86_1615_reg_1549_pp0_iter1_reg <= icmp_ln86_1615_reg_1549;
        icmp_ln86_1615_reg_1549_pp0_iter2_reg <= icmp_ln86_1615_reg_1549_pp0_iter1_reg;
        icmp_ln86_1615_reg_1549_pp0_iter3_reg <= icmp_ln86_1615_reg_1549_pp0_iter2_reg;
        icmp_ln86_1616_reg_1554 <= icmp_ln86_1616_fu_570_p2;
        icmp_ln86_1616_reg_1554_pp0_iter1_reg <= icmp_ln86_1616_reg_1554;
        icmp_ln86_1616_reg_1554_pp0_iter2_reg <= icmp_ln86_1616_reg_1554_pp0_iter1_reg;
        icmp_ln86_1616_reg_1554_pp0_iter3_reg <= icmp_ln86_1616_reg_1554_pp0_iter2_reg;
        icmp_ln86_1617_reg_1559 <= icmp_ln86_1617_fu_576_p2;
        icmp_ln86_1617_reg_1559_pp0_iter1_reg <= icmp_ln86_1617_reg_1559;
        icmp_ln86_1617_reg_1559_pp0_iter2_reg <= icmp_ln86_1617_reg_1559_pp0_iter1_reg;
        icmp_ln86_1617_reg_1559_pp0_iter3_reg <= icmp_ln86_1617_reg_1559_pp0_iter2_reg;
        icmp_ln86_1618_reg_1564 <= icmp_ln86_1618_fu_582_p2;
        icmp_ln86_1618_reg_1564_pp0_iter1_reg <= icmp_ln86_1618_reg_1564;
        icmp_ln86_1618_reg_1564_pp0_iter2_reg <= icmp_ln86_1618_reg_1564_pp0_iter1_reg;
        icmp_ln86_1618_reg_1564_pp0_iter3_reg <= icmp_ln86_1618_reg_1564_pp0_iter2_reg;
        icmp_ln86_1618_reg_1564_pp0_iter4_reg <= icmp_ln86_1618_reg_1564_pp0_iter3_reg;
        icmp_ln86_1619_reg_1569 <= icmp_ln86_1619_fu_588_p2;
        icmp_ln86_1619_reg_1569_pp0_iter1_reg <= icmp_ln86_1619_reg_1569;
        icmp_ln86_1619_reg_1569_pp0_iter2_reg <= icmp_ln86_1619_reg_1569_pp0_iter1_reg;
        icmp_ln86_1619_reg_1569_pp0_iter3_reg <= icmp_ln86_1619_reg_1569_pp0_iter2_reg;
        icmp_ln86_1619_reg_1569_pp0_iter4_reg <= icmp_ln86_1619_reg_1569_pp0_iter3_reg;
        icmp_ln86_1620_reg_1574 <= icmp_ln86_1620_fu_594_p2;
        icmp_ln86_1620_reg_1574_pp0_iter1_reg <= icmp_ln86_1620_reg_1574;
        icmp_ln86_1620_reg_1574_pp0_iter2_reg <= icmp_ln86_1620_reg_1574_pp0_iter1_reg;
        icmp_ln86_1620_reg_1574_pp0_iter3_reg <= icmp_ln86_1620_reg_1574_pp0_iter2_reg;
        icmp_ln86_1620_reg_1574_pp0_iter4_reg <= icmp_ln86_1620_reg_1574_pp0_iter3_reg;
        icmp_ln86_1621_reg_1579 <= icmp_ln86_1621_fu_600_p2;
        icmp_ln86_1621_reg_1579_pp0_iter1_reg <= icmp_ln86_1621_reg_1579;
        icmp_ln86_1621_reg_1579_pp0_iter2_reg <= icmp_ln86_1621_reg_1579_pp0_iter1_reg;
        icmp_ln86_1621_reg_1579_pp0_iter3_reg <= icmp_ln86_1621_reg_1579_pp0_iter2_reg;
        icmp_ln86_1621_reg_1579_pp0_iter4_reg <= icmp_ln86_1621_reg_1579_pp0_iter3_reg;
        icmp_ln86_1621_reg_1579_pp0_iter5_reg <= icmp_ln86_1621_reg_1579_pp0_iter4_reg;
        icmp_ln86_1622_reg_1584 <= icmp_ln86_1622_fu_606_p2;
        icmp_ln86_1622_reg_1584_pp0_iter1_reg <= icmp_ln86_1622_reg_1584;
        icmp_ln86_1622_reg_1584_pp0_iter2_reg <= icmp_ln86_1622_reg_1584_pp0_iter1_reg;
        icmp_ln86_1622_reg_1584_pp0_iter3_reg <= icmp_ln86_1622_reg_1584_pp0_iter2_reg;
        icmp_ln86_1622_reg_1584_pp0_iter4_reg <= icmp_ln86_1622_reg_1584_pp0_iter3_reg;
        icmp_ln86_1622_reg_1584_pp0_iter5_reg <= icmp_ln86_1622_reg_1584_pp0_iter4_reg;
        icmp_ln86_1623_reg_1589 <= icmp_ln86_1623_fu_612_p2;
        icmp_ln86_1623_reg_1589_pp0_iter1_reg <= icmp_ln86_1623_reg_1589;
        icmp_ln86_1623_reg_1589_pp0_iter2_reg <= icmp_ln86_1623_reg_1589_pp0_iter1_reg;
        icmp_ln86_1623_reg_1589_pp0_iter3_reg <= icmp_ln86_1623_reg_1589_pp0_iter2_reg;
        icmp_ln86_1623_reg_1589_pp0_iter4_reg <= icmp_ln86_1623_reg_1589_pp0_iter3_reg;
        icmp_ln86_1623_reg_1589_pp0_iter5_reg <= icmp_ln86_1623_reg_1589_pp0_iter4_reg;
        icmp_ln86_1623_reg_1589_pp0_iter6_reg <= icmp_ln86_1623_reg_1589_pp0_iter5_reg;
        icmp_ln86_reg_1420 <= icmp_ln86_fu_422_p2;
        icmp_ln86_reg_1420_pp0_iter1_reg <= icmp_ln86_reg_1420;
        icmp_ln86_reg_1420_pp0_iter2_reg <= icmp_ln86_reg_1420_pp0_iter1_reg;
        icmp_ln86_reg_1420_pp0_iter3_reg <= icmp_ln86_reg_1420_pp0_iter2_reg;
        or_ln117_1444_reg_1667 <= or_ln117_1444_fu_812_p2;
        or_ln117_1448_reg_1697 <= or_ln117_1448_fu_919_p2;
        or_ln117_1453_reg_1730 <= or_ln117_1453_fu_1058_p2;
        or_ln117_1455_reg_1740 <= or_ln117_1455_fu_1078_p2;
        or_ln117_1457_reg_1746 <= or_ln117_1457_fu_1084_p2;
        or_ln117_1457_reg_1746_pp0_iter5_reg <= or_ln117_1457_reg_1746;
        or_ln117_1459_reg_1754 <= or_ln117_1459_fu_1160_p2;
        or_ln117_1463_reg_1764 <= or_ln117_1463_fu_1235_p2;
        or_ln117_reg_1634 <= or_ln117_fu_674_p2;
        select_ln117_1550_reg_1662 <= select_ln117_1550_fu_805_p3;
        select_ln117_1556_reg_1702 <= select_ln117_1556_fu_933_p3;
        select_ln117_1562_reg_1735 <= select_ln117_1562_fu_1070_p3;
        select_ln117_1568_reg_1759 <= select_ln117_1568_fu_1173_p3;
        select_ln117_1572_reg_1769 <= select_ln117_1572_fu_1249_p3;
        xor_ln104_reg_1639 <= xor_ln104_fu_680_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1284_p65 = 'bx;

assign agg_result_fu_1284_p66 = ((or_ln117_1464_fu_1272_p2[0:0] == 1'b1) ? select_ln117_1572_reg_1769 : 5'd31);

assign and_ln102_1765_fu_817_p2 = (xor_ln104_reg_1639 & icmp_ln86_1595_reg_1436_pp0_iter2_reg);

assign and_ln102_1766_fu_634_p2 = (icmp_ln86_1596_reg_1442 & and_ln102_reg_1594);

assign and_ln102_1767_fu_685_p2 = (icmp_ln86_1597_reg_1448_pp0_iter1_reg & and_ln104_reg_1604);

assign and_ln102_1768_fu_831_p2 = (icmp_ln86_1598_reg_1454_pp0_iter2_reg & and_ln102_1765_fu_817_p2);

assign and_ln102_1769_fu_951_p2 = (icmp_ln86_1599_reg_1460_pp0_iter3_reg & and_ln104_302_reg_1679);

assign and_ln102_1770_fu_648_p2 = (icmp_ln86_1600_reg_1466 & and_ln102_1766_fu_634_p2);

assign and_ln102_1771_fu_658_p2 = (icmp_ln86_1601_reg_1472 & and_ln104_303_fu_643_p2);

assign and_ln102_1772_fu_704_p2 = (icmp_ln86_1602_reg_1478_pp0_iter1_reg & and_ln102_1767_fu_685_p2);

assign and_ln102_1773_fu_841_p2 = (icmp_ln86_1603_reg_1484_pp0_iter2_reg & and_ln104_304_reg_1651);

assign and_ln102_1774_fu_845_p2 = (icmp_ln86_1604_reg_1490_pp0_iter2_reg & and_ln102_1768_fu_831_p2);

assign and_ln102_1775_fu_975_p2 = (icmp_ln86_1605_reg_1496_pp0_iter3_reg & and_ln104_305_fu_946_p2);

assign and_ln102_1776_fu_1093_p2 = (icmp_ln86_1606_reg_1502_pp0_iter4_reg & and_ln102_1769_reg_1712);

assign and_ln102_1777_fu_1186_p2 = (icmp_ln86_1607_reg_1508_pp0_iter5_reg & and_ln104_306_reg_1719_pp0_iter5_reg);

assign and_ln102_1778_fu_709_p2 = (icmp_ln86_1608_reg_1514_pp0_iter1_reg & and_ln102_1770_reg_1622);

assign and_ln102_1779_fu_663_p2 = (xor_ln104_769_fu_653_p2 & icmp_ln86_1609_reg_1519);

assign and_ln102_1780_fu_668_p2 = (and_ln102_1779_fu_663_p2 & and_ln102_1766_fu_634_p2);

assign and_ln102_1781_fu_713_p2 = (icmp_ln86_1610_reg_1524_pp0_iter1_reg & and_ln102_1771_reg_1628);

assign and_ln102_1782_fu_717_p2 = (xor_ln104_770_fu_699_p2 & icmp_ln86_1611_reg_1529_pp0_iter1_reg);

assign and_ln102_1783_fu_722_p2 = (and_ln104_303_reg_1617 & and_ln102_1782_fu_717_p2);

assign and_ln102_1784_fu_850_p2 = (icmp_ln86_1612_reg_1534_pp0_iter2_reg & and_ln102_1772_reg_1657);

assign and_ln102_1785_fu_854_p2 = (xor_ln104_771_fu_836_p2 & icmp_ln86_1613_reg_1539_pp0_iter2_reg);

assign and_ln102_1786_fu_859_p2 = (and_ln102_1785_fu_854_p2 & and_ln102_1767_reg_1645);

assign and_ln102_1787_fu_864_p2 = (icmp_ln86_1614_reg_1544_pp0_iter2_reg & and_ln102_1773_fu_841_p2);

assign and_ln102_1788_fu_980_p2 = (xor_ln104_772_fu_965_p2 & icmp_ln86_1615_reg_1549_pp0_iter3_reg);

assign and_ln102_1789_fu_985_p2 = (and_ln104_304_reg_1651_pp0_iter3_reg & and_ln102_1788_fu_980_p2);

assign and_ln102_1790_fu_990_p2 = (icmp_ln86_1616_reg_1554_pp0_iter3_reg & and_ln102_1774_reg_1691);

assign and_ln102_1791_fu_994_p2 = (xor_ln104_773_fu_970_p2 & icmp_ln86_1617_reg_1559_pp0_iter3_reg);

assign and_ln102_1792_fu_999_p2 = (and_ln102_1791_fu_994_p2 & and_ln102_1768_reg_1685);

assign and_ln102_1793_fu_1097_p2 = (icmp_ln86_1618_reg_1564_pp0_iter4_reg & and_ln102_1775_reg_1725);

assign and_ln102_1794_fu_1101_p2 = (xor_ln104_774_fu_1088_p2 & icmp_ln86_1619_reg_1569_pp0_iter4_reg);

assign and_ln102_1795_fu_1106_p2 = (and_ln104_305_reg_1707 & and_ln102_1794_fu_1101_p2);

assign and_ln102_1796_fu_1111_p2 = (icmp_ln86_1620_reg_1574_pp0_iter4_reg & and_ln102_1776_fu_1093_p2);

assign and_ln102_1797_fu_1190_p2 = (xor_ln104_775_fu_1181_p2 & icmp_ln86_1621_reg_1579_pp0_iter5_reg);

assign and_ln102_1798_fu_1195_p2 = (and_ln102_1797_fu_1190_p2 & and_ln102_1769_reg_1712_pp0_iter5_reg);

assign and_ln102_1799_fu_1200_p2 = (icmp_ln86_1622_reg_1584_pp0_iter5_reg & and_ln102_1777_fu_1186_p2);

assign and_ln102_1800_fu_1262_p2 = (xor_ln104_776_fu_1257_p2 & icmp_ln86_1623_reg_1589_pp0_iter6_reg);

assign and_ln102_1801_fu_1267_p2 = (and_ln104_306_reg_1719_pp0_iter6_reg & and_ln102_1800_fu_1262_p2);

assign and_ln102_fu_618_p2 = (icmp_ln86_fu_422_p2 & icmp_ln86_1594_fu_428_p2);

assign and_ln104_302_fu_826_p2 = (xor_ln104_reg_1639 & xor_ln104_764_fu_821_p2);

assign and_ln104_303_fu_643_p2 = (xor_ln104_765_fu_638_p2 & and_ln102_reg_1594);

assign and_ln104_304_fu_694_p2 = (xor_ln104_766_fu_689_p2 & and_ln104_reg_1604);

assign and_ln104_305_fu_946_p2 = (xor_ln104_767_fu_941_p2 & and_ln102_1765_reg_1673);

assign and_ln104_306_fu_960_p2 = (xor_ln104_768_fu_955_p2 & and_ln104_302_reg_1679);

assign and_ln104_fu_629_p2 = (xor_ln104_763_fu_624_p2 & icmp_ln86_reg_1420);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1284_p67;

assign icmp_ln86_1594_fu_428_p2 = (($signed(p_read18_int_reg) < $signed(18'd101)) ? 1'b1 : 1'b0);

assign icmp_ln86_1595_fu_434_p2 = (($signed(p_read4_int_reg) < $signed(18'd357)) ? 1'b1 : 1'b0);

assign icmp_ln86_1596_fu_440_p2 = (($signed(p_read11_int_reg) < $signed(18'd10256)) ? 1'b1 : 1'b0);

assign icmp_ln86_1597_fu_446_p2 = (($signed(p_read21_int_reg) < $signed(18'd206)) ? 1'b1 : 1'b0);

assign icmp_ln86_1598_fu_452_p2 = (($signed(p_read2_int_reg) < $signed(18'd701)) ? 1'b1 : 1'b0);

assign icmp_ln86_1599_fu_458_p2 = (($signed(p_read14_int_reg) < $signed(18'd369)) ? 1'b1 : 1'b0);

assign icmp_ln86_1600_fu_464_p2 = (($signed(p_read10_int_reg) < $signed(18'd79569)) ? 1'b1 : 1'b0);

assign icmp_ln86_1601_fu_470_p2 = (($signed(p_read8_int_reg) < $signed(18'd121)) ? 1'b1 : 1'b0);

assign icmp_ln86_1602_fu_476_p2 = (($signed(p_read6_int_reg) < $signed(18'd42)) ? 1'b1 : 1'b0);

assign icmp_ln86_1603_fu_482_p2 = (($signed(p_read13_int_reg) < $signed(18'd937)) ? 1'b1 : 1'b0);

assign icmp_ln86_1604_fu_488_p2 = (($signed(p_read22_int_reg) < $signed(18'd200)) ? 1'b1 : 1'b0);

assign icmp_ln86_1605_fu_504_p2 = (($signed(tmp_fu_494_p4) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1606_fu_510_p2 = (($signed(p_read17_int_reg) < $signed(18'd2300)) ? 1'b1 : 1'b0);

assign icmp_ln86_1607_fu_516_p2 = (($signed(p_read18_int_reg) < $signed(18'd127)) ? 1'b1 : 1'b0);

assign icmp_ln86_1608_fu_522_p2 = (($signed(p_read16_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_1609_fu_528_p2 = (($signed(p_read22_int_reg) < $signed(18'd23)) ? 1'b1 : 1'b0);

assign icmp_ln86_1610_fu_534_p2 = (($signed(p_read12_int_reg) < $signed(18'd393)) ? 1'b1 : 1'b0);

assign icmp_ln86_1611_fu_540_p2 = (($signed(p_read3_int_reg) < $signed(18'd134)) ? 1'b1 : 1'b0);

assign icmp_ln86_1612_fu_546_p2 = (($signed(p_read19_int_reg) < $signed(18'd49)) ? 1'b1 : 1'b0);

assign icmp_ln86_1613_fu_552_p2 = (($signed(p_read20_int_reg) < $signed(18'd12)) ? 1'b1 : 1'b0);

assign icmp_ln86_1614_fu_558_p2 = (($signed(p_read5_int_reg) < $signed(18'd75)) ? 1'b1 : 1'b0);

assign icmp_ln86_1615_fu_564_p2 = (($signed(p_read1_int_reg) < $signed(18'd493)) ? 1'b1 : 1'b0);

assign icmp_ln86_1616_fu_570_p2 = (($signed(p_read7_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_1617_fu_576_p2 = (($signed(p_read2_int_reg) < $signed(18'd691)) ? 1'b1 : 1'b0);

assign icmp_ln86_1618_fu_582_p2 = (($signed(p_read17_int_reg) < $signed(18'd3020)) ? 1'b1 : 1'b0);

assign icmp_ln86_1619_fu_588_p2 = (($signed(p_read4_int_reg) < $signed(18'd353)) ? 1'b1 : 1'b0);

assign icmp_ln86_1620_fu_594_p2 = (($signed(p_read23_int_reg) < $signed(18'd7992)) ? 1'b1 : 1'b0);

assign icmp_ln86_1621_fu_600_p2 = (($signed(p_read7_int_reg) < $signed(18'd48)) ? 1'b1 : 1'b0);

assign icmp_ln86_1622_fu_606_p2 = (($signed(p_read15_int_reg) < $signed(18'd68)) ? 1'b1 : 1'b0);

assign icmp_ln86_1623_fu_612_p2 = (($signed(p_read23_int_reg) < $signed(18'd2374)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_422_p2 = (($signed(p_read19_int_reg) < $signed(18'd55)) ? 1'b1 : 1'b0);

assign or_ln117_1440_fu_755_p2 = (and_ln102_1781_fu_713_p2 | and_ln102_1766_reg_1610);

assign or_ln117_1441_fu_767_p2 = (and_ln102_1771_reg_1628 | and_ln102_1766_reg_1610);

assign or_ln117_1442_fu_779_p2 = (or_ln117_1441_fu_767_p2 | and_ln102_1783_fu_722_p2);

assign or_ln117_1443_fu_869_p2 = (and_ln102_reg_1594_pp0_iter2_reg | and_ln102_1784_fu_850_p2);

assign or_ln117_1444_fu_812_p2 = (and_ln102_reg_1594_pp0_iter1_reg | and_ln102_1772_fu_704_p2);

assign or_ln117_1445_fu_881_p2 = (or_ln117_1444_reg_1667 | and_ln102_1786_fu_859_p2);

assign or_ln117_1446_fu_893_p2 = (and_ln102_reg_1594_pp0_iter2_reg | and_ln102_1767_reg_1645);

assign or_ln117_1447_fu_905_p2 = (or_ln117_1446_fu_893_p2 | and_ln102_1787_fu_864_p2);

assign or_ln117_1448_fu_919_p2 = (or_ln117_1446_fu_893_p2 | and_ln102_1773_fu_841_p2);

assign or_ln117_1449_fu_1004_p2 = (or_ln117_1448_reg_1697 | and_ln102_1789_fu_985_p2);

assign or_ln117_1450_fu_1020_p2 = (icmp_ln86_reg_1420_pp0_iter3_reg | and_ln102_1790_fu_990_p2);

assign or_ln117_1451_fu_1032_p2 = (icmp_ln86_reg_1420_pp0_iter3_reg | and_ln102_1774_reg_1691);

assign or_ln117_1452_fu_1044_p2 = (or_ln117_1451_fu_1032_p2 | and_ln102_1792_fu_999_p2);

assign or_ln117_1453_fu_1058_p2 = (icmp_ln86_reg_1420_pp0_iter3_reg | and_ln102_1768_reg_1685);

assign or_ln117_1454_fu_1116_p2 = (or_ln117_1453_reg_1730 | and_ln102_1793_fu_1097_p2);

assign or_ln117_1455_fu_1078_p2 = (or_ln117_1453_fu_1058_p2 | and_ln102_1775_fu_975_p2);

assign or_ln117_1456_fu_1128_p2 = (or_ln117_1455_reg_1740 | and_ln102_1795_fu_1106_p2);

assign or_ln117_1457_fu_1084_p2 = (icmp_ln86_reg_1420_pp0_iter3_reg | and_ln102_1765_reg_1673);

assign or_ln117_1458_fu_1148_p2 = (or_ln117_1457_reg_1746 | and_ln102_1796_fu_1111_p2);

assign or_ln117_1459_fu_1160_p2 = (or_ln117_1457_reg_1746 | and_ln102_1776_fu_1093_p2);

assign or_ln117_1460_fu_1205_p2 = (or_ln117_1459_reg_1754 | and_ln102_1798_fu_1195_p2);

assign or_ln117_1461_fu_1210_p2 = (or_ln117_1457_reg_1746_pp0_iter5_reg | and_ln102_1769_reg_1712_pp0_iter5_reg);

assign or_ln117_1462_fu_1221_p2 = (or_ln117_1461_fu_1210_p2 | and_ln102_1799_fu_1200_p2);

assign or_ln117_1463_fu_1235_p2 = (or_ln117_1461_fu_1210_p2 | and_ln102_1777_fu_1186_p2);

assign or_ln117_1464_fu_1272_p2 = (or_ln117_1463_reg_1764 | and_ln102_1801_fu_1267_p2);

assign or_ln117_fu_674_p2 = (and_ln102_1780_fu_668_p2 | and_ln102_1770_fu_648_p2);

assign select_ln117_1545_fu_744_p3 = ((or_ln117_reg_1634[0:0] == 1'b1) ? select_ln117_fu_737_p3 : 2'd3);

assign select_ln117_1546_fu_760_p3 = ((and_ln102_1766_reg_1610[0:0] == 1'b1) ? zext_ln117_172_fu_751_p1 : 3'd4);

assign select_ln117_1547_fu_771_p3 = ((or_ln117_1440_fu_755_p2[0:0] == 1'b1) ? select_ln117_1546_fu_760_p3 : 3'd5);

assign select_ln117_1548_fu_785_p3 = ((or_ln117_1441_fu_767_p2[0:0] == 1'b1) ? select_ln117_1547_fu_771_p3 : 3'd6);

assign select_ln117_1549_fu_793_p3 = ((or_ln117_1442_fu_779_p2[0:0] == 1'b1) ? select_ln117_1548_fu_785_p3 : 3'd7);

assign select_ln117_1550_fu_805_p3 = ((and_ln102_reg_1594_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_173_fu_801_p1 : 4'd8);

assign select_ln117_1551_fu_874_p3 = ((or_ln117_1443_fu_869_p2[0:0] == 1'b1) ? select_ln117_1550_reg_1662 : 4'd9);

assign select_ln117_1552_fu_886_p3 = ((or_ln117_1444_reg_1667[0:0] == 1'b1) ? select_ln117_1551_fu_874_p3 : 4'd10);

assign select_ln117_1553_fu_897_p3 = ((or_ln117_1445_fu_881_p2[0:0] == 1'b1) ? select_ln117_1552_fu_886_p3 : 4'd11);

assign select_ln117_1554_fu_911_p3 = ((or_ln117_1446_fu_893_p2[0:0] == 1'b1) ? select_ln117_1553_fu_897_p3 : 4'd12);

assign select_ln117_1555_fu_925_p3 = ((or_ln117_1447_fu_905_p2[0:0] == 1'b1) ? select_ln117_1554_fu_911_p3 : 4'd13);

assign select_ln117_1556_fu_933_p3 = ((or_ln117_1448_fu_919_p2[0:0] == 1'b1) ? select_ln117_1555_fu_925_p3 : 4'd14);

assign select_ln117_1557_fu_1009_p3 = ((or_ln117_1449_fu_1004_p2[0:0] == 1'b1) ? select_ln117_1556_reg_1702 : 4'd15);

assign select_ln117_1558_fu_1025_p3 = ((icmp_ln86_reg_1420_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_174_fu_1016_p1 : 5'd16);

assign select_ln117_1559_fu_1036_p3 = ((or_ln117_1450_fu_1020_p2[0:0] == 1'b1) ? select_ln117_1558_fu_1025_p3 : 5'd17);

assign select_ln117_1560_fu_1050_p3 = ((or_ln117_1451_fu_1032_p2[0:0] == 1'b1) ? select_ln117_1559_fu_1036_p3 : 5'd18);

assign select_ln117_1561_fu_1062_p3 = ((or_ln117_1452_fu_1044_p2[0:0] == 1'b1) ? select_ln117_1560_fu_1050_p3 : 5'd19);

assign select_ln117_1562_fu_1070_p3 = ((or_ln117_1453_fu_1058_p2[0:0] == 1'b1) ? select_ln117_1561_fu_1062_p3 : 5'd20);

assign select_ln117_1563_fu_1121_p3 = ((or_ln117_1454_fu_1116_p2[0:0] == 1'b1) ? select_ln117_1562_reg_1735 : 5'd21);

assign select_ln117_1564_fu_1133_p3 = ((or_ln117_1455_reg_1740[0:0] == 1'b1) ? select_ln117_1563_fu_1121_p3 : 5'd22);

assign select_ln117_1565_fu_1140_p3 = ((or_ln117_1456_fu_1128_p2[0:0] == 1'b1) ? select_ln117_1564_fu_1133_p3 : 5'd23);

assign select_ln117_1566_fu_1153_p3 = ((or_ln117_1457_reg_1746[0:0] == 1'b1) ? select_ln117_1565_fu_1140_p3 : 5'd24);

assign select_ln117_1567_fu_1165_p3 = ((or_ln117_1458_fu_1148_p2[0:0] == 1'b1) ? select_ln117_1566_fu_1153_p3 : 5'd25);

assign select_ln117_1568_fu_1173_p3 = ((or_ln117_1459_fu_1160_p2[0:0] == 1'b1) ? select_ln117_1567_fu_1165_p3 : 5'd26);

assign select_ln117_1569_fu_1214_p3 = ((or_ln117_1460_fu_1205_p2[0:0] == 1'b1) ? select_ln117_1568_reg_1759 : 5'd27);

assign select_ln117_1570_fu_1227_p3 = ((or_ln117_1461_fu_1210_p2[0:0] == 1'b1) ? select_ln117_1569_fu_1214_p3 : 5'd28);

assign select_ln117_1571_fu_1241_p3 = ((or_ln117_1462_fu_1221_p2[0:0] == 1'b1) ? select_ln117_1570_fu_1227_p3 : 5'd29);

assign select_ln117_1572_fu_1249_p3 = ((or_ln117_1463_fu_1235_p2[0:0] == 1'b1) ? select_ln117_1571_fu_1241_p3 : 5'd30);

assign select_ln117_fu_737_p3 = ((and_ln102_1770_reg_1622[0:0] == 1'b1) ? zext_ln117_fu_733_p1 : 2'd2);

assign tmp_fu_494_p4 = {{p_read9_int_reg[17:5]}};

assign xor_ln104_763_fu_624_p2 = (icmp_ln86_1594_reg_1431 ^ 1'd1);

assign xor_ln104_764_fu_821_p2 = (icmp_ln86_1595_reg_1436_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_765_fu_638_p2 = (icmp_ln86_1596_reg_1442 ^ 1'd1);

assign xor_ln104_766_fu_689_p2 = (icmp_ln86_1597_reg_1448_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_767_fu_941_p2 = (icmp_ln86_1598_reg_1454_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_768_fu_955_p2 = (icmp_ln86_1599_reg_1460_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_769_fu_653_p2 = (icmp_ln86_1600_reg_1466 ^ 1'd1);

assign xor_ln104_770_fu_699_p2 = (icmp_ln86_1601_reg_1472_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_771_fu_836_p2 = (icmp_ln86_1602_reg_1478_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_772_fu_965_p2 = (icmp_ln86_1603_reg_1484_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_773_fu_970_p2 = (icmp_ln86_1604_reg_1490_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_774_fu_1088_p2 = (icmp_ln86_1605_reg_1496_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_775_fu_1181_p2 = (icmp_ln86_1606_reg_1502_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_776_fu_1257_p2 = (icmp_ln86_1607_reg_1508_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_680_p2 = (icmp_ln86_reg_1420_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_727_p2 = (1'd1 ^ and_ln102_1778_fu_709_p2);

assign zext_ln117_172_fu_751_p1 = select_ln117_1545_fu_744_p3;

assign zext_ln117_173_fu_801_p1 = select_ln117_1549_fu_793_p3;

assign zext_ln117_174_fu_1016_p1 = select_ln117_1557_fu_1009_p3;

assign zext_ln117_fu_733_p1 = xor_ln117_fu_727_p2;

endmodule //conifer_jettag_accelerator_decision_function_116
