Starting process: module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.12.1.454
Fri May 17 18:26:02 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n FIFO16 -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ebfifo -depth 512 -width 16 -rwidth 16 -no_enable -pe 10 -pf 508 
    Circuit name     : FIFO16
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[15:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[15:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : FIFO16.edn
    VHDL output      : FIFO16.vhd
    VHDL template    : FIFO16_tmpl.vhd
    VHDL testbench   : tb_FIFO16_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : FIFO16.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis

File: FIFO16.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


