module inc(input logic [15:0] A1,
			  input logic Idx,
			  output logic [15:0] Res);
	
	always_ff @(posedge clk) 
	begin
		if (Idx)
			Res <= A1
		else
			Res <= A1+1
	end

endmodule 