GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\gowin_empu\gowin_empu.v'
Analyzing Verilog file 'E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\ex10.v'
Undeclared symbol 'gpioin_i', assumed default net type 'wire'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\ex10.v":16)
Undeclared symbol 'gpioout_o', assumed default net type 'wire'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\ex10.v":17)
Undeclared symbol 'gpioouten_o', assumed default net type 'wire'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\ex10.v":18)
Compiling module 'ex10'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\ex10.v":1)
Compiling module '**'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\gowin_empu\gowin_empu.v":0)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 16 for port 'gpioin'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\ex10.v":16)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 16 for port 'gpioout'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\ex10.v":17)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 16 for port 'gpioouten'("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\ex10.v":18)
WARN  (EX1998) : Net 'gpioin_i' does not have a driver("E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\src\ex10.v":16)
NOTE  (EX0101) : Current top module is "ex10"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\impl\gwsynthesis\fpga_project_3.vg" completed
[100%] Generate report file "E:\haoxy\doc\fpga\yitices_pro\fpga\ex10\ee11\fpga_project_3\impl\gwsynthesis\fpga_project_3_syn.rpt.html" completed
GowinSynthesis finish
