// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Tue Aug 11 18:19:53 2020
// Host        : pme10D0025 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/ip/top_level_block_design_usp_rf_data_converter_0_0/top_level_block_design_usp_rf_data_converter_0_0_sim_netlist.v
// Design      : top_level_block_design_usp_rf_data_converter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu28dr-ffvg1517-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "usp_rf_data_converter_v2_3_0,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module top_level_block_design_usp_rf_data_converter_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sysref_in_p,
    sysref_in_n,
    dac1_clk_p,
    dac1_clk_n,
    clk_dac1,
    s1_axis_aclk,
    s1_axis_aresetn,
    vout12_p,
    vout12_n,
    s12_axis_tdata,
    s12_axis_tvalid,
    s12_axis_tready,
    irq);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [17:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [17:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sysref_in_p;
  input sysref_in_n;
  input dac1_clk_p;
  input dac1_clk_n;
  output clk_dac1;
  input s1_axis_aclk;
  input s1_axis_aresetn;
  output vout12_p;
  output vout12_n;
  input [255:0]s12_axis_tdata;
  input s12_axis_tvalid;
  output s12_axis_tready;
  output irq;

  wire clk_dac1;
  wire dac1_clk_n;
  wire dac1_clk_p;
  wire irq;
  wire [255:0]s12_axis_tdata;
  wire s12_axis_tready;
  wire s12_axis_tvalid;
  wire s1_axis_aclk;
  wire s1_axis_aresetn;
  wire s_axi_aclk;
  wire [17:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [17:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sysref_in_n;
  wire sysref_in_p;
  wire vout12_n;
  wire vout12_p;
  wire NLW_inst_adc0_den_mon_UNCONNECTED;
  wire NLW_inst_adc0_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc0_done_UNCONNECTED;
  wire NLW_inst_adc0_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc0_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc0_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc0_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc0_pll_lock_UNCONNECTED;
  wire NLW_inst_adc0_powerup_state_UNCONNECTED;
  wire NLW_inst_adc1_den_mon_UNCONNECTED;
  wire NLW_inst_adc1_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc1_done_UNCONNECTED;
  wire NLW_inst_adc1_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc1_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc1_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc1_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc1_pll_lock_UNCONNECTED;
  wire NLW_inst_adc1_powerup_state_UNCONNECTED;
  wire NLW_inst_adc2_den_mon_UNCONNECTED;
  wire NLW_inst_adc2_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc2_done_UNCONNECTED;
  wire NLW_inst_adc2_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc2_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc2_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc2_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc2_pll_lock_UNCONNECTED;
  wire NLW_inst_adc2_powerup_state_UNCONNECTED;
  wire NLW_inst_adc3_den_mon_UNCONNECTED;
  wire NLW_inst_adc3_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc3_done_UNCONNECTED;
  wire NLW_inst_adc3_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc3_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc3_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc3_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc3_pll_lock_UNCONNECTED;
  wire NLW_inst_adc3_powerup_state_UNCONNECTED;
  wire NLW_inst_dac0_den_mon_UNCONNECTED;
  wire NLW_inst_dac0_dgnt_mon_UNCONNECTED;
  wire NLW_inst_dac0_done_UNCONNECTED;
  wire NLW_inst_dac0_drdy_mon_UNCONNECTED;
  wire NLW_inst_dac0_dreq_mon_UNCONNECTED;
  wire NLW_inst_dac0_dwe_mon_UNCONNECTED;
  wire NLW_inst_dac0_pll_dmon_UNCONNECTED;
  wire NLW_inst_dac0_pll_lock_UNCONNECTED;
  wire NLW_inst_dac0_powerup_state_UNCONNECTED;
  wire NLW_inst_dac1_den_mon_UNCONNECTED;
  wire NLW_inst_dac1_dgnt_mon_UNCONNECTED;
  wire NLW_inst_dac1_done_UNCONNECTED;
  wire NLW_inst_dac1_drdy_mon_UNCONNECTED;
  wire NLW_inst_dac1_dreq_mon_UNCONNECTED;
  wire NLW_inst_dac1_dwe_mon_UNCONNECTED;
  wire NLW_inst_dac1_pll_dmon_UNCONNECTED;
  wire NLW_inst_dac1_pll_lock_UNCONNECTED;
  wire NLW_inst_dac1_powerup_state_UNCONNECTED;
  wire [15:0]NLW_inst_adc00_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc01_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc02_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc03_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc0_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc0_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc0_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc0_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc10_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc11_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc12_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc13_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc1_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc1_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc1_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc1_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc20_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc21_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc22_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc23_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc2_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc2_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc2_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc2_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc30_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc31_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc32_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc33_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc3_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc3_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc3_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc3_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac00_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac01_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac02_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac03_status_UNCONNECTED;
  wire [11:0]NLW_inst_dac0_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac0_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac0_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_dac0_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac10_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac11_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac12_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac13_status_UNCONNECTED;
  wire [11:0]NLW_inst_dac1_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac1_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac1_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_dac1_status_UNCONNECTED;

  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* adc00_data_type = "1'b0" *) 
  (* adc00_decimation = "3'b000" *) 
  (* adc00_enable = "1'b0" *) 
  (* adc00_mixer = "2'b10" *) 
  (* adc01_data_type = "1'b0" *) 
  (* adc01_decimation = "3'b000" *) 
  (* adc01_enable = "1'b0" *) 
  (* adc01_mixer = "2'b10" *) 
  (* adc02_data_type = "1'b0" *) 
  (* adc02_decimation = "3'b000" *) 
  (* adc02_enable = "1'b0" *) 
  (* adc02_mixer = "2'b10" *) 
  (* adc03_data_type = "1'b0" *) 
  (* adc03_decimation = "3'b000" *) 
  (* adc03_enable = "1'b0" *) 
  (* adc03_mixer = "2'b10" *) 
  (* adc10_data_type = "1'b0" *) 
  (* adc10_decimation = "3'b000" *) 
  (* adc10_enable = "1'b0" *) 
  (* adc10_mixer = "2'b10" *) 
  (* adc11_data_type = "1'b0" *) 
  (* adc11_decimation = "3'b000" *) 
  (* adc11_enable = "1'b0" *) 
  (* adc11_mixer = "2'b10" *) 
  (* adc12_data_type = "1'b0" *) 
  (* adc12_decimation = "3'b000" *) 
  (* adc12_enable = "1'b0" *) 
  (* adc12_mixer = "2'b10" *) 
  (* adc13_data_type = "1'b0" *) 
  (* adc13_decimation = "3'b000" *) 
  (* adc13_enable = "1'b0" *) 
  (* adc13_mixer = "2'b10" *) 
  (* adc20_data_type = "1'b0" *) 
  (* adc20_decimation = "3'b000" *) 
  (* adc20_enable = "1'b0" *) 
  (* adc20_mixer = "2'b10" *) 
  (* adc21_data_type = "1'b0" *) 
  (* adc21_decimation = "3'b000" *) 
  (* adc21_enable = "1'b0" *) 
  (* adc21_mixer = "2'b10" *) 
  (* adc22_data_type = "1'b0" *) 
  (* adc22_decimation = "3'b000" *) 
  (* adc22_enable = "1'b0" *) 
  (* adc22_mixer = "2'b10" *) 
  (* adc23_data_type = "1'b0" *) 
  (* adc23_decimation = "3'b000" *) 
  (* adc23_enable = "1'b0" *) 
  (* adc23_mixer = "2'b10" *) 
  (* adc30_data_type = "1'b0" *) 
  (* adc30_decimation = "3'b000" *) 
  (* adc30_enable = "1'b0" *) 
  (* adc30_mixer = "2'b10" *) 
  (* adc31_data_type = "1'b0" *) 
  (* adc31_decimation = "3'b000" *) 
  (* adc31_enable = "1'b0" *) 
  (* adc31_mixer = "2'b10" *) 
  (* adc32_data_type = "1'b0" *) 
  (* adc32_decimation = "3'b000" *) 
  (* adc32_enable = "1'b0" *) 
  (* adc32_mixer = "2'b10" *) 
  (* adc33_data_type = "1'b0" *) 
  (* adc33_decimation = "3'b000" *) 
  (* adc33_enable = "1'b0" *) 
  (* adc33_mixer = "2'b10" *) 
  (* dac00_data_type = "1'b0" *) 
  (* dac00_enable = "1'b0" *) 
  (* dac00_interpolation = "3'b000" *) 
  (* dac00_mixer = "2'b10" *) 
  (* dac00_sinc = "1'b0" *) 
  (* dac01_data_type = "1'b0" *) 
  (* dac01_enable = "1'b0" *) 
  (* dac01_interpolation = "3'b000" *) 
  (* dac01_mixer = "2'b10" *) 
  (* dac01_sinc = "1'b0" *) 
  (* dac02_data_type = "1'b0" *) 
  (* dac02_enable = "1'b0" *) 
  (* dac02_interpolation = "3'b000" *) 
  (* dac02_mixer = "2'b10" *) 
  (* dac02_sinc = "1'b0" *) 
  (* dac03_data_type = "1'b0" *) 
  (* dac03_enable = "1'b0" *) 
  (* dac03_interpolation = "3'b000" *) 
  (* dac03_mixer = "2'b10" *) 
  (* dac03_sinc = "1'b0" *) 
  (* dac10_data_type = "1'b0" *) 
  (* dac10_enable = "1'b0" *) 
  (* dac10_interpolation = "3'b000" *) 
  (* dac10_mixer = "2'b10" *) 
  (* dac10_sinc = "1'b0" *) 
  (* dac11_data_type = "1'b0" *) 
  (* dac11_enable = "1'b0" *) 
  (* dac11_interpolation = "3'b000" *) 
  (* dac11_mixer = "2'b10" *) 
  (* dac11_sinc = "1'b0" *) 
  (* dac12_data_type = "1'b0" *) 
  (* dac12_enable = "1'b1" *) 
  (* dac12_interpolation = "3'b001" *) 
  (* dac12_mixer = "2'b10" *) 
  (* dac12_sinc = "1'b0" *) 
  (* dac13_data_type = "1'b0" *) 
  (* dac13_enable = "1'b0" *) 
  (* dac13_interpolation = "3'b000" *) 
  (* dac13_mixer = "2'b10" *) 
  (* dac13_sinc = "1'b0" *) 
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_block inst
       (.adc00_status(NLW_inst_adc00_status_UNCONNECTED[15:0]),
        .adc01_status(NLW_inst_adc01_status_UNCONNECTED[15:0]),
        .adc02_status(NLW_inst_adc02_status_UNCONNECTED[15:0]),
        .adc03_status(NLW_inst_adc03_status_UNCONNECTED[15:0]),
        .adc0_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc0_daddr_mon(NLW_inst_adc0_daddr_mon_UNCONNECTED[11:0]),
        .adc0_den_mon(NLW_inst_adc0_den_mon_UNCONNECTED),
        .adc0_dgnt_mon(NLW_inst_adc0_dgnt_mon_UNCONNECTED),
        .adc0_di_mon(NLW_inst_adc0_di_mon_UNCONNECTED[15:0]),
        .adc0_do_mon(NLW_inst_adc0_do_mon_UNCONNECTED[15:0]),
        .adc0_done(NLW_inst_adc0_done_UNCONNECTED),
        .adc0_drdy_mon(NLW_inst_adc0_drdy_mon_UNCONNECTED),
        .adc0_dreq_mon(NLW_inst_adc0_dreq_mon_UNCONNECTED),
        .adc0_dwe_mon(NLW_inst_adc0_dwe_mon_UNCONNECTED),
        .adc0_pll_dmon(NLW_inst_adc0_pll_dmon_UNCONNECTED),
        .adc0_pll_lock(NLW_inst_adc0_pll_lock_UNCONNECTED),
        .adc0_powerup_state(NLW_inst_adc0_powerup_state_UNCONNECTED),
        .adc0_status(NLW_inst_adc0_status_UNCONNECTED[3:0]),
        .adc10_status(NLW_inst_adc10_status_UNCONNECTED[15:0]),
        .adc11_status(NLW_inst_adc11_status_UNCONNECTED[15:0]),
        .adc12_status(NLW_inst_adc12_status_UNCONNECTED[15:0]),
        .adc13_status(NLW_inst_adc13_status_UNCONNECTED[15:0]),
        .adc1_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc1_daddr_mon(NLW_inst_adc1_daddr_mon_UNCONNECTED[11:0]),
        .adc1_den_mon(NLW_inst_adc1_den_mon_UNCONNECTED),
        .adc1_dgnt_mon(NLW_inst_adc1_dgnt_mon_UNCONNECTED),
        .adc1_di_mon(NLW_inst_adc1_di_mon_UNCONNECTED[15:0]),
        .adc1_do_mon(NLW_inst_adc1_do_mon_UNCONNECTED[15:0]),
        .adc1_done(NLW_inst_adc1_done_UNCONNECTED),
        .adc1_drdy_mon(NLW_inst_adc1_drdy_mon_UNCONNECTED),
        .adc1_dreq_mon(NLW_inst_adc1_dreq_mon_UNCONNECTED),
        .adc1_dwe_mon(NLW_inst_adc1_dwe_mon_UNCONNECTED),
        .adc1_pll_dmon(NLW_inst_adc1_pll_dmon_UNCONNECTED),
        .adc1_pll_lock(NLW_inst_adc1_pll_lock_UNCONNECTED),
        .adc1_powerup_state(NLW_inst_adc1_powerup_state_UNCONNECTED),
        .adc1_status(NLW_inst_adc1_status_UNCONNECTED[3:0]),
        .adc20_status(NLW_inst_adc20_status_UNCONNECTED[15:0]),
        .adc21_status(NLW_inst_adc21_status_UNCONNECTED[15:0]),
        .adc22_status(NLW_inst_adc22_status_UNCONNECTED[15:0]),
        .adc23_status(NLW_inst_adc23_status_UNCONNECTED[15:0]),
        .adc2_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc2_daddr_mon(NLW_inst_adc2_daddr_mon_UNCONNECTED[11:0]),
        .adc2_den_mon(NLW_inst_adc2_den_mon_UNCONNECTED),
        .adc2_dgnt_mon(NLW_inst_adc2_dgnt_mon_UNCONNECTED),
        .adc2_di_mon(NLW_inst_adc2_di_mon_UNCONNECTED[15:0]),
        .adc2_do_mon(NLW_inst_adc2_do_mon_UNCONNECTED[15:0]),
        .adc2_done(NLW_inst_adc2_done_UNCONNECTED),
        .adc2_drdy_mon(NLW_inst_adc2_drdy_mon_UNCONNECTED),
        .adc2_dreq_mon(NLW_inst_adc2_dreq_mon_UNCONNECTED),
        .adc2_dwe_mon(NLW_inst_adc2_dwe_mon_UNCONNECTED),
        .adc2_pll_dmon(NLW_inst_adc2_pll_dmon_UNCONNECTED),
        .adc2_pll_lock(NLW_inst_adc2_pll_lock_UNCONNECTED),
        .adc2_powerup_state(NLW_inst_adc2_powerup_state_UNCONNECTED),
        .adc2_status(NLW_inst_adc2_status_UNCONNECTED[3:0]),
        .adc30_status(NLW_inst_adc30_status_UNCONNECTED[15:0]),
        .adc31_status(NLW_inst_adc31_status_UNCONNECTED[15:0]),
        .adc32_status(NLW_inst_adc32_status_UNCONNECTED[15:0]),
        .adc33_status(NLW_inst_adc33_status_UNCONNECTED[15:0]),
        .adc3_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc3_daddr_mon(NLW_inst_adc3_daddr_mon_UNCONNECTED[11:0]),
        .adc3_den_mon(NLW_inst_adc3_den_mon_UNCONNECTED),
        .adc3_dgnt_mon(NLW_inst_adc3_dgnt_mon_UNCONNECTED),
        .adc3_di_mon(NLW_inst_adc3_di_mon_UNCONNECTED[15:0]),
        .adc3_do_mon(NLW_inst_adc3_do_mon_UNCONNECTED[15:0]),
        .adc3_done(NLW_inst_adc3_done_UNCONNECTED),
        .adc3_drdy_mon(NLW_inst_adc3_drdy_mon_UNCONNECTED),
        .adc3_dreq_mon(NLW_inst_adc3_dreq_mon_UNCONNECTED),
        .adc3_dwe_mon(NLW_inst_adc3_dwe_mon_UNCONNECTED),
        .adc3_pll_dmon(NLW_inst_adc3_pll_dmon_UNCONNECTED),
        .adc3_pll_lock(NLW_inst_adc3_pll_lock_UNCONNECTED),
        .adc3_powerup_state(NLW_inst_adc3_powerup_state_UNCONNECTED),
        .adc3_status(NLW_inst_adc3_status_UNCONNECTED[3:0]),
        .clk_dac1(clk_dac1),
        .dac00_status(NLW_inst_dac00_status_UNCONNECTED[15:0]),
        .dac01_status(NLW_inst_dac01_status_UNCONNECTED[15:0]),
        .dac02_status(NLW_inst_dac02_status_UNCONNECTED[15:0]),
        .dac03_status(NLW_inst_dac03_status_UNCONNECTED[15:0]),
        .dac0_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dac0_daddr_mon(NLW_inst_dac0_daddr_mon_UNCONNECTED[11:0]),
        .dac0_den_mon(NLW_inst_dac0_den_mon_UNCONNECTED),
        .dac0_dgnt_mon(NLW_inst_dac0_dgnt_mon_UNCONNECTED),
        .dac0_di_mon(NLW_inst_dac0_di_mon_UNCONNECTED[15:0]),
        .dac0_do_mon(NLW_inst_dac0_do_mon_UNCONNECTED[15:0]),
        .dac0_done(NLW_inst_dac0_done_UNCONNECTED),
        .dac0_drdy_mon(NLW_inst_dac0_drdy_mon_UNCONNECTED),
        .dac0_dreq_mon(NLW_inst_dac0_dreq_mon_UNCONNECTED),
        .dac0_dwe_mon(NLW_inst_dac0_dwe_mon_UNCONNECTED),
        .dac0_pll_dmon(NLW_inst_dac0_pll_dmon_UNCONNECTED),
        .dac0_pll_lock(NLW_inst_dac0_pll_lock_UNCONNECTED),
        .dac0_powerup_state(NLW_inst_dac0_powerup_state_UNCONNECTED),
        .dac0_status(NLW_inst_dac0_status_UNCONNECTED[3:0]),
        .dac10_status(NLW_inst_dac10_status_UNCONNECTED[15:0]),
        .dac11_status(NLW_inst_dac11_status_UNCONNECTED[15:0]),
        .dac12_status(NLW_inst_dac12_status_UNCONNECTED[15:0]),
        .dac13_status(NLW_inst_dac13_status_UNCONNECTED[15:0]),
        .dac1_clk_n(dac1_clk_n),
        .dac1_clk_p(dac1_clk_p),
        .dac1_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dac1_daddr_mon(NLW_inst_dac1_daddr_mon_UNCONNECTED[11:0]),
        .dac1_den_mon(NLW_inst_dac1_den_mon_UNCONNECTED),
        .dac1_dgnt_mon(NLW_inst_dac1_dgnt_mon_UNCONNECTED),
        .dac1_di_mon(NLW_inst_dac1_di_mon_UNCONNECTED[15:0]),
        .dac1_do_mon(NLW_inst_dac1_do_mon_UNCONNECTED[15:0]),
        .dac1_done(NLW_inst_dac1_done_UNCONNECTED),
        .dac1_drdy_mon(NLW_inst_dac1_drdy_mon_UNCONNECTED),
        .dac1_dreq_mon(NLW_inst_dac1_dreq_mon_UNCONNECTED),
        .dac1_dwe_mon(NLW_inst_dac1_dwe_mon_UNCONNECTED),
        .dac1_pll_dmon(NLW_inst_dac1_pll_dmon_UNCONNECTED),
        .dac1_pll_lock(NLW_inst_dac1_pll_lock_UNCONNECTED),
        .dac1_powerup_state(NLW_inst_dac1_powerup_state_UNCONNECTED),
        .dac1_status(NLW_inst_dac1_status_UNCONNECTED[3:0]),
        .irq(irq),
        .s12_axis_tdata(s12_axis_tdata),
        .s12_axis_tready(s12_axis_tready),
        .s12_axis_tvalid(s12_axis_tvalid),
        .s1_axis_aclk(s1_axis_aclk),
        .s1_axis_aresetn(s1_axis_aresetn),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sysref_in_n(sysref_in_n),
        .sysref_in_p(sysref_in_p),
        .vout12_n(vout12_n),
        .vout12_p(vout12_p));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_address_decoder" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_address_decoder
   (counter_en_reg_reg,
    \FSM_sequential_access_cs_reg[0] ,
    s_axi_wready_i,
    \FSM_sequential_access_cs_reg[0]_0 ,
    E,
    s_axi_awready_i,
    \FSM_sequential_access_cs_reg[1] ,
    D,
    \bus2ip_addr_reg_reg[16] ,
    \bus2ip_addr_reg_reg[16]_0 ,
    \FSM_onehot_state_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ,
    \FSM_onehot_state_reg[3] ,
    \FSM_onehot_state_reg[0]_0 ,
    \bus2ip_addr_reg_reg[14] ,
    \bus2ip_addr_reg_reg[14]_0 ,
    \FSM_onehot_state_reg[0]_1 ,
    \bus2ip_addr_reg_reg[16]_1 ,
    \bus2ip_addr_reg_reg[16]_2 ,
    \FSM_onehot_state_reg[0]_2 ,
    \bus2ip_addr_reg_reg[14]_1 ,
    \bus2ip_addr_reg_reg[14]_2 ,
    \FSM_onehot_state_reg[0]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ,
    adc0_dreq_mon,
    adc2_drp_we,
    adc1_dreq_mon,
    \FSM_onehot_state_reg[0]_4 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    \adc0_sample_rate_reg[31] ,
    \bus2ip_addr_reg_reg[11] ,
    \bus2ip_addr_reg_reg[15] ,
    \bus2ip_addr_reg_reg[14]_3 ,
    \bus2ip_addr_reg_reg[15]_0 ,
    \bus2ip_addr_reg_reg[14]_4 ,
    \bus2ip_addr_reg_reg[14]_5 ,
    \bus2ip_addr_reg_reg[16]_3 ,
    \bus2ip_addr_reg_reg[6] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ,
    \bus2ip_addr_reg_reg[6]_0 ,
    \bus2ip_addr_reg_reg[16]_4 ,
    \bus2ip_addr_reg_reg[14]_6 ,
    \bus2ip_addr_reg_reg[9] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ,
    \bus2ip_addr_reg_reg[14]_7 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ,
    \bus2ip_addr_reg_reg[6]_1 ,
    \bus2ip_addr_reg_reg[16]_5 ,
    \bus2ip_addr_reg_reg[16]_6 ,
    master_reset_reg,
    master_reset_reg_0,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \bus2ip_addr_reg_reg[13] ,
    bank1_write,
    bank3_write,
    bank9_write,
    bank11_write,
    bank13_write,
    bank15_write,
    bank0_write,
    \bus2ip_addr_reg_reg[16]_7 ,
    \bus2ip_addr_reg_reg[5] ,
    adc3_reset,
    adc2_reset,
    adc1_reset,
    adc0_reset,
    dac1_reset,
    dac0_reset,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    dac1_restart,
    dac0_restart,
    master_reset,
    cs_ce_ld_enable_i,
    s_axi_aclk,
    counter_en_reg,
    Q,
    \icount_out_reg[11] ,
    \icount_out_reg[11]_0 ,
    IP2Bus_RdAck,
    \icount_out_reg[12] ,
    \icount_out_reg[11]_1 ,
    s_axi_aresetn,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ,
    \FSM_sequential_access_cs_reg[0]_1 ,
    \FSM_sequential_access_cs_reg[0]_2 ,
    \FSM_sequential_access_cs_reg[0]_3 ,
    axi_read_req_r_reg,
    axi_read_req_r_reg_0,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ,
    s_axi_wvalid,
    s_axi_arvalid,
    s_axi_awvalid,
    axi_avalid_reg,
    \FSM_onehot_state_reg[1] ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    \FSM_sequential_fsm_cs_reg[1] ,
    \FSM_onehot_state_reg[4] ,
    \FSM_onehot_state_reg[1]_4 ,
    access_type_reg,
    dac0_drp_rdy,
    \FSM_onehot_state_reg[1]_5 ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[1]_6 ,
    access_type_reg_0,
    dac1_drp_rdy,
    \FSM_onehot_state_reg[1]_7 ,
    \FSM_onehot_state_reg[1]_8 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[1]_9 ,
    access_type_reg_1,
    user_drp_drdy,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[4]_2 ,
    \FSM_onehot_state_reg[1]_10 ,
    access_type_reg_2,
    \FSM_sequential_access_cs[2]_i_7_0 ,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_3,
    s_axi_wready_reg_i_2_0,
    \FSM_onehot_state_reg[1]_11 ,
    \FSM_onehot_state_reg[4]_4 ,
    \FSM_onehot_state_reg[1]_12 ,
    access_type_reg_4,
    s_axi_wready_reg_i_2_1,
    \IP2Bus_Data_reg[2] ,
    \IP2Bus_Data_reg[0] ,
    \IP2Bus_Data_reg[2]_0 ,
    adc32_irq_en,
    \IP2Bus_Data[2]_i_5_0 ,
    \IP2Bus_Data[3]_i_5_0 ,
    adc33_irq_en,
    \adc3_sim_level_reg[0] ,
    axi_RdAck_r_reg,
    \IP2Bus_Data[2]_i_31 ,
    adc30_irq_en,
    \IP2Bus_Data[0]_i_4_0 ,
    \IP2Bus_Data[1]_i_11_0 ,
    adc31_irq_en,
    \IP2Bus_Data[1]_i_11_1 ,
    \IP2Bus_Data_reg[8] ,
    adc3_cmn_irq_en,
    adc3_cmn_irq_en_reg,
    \IP2Bus_Data[2]_i_19_0 ,
    \IP2Bus_Data[3]_i_19_0 ,
    \IP2Bus_Data_reg[14] ,
    \IP2Bus_Data[15]_i_23_0 ,
    adc30_irq_sync,
    \IP2Bus_Data[2]_i_49_0 ,
    \adc3_slice0_irq_en_reg[2] ,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data_reg[15]_0 ,
    \IP2Bus_Data[15]_i_6_0 ,
    \IP2Bus_Data[11]_i_4_0 ,
    adc2_do_mon,
    \IP2Bus_Data_reg[7] ,
    \IP2Bus_Data_reg[13] ,
    \IP2Bus_Data[31]_i_7_0 ,
    \IP2Bus_Data[31]_i_7_1 ,
    axi_RdAck_r_reg_0,
    \adc3_slice1_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_11_0 ,
    \IP2Bus_Data_reg[3] ,
    adc2_cmn_irq_en,
    adc1_do_mon,
    \IP2Bus_Data_reg[1] ,
    \IP2Bus_Data[11]_i_5_0 ,
    \IP2Bus_Data[31]_i_7_2 ,
    \IP2Bus_Data[31]_i_7_3 ,
    adc20_irq_en,
    adc21_irq_en,
    \IP2Bus_Data[3]_i_21_0 ,
    adc23_irq_en,
    adc22_irq_en,
    \IP2Bus_Data[2]_i_21_0 ,
    \IP2Bus_Data[1]_i_41_0 ,
    \IP2Bus_Data[1]_i_41_1 ,
    \IP2Bus_Data[0]_i_34_0 ,
    adc20_irq_sync,
    \IP2Bus_Data[15]_i_71_0 ,
    \IP2Bus_Data[2]_i_24_0 ,
    \IP2Bus_Data[3]_i_25_0 ,
    adc10_irq_en,
    \IP2Bus_Data[0]_i_38_0 ,
    \IP2Bus_Data[1]_i_15_0 ,
    adc11_irq_en,
    \IP2Bus_Data[1]_i_15_1 ,
    adc12_irq_en,
    adc13_irq_en,
    adc1_cmn_irq_en,
    \IP2Bus_Data[15]_i_7_0 ,
    adc10_irq_sync,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[2]_1 ,
    \IP2Bus_Data[2]_i_15_0 ,
    \IP2Bus_Data[3]_i_15_0 ,
    adc00_irq_en,
    \IP2Bus_Data[1]_i_21_0 ,
    \IP2Bus_Data[0]_i_2_0 ,
    adc01_irq_en,
    \IP2Bus_Data[1]_i_21_1 ,
    adc0_cmn_irq_en,
    \IP2Bus_Data[15]_i_5_0 ,
    adc00_overvol_irq,
    adc00_irq_sync,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[11] ,
    \IP2Bus_Data_reg[31]_2 ,
    \IP2Bus_Data_reg[2]_2 ,
    dac12_irq_en,
    \IP2Bus_Data[2]_i_8_0 ,
    \IP2Bus_Data[7]_i_3_0 ,
    dac13_irq_en,
    \IP2Bus_Data[3]_i_30_0 ,
    dac1_cmn_irq_en,
    dac1_powerup_state_irq,
    dac10_irq_en,
    \IP2Bus_Data[1]_i_7_0 ,
    \IP2Bus_Data[1]_i_7_1 ,
    dac11_irq_en,
    \IP2Bus_Data_reg[13]_0 ,
    \IP2Bus_Data_reg[6] ,
    dac0_do_mon,
    \IP2Bus_Data[11]_i_2_0 ,
    \IP2Bus_Data_reg[9] ,
    \IP2Bus_Data_reg[15]_1 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data[31]_i_3_0 ,
    \IP2Bus_Data[31]_i_3_1 ,
    \IP2Bus_Data_reg[22] ,
    axi_read_req_r_reg_1,
    axi_read_req_r_reg_2,
    \IP2Bus_Data[15]_i_34_0 ,
    axi_read_req_r_reg_3,
    axi_read_req_r_reg_4,
    \IP2Bus_Data[0]_i_48_0 ,
    p_36_in,
    \IP2Bus_Data[1]_i_10_0 ,
    \IP2Bus_Data[1]_i_10_1 ,
    \IP2Bus_Data[0]_i_45_0 ,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_2_0 ,
    \IP2Bus_Data[2]_i_2_0 ,
    \IP2Bus_Data[3]_i_2_0 ,
    p_46_in,
    \IP2Bus_Data[6]_i_5_0 ,
    irq_enables,
    \IP2Bus_Data[5]_i_3_0 ,
    \IP2Bus_Data[12]_i_10_0 ,
    \IP2Bus_Data[31]_i_3_2 ,
    \IP2Bus_Data[0]_i_7_0 ,
    \IP2Bus_Data[4]_i_6_0 ,
    \IP2Bus_Data_reg[1]_0 ,
    \IP2Bus_Data_reg[7]_0 ,
    STATUS_COMMON,
    \adc3_multi_band_reg[0] ,
    \IP2Bus_Data[2]_i_18_0 ,
    \IP2Bus_Data[15]_i_26_0 ,
    \IP2Bus_Data[15]_i_26_1 ,
    \IP2Bus_Data[2]_i_22_0 ,
    \IP2Bus_Data[2]_i_47_0 ,
    \IP2Bus_Data[2]_i_14_0 ,
    \IP2Bus_Data[15]_i_9_0 ,
    \IP2Bus_Data[15]_i_9_1 ,
    \adc3_fifo_disable_reg[0] ,
    \IP2Bus_Data[2]_i_27_0 ,
    \IP2Bus_Data[31]_i_3_3 ,
    \IP2Bus_Data[31]_i_3_4 ,
    \IP2Bus_Data[2]_i_30_0 ,
    \IP2Bus_Data[3]_i_5_1 ,
    \adc3_start_stage_reg[0] ,
    adc3_restart_reg,
    \IP2Bus_Data[0]_i_46_0 ,
    adc3_status,
    adc3_reset_reg,
    \IP2Bus_Data[0]_i_3_0 ,
    \IP2Bus_Data[0]_i_3_1 ,
    \IP2Bus_Data[0]_i_21_0 ,
    \IP2Bus_Data[2]_i_8_1 ,
    \IP2Bus_Data[3]_i_6_0 ,
    adc2_status,
    \IP2Bus_Data[0]_i_22_0 ,
    \IP2Bus_Data[3]_i_23_0 ,
    \IP2Bus_Data[0]_i_41_0 ,
    \IP2Bus_Data[3]_i_4_0 ,
    adc0_status,
    \IP2Bus_Data[0]_i_26_0 ,
    \IP2Bus_Data[0]_i_26_1 ,
    \IP2Bus_Data[3]_i_11_0 ,
    dac1_status,
    \IP2Bus_Data[0]_i_25_0 ,
    \IP2Bus_Data[0]_i_25_1 ,
    dac0_status,
    \dac1_end_stage_reg[0] ,
    adc30_overvol_irq,
    axi_read_req_r_reg_5,
    adc32_irq_sync,
    \IP2Bus_Data[15]_i_22_0 ,
    axi_read_req_r_reg_6,
    \IP2Bus_Data[12]_i_26_0 ,
    axi_read_req_r_reg_7,
    \IP2Bus_Data[2]_i_38_0 ,
    \IP2Bus_Data[15]_i_21_0 ,
    adc01_overvol_irq,
    adc01_irq_sync,
    \IP2Bus_Data[15]_i_11_1 ,
    dac10_irq_sync,
    axi_read_req_r_reg_8,
    \adc3_slice2_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_61_0 ,
    \IP2Bus_Data[1]_i_13_0 ,
    \adc3_cmn_en_reg[0] ,
    \IP2Bus_Data[1]_i_18_0 ,
    \IP2Bus_Data[15]_i_30_0 ,
    \IP2Bus_Data[15]_i_30_1 ,
    \IP2Bus_Data[1]_i_14_0 ,
    \IP2Bus_Data[15]_i_17_0 ,
    \IP2Bus_Data[15]_i_17_1 ,
    \IP2Bus_Data[1]_i_21_2 ,
    dac1_fifo_disable,
    axi_read_req_r_reg_9,
    \IP2Bus_Data[15]_i_12_0 ,
    \IP2Bus_Data[15]_i_12_1 ,
    dac0_fifo_disable,
    \IP2Bus_Data[11]_i_17_0 ,
    \IP2Bus_Data[8]_i_2_0 ,
    \dac0_sample_rate_reg[0] ,
    \IP2Bus_Data[6]_i_15_0 ,
    \IP2Bus_Data[15]_i_61_1 ,
    adc33_overvol_irq,
    adc33_irq_sync,
    \adc3_slice3_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_70_0 ,
    \IP2Bus_Data[15]_i_70_1 ,
    adc23_overvol_irq,
    adc23_irq_sync,
    \IP2Bus_Data[15]_i_98_0 ,
    \IP2Bus_Data[15]_i_77_0 ,
    \IP2Bus_Data[15]_i_77_1 ,
    adc13_overvol_irq,
    adc13_irq_sync,
    \IP2Bus_Data[15]_i_49_0 ,
    \IP2Bus_Data[15]_i_49_1 ,
    adc03_overvol_irq,
    adc03_irq_sync,
    \IP2Bus_Data[14]_i_52_0 ,
    \IP2Bus_Data[15]_i_11_2 ,
    \IP2Bus_Data[15]_i_32_0 ,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_45_0 ,
    \IP2Bus_Data[15]_i_43_0 ,
    dac03_irq_sync,
    \IP2Bus_Data[0]_i_37_0 ,
    \IP2Bus_Data[0]_i_41_1 ,
    \IP2Bus_Data[0]_i_11_0 ,
    \IP2Bus_Data[0]_i_47_0 ,
    adc10_overvol_irq,
    \IP2Bus_Data[2]_i_42_0 ,
    adc21_overvol_irq,
    \IP2Bus_Data[15]_i_71_1 ,
    \IP2Bus_Data[3]_i_47_0 ,
    adc21_irq_sync,
    \IP2Bus_Data[15]_i_71_2 ,
    \IP2Bus_Data[14]_i_47_0 ,
    \IP2Bus_Data[15]_i_29_0 ,
    \IP2Bus_Data[15]_i_29_1 ,
    adc11_irq_sync,
    \IP2Bus_Data[14]_i_23_0 ,
    \IP2Bus_Data[2]_i_49_1 ,
    adc11_overvol_irq,
    \IP2Bus_Data[3]_i_52_0 ,
    \IP2Bus_Data[15]_i_21_1 ,
    \IP2Bus_Data[3]_i_37_0 ,
    \IP2Bus_Data[2]_i_35_0 ,
    \IP2Bus_Data[14]_i_12_0 ,
    dac12_irq_sync,
    \IP2Bus_Data[14]_i_27_0 ,
    \IP2Bus_Data[15]_i_11_3 ,
    dac11_irq_sync,
    \IP2Bus_Data[15]_i_13_0 ,
    dac01_irq_sync,
    dac02_irq_sync,
    \IP2Bus_Data[14]_i_28_0 ,
    adc31_irq_sync,
    \IP2Bus_Data[15]_i_23_1 ,
    adc31_overvol_irq,
    adc0_do_mon,
    \IP2Bus_Data[15]_i_5_1 ,
    dac1_do_mon,
    \IP2Bus_Data[11]_i_2_1 ,
    adc3_do_mon,
    \IP2Bus_Data[13]_i_16_0 ,
    \IP2Bus_Data[25]_i_11_0 ,
    \IP2Bus_Data[14]_i_52_1 ,
    \IP2Bus_Data[15]_i_34_1 ,
    \IP2Bus_Data[2]_i_6_0 ,
    adc02_irq_en,
    adc03_irq_en,
    \IP2Bus_Data[0]_i_2_1 ,
    s_axi_wdata,
    \IP2Bus_Data[25]_i_11_1 ,
    \IP2Bus_Data[12]_i_26_1 ,
    axi_timeout_en_reg,
    \IP2Bus_Data[31]_i_10_0 ,
    axi_read_req_r_reg_10,
    \IP2Bus_Data[15]_i_74_0 ,
    \IP2Bus_Data[14]_i_53_0 ,
    s_axi_wready_reg_i_2_2,
    s_axi_wready_reg_i_2_3);
  output counter_en_reg_reg;
  output \FSM_sequential_access_cs_reg[0] ;
  output s_axi_wready_i;
  output \FSM_sequential_access_cs_reg[0]_0 ;
  output [0:0]E;
  output s_axi_awready_i;
  output \FSM_sequential_access_cs_reg[1] ;
  output [1:0]D;
  output \bus2ip_addr_reg_reg[16] ;
  output \bus2ip_addr_reg_reg[16]_0 ;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  output \FSM_onehot_state_reg[3] ;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output \bus2ip_addr_reg_reg[14] ;
  output \bus2ip_addr_reg_reg[14]_0 ;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output \bus2ip_addr_reg_reg[16]_1 ;
  output \bus2ip_addr_reg_reg[16]_2 ;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output \bus2ip_addr_reg_reg[14]_1 ;
  output \bus2ip_addr_reg_reg[14]_2 ;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  output adc0_dreq_mon;
  output adc2_drp_we;
  output adc1_dreq_mon;
  output \FSM_onehot_state_reg[0]_4 ;
  output \FSM_onehot_state_reg[0]_5 ;
  output \FSM_onehot_state_reg[0]_6 ;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output [31:0]\adc0_sample_rate_reg[31] ;
  output \bus2ip_addr_reg_reg[11] ;
  output \bus2ip_addr_reg_reg[15] ;
  output [4:0]\bus2ip_addr_reg_reg[14]_3 ;
  output \bus2ip_addr_reg_reg[15]_0 ;
  output [4:0]\bus2ip_addr_reg_reg[14]_4 ;
  output \bus2ip_addr_reg_reg[14]_5 ;
  output \bus2ip_addr_reg_reg[16]_3 ;
  output \bus2ip_addr_reg_reg[6] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  output \bus2ip_addr_reg_reg[6]_0 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_4 ;
  output \bus2ip_addr_reg_reg[14]_6 ;
  output \bus2ip_addr_reg_reg[9] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  output \bus2ip_addr_reg_reg[14]_7 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  output [3:0]\bus2ip_addr_reg_reg[6]_1 ;
  output \bus2ip_addr_reg_reg[16]_5 ;
  output \bus2ip_addr_reg_reg[16]_6 ;
  output [0:0]master_reset_reg;
  output [0:0]master_reset_reg_0;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \bus2ip_addr_reg_reg[13] ;
  output [10:0]bank1_write;
  output [10:0]bank3_write;
  output [11:0]bank9_write;
  output [11:0]bank11_write;
  output [11:0]bank13_write;
  output [11:0]bank15_write;
  output [1:0]bank0_write;
  output [0:0]\bus2ip_addr_reg_reg[16]_7 ;
  output [0:0]\bus2ip_addr_reg_reg[5] ;
  output adc3_reset;
  output adc2_reset;
  output adc1_reset;
  output adc0_reset;
  output dac1_reset;
  output dac0_reset;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output dac1_restart;
  output dac0_restart;
  output master_reset;
  input cs_ce_ld_enable_i;
  input s_axi_aclk;
  input counter_en_reg;
  input [2:0]Q;
  input \icount_out_reg[11] ;
  input \icount_out_reg[11]_0 ;
  input IP2Bus_RdAck;
  input \icount_out_reg[12] ;
  input \icount_out_reg[11]_1 ;
  input s_axi_aresetn;
  input \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  input \FSM_sequential_access_cs_reg[0]_1 ;
  input \FSM_sequential_access_cs_reg[0]_2 ;
  input \FSM_sequential_access_cs_reg[0]_3 ;
  input [14:0]axi_read_req_r_reg;
  input axi_read_req_r_reg_0;
  input \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  input s_axi_wvalid;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input axi_avalid_reg;
  input \FSM_onehot_state_reg[1] ;
  input \FSM_onehot_state_reg[1]_0 ;
  input \FSM_onehot_state_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_2 ;
  input [1:0]\FSM_onehot_state_reg[1]_3 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  input \FSM_onehot_state_reg[4] ;
  input \FSM_onehot_state_reg[1]_4 ;
  input access_type_reg;
  input dac0_drp_rdy;
  input [1:0]\FSM_onehot_state_reg[1]_5 ;
  input \FSM_onehot_state_reg[4]_0 ;
  input \FSM_onehot_state_reg[1]_6 ;
  input access_type_reg_0;
  input dac1_drp_rdy;
  input [1:0]\FSM_onehot_state_reg[1]_7 ;
  input \FSM_onehot_state_reg[1]_8 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[4]_1 ;
  input \FSM_onehot_state_reg[1]_9 ;
  input access_type_reg_1;
  input user_drp_drdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[4]_2 ;
  input \FSM_onehot_state_reg[1]_10 ;
  input access_type_reg_2;
  input \FSM_sequential_access_cs[2]_i_7_0 ;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_3;
  input s_axi_wready_reg_i_2_0;
  input [1:0]\FSM_onehot_state_reg[1]_11 ;
  input \FSM_onehot_state_reg[4]_4 ;
  input \FSM_onehot_state_reg[1]_12 ;
  input access_type_reg_4;
  input s_axi_wready_reg_i_2_1;
  input \IP2Bus_Data_reg[2] ;
  input \IP2Bus_Data_reg[0] ;
  input \IP2Bus_Data_reg[2]_0 ;
  input adc32_irq_en;
  input \IP2Bus_Data[2]_i_5_0 ;
  input \IP2Bus_Data[3]_i_5_0 ;
  input adc33_irq_en;
  input \adc3_sim_level_reg[0] ;
  input axi_RdAck_r_reg;
  input \IP2Bus_Data[2]_i_31 ;
  input adc30_irq_en;
  input \IP2Bus_Data[0]_i_4_0 ;
  input [1:0]\IP2Bus_Data[1]_i_11_0 ;
  input adc31_irq_en;
  input \IP2Bus_Data[1]_i_11_1 ;
  input \IP2Bus_Data_reg[8] ;
  input adc3_cmn_irq_en;
  input adc3_cmn_irq_en_reg;
  input \IP2Bus_Data[2]_i_19_0 ;
  input \IP2Bus_Data[3]_i_19_0 ;
  input \IP2Bus_Data_reg[14] ;
  input [3:0]\IP2Bus_Data[15]_i_23_0 ;
  input [2:0]adc30_irq_sync;
  input \IP2Bus_Data[2]_i_49_0 ;
  input \adc3_slice0_irq_en_reg[2] ;
  input \IP2Bus_Data_reg[15] ;
  input \IP2Bus_Data_reg[15]_0 ;
  input \IP2Bus_Data[15]_i_6_0 ;
  input [3:0]\IP2Bus_Data[11]_i_4_0 ;
  input [15:0]adc2_do_mon;
  input \IP2Bus_Data_reg[7] ;
  input \IP2Bus_Data_reg[13] ;
  input [31:0]\IP2Bus_Data[31]_i_7_0 ;
  input [31:0]\IP2Bus_Data[31]_i_7_1 ;
  input axi_RdAck_r_reg_0;
  input \adc3_slice1_irq_en_reg[2] ;
  input \IP2Bus_Data[15]_i_11_0 ;
  input \IP2Bus_Data_reg[3] ;
  input adc2_cmn_irq_en;
  input [15:0]adc1_do_mon;
  input \IP2Bus_Data_reg[1] ;
  input [3:0]\IP2Bus_Data[11]_i_5_0 ;
  input [31:0]\IP2Bus_Data[31]_i_7_2 ;
  input [31:0]\IP2Bus_Data[31]_i_7_3 ;
  input adc20_irq_en;
  input adc21_irq_en;
  input \IP2Bus_Data[3]_i_21_0 ;
  input adc23_irq_en;
  input adc22_irq_en;
  input \IP2Bus_Data[2]_i_21_0 ;
  input \IP2Bus_Data[1]_i_41_0 ;
  input [1:0]\IP2Bus_Data[1]_i_41_1 ;
  input \IP2Bus_Data[0]_i_34_0 ;
  input [2:0]adc20_irq_sync;
  input [2:0]\IP2Bus_Data[15]_i_71_0 ;
  input \IP2Bus_Data[2]_i_24_0 ;
  input \IP2Bus_Data[3]_i_25_0 ;
  input adc10_irq_en;
  input \IP2Bus_Data[0]_i_38_0 ;
  input [1:0]\IP2Bus_Data[1]_i_15_0 ;
  input adc11_irq_en;
  input \IP2Bus_Data[1]_i_15_1 ;
  input adc12_irq_en;
  input adc13_irq_en;
  input adc1_cmn_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_7_0 ;
  input [2:0]adc10_irq_sync;
  input [31:0]\IP2Bus_Data_reg[31] ;
  input [31:0]\IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[2]_1 ;
  input \IP2Bus_Data[2]_i_15_0 ;
  input \IP2Bus_Data[3]_i_15_0 ;
  input adc00_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_21_0 ;
  input \IP2Bus_Data[0]_i_2_0 ;
  input adc01_irq_en;
  input \IP2Bus_Data[1]_i_21_1 ;
  input adc0_cmn_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_5_0 ;
  input adc00_overvol_irq;
  input [2:0]adc00_irq_sync;
  input [31:0]\IP2Bus_Data_reg[31]_1 ;
  input [3:0]\IP2Bus_Data_reg[11] ;
  input [31:0]\IP2Bus_Data_reg[31]_2 ;
  input \IP2Bus_Data_reg[2]_2 ;
  input dac12_irq_en;
  input \IP2Bus_Data[2]_i_8_0 ;
  input [7:0]\IP2Bus_Data[7]_i_3_0 ;
  input dac13_irq_en;
  input \IP2Bus_Data[3]_i_30_0 ;
  input dac1_cmn_irq_en;
  input dac1_powerup_state_irq;
  input dac10_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_7_0 ;
  input \IP2Bus_Data[1]_i_7_1 ;
  input dac11_irq_en;
  input \IP2Bus_Data_reg[13]_0 ;
  input \IP2Bus_Data_reg[6] ;
  input [15:0]dac0_do_mon;
  input [3:0]\IP2Bus_Data[11]_i_2_0 ;
  input \IP2Bus_Data_reg[9] ;
  input [15:0]\IP2Bus_Data_reg[15]_1 ;
  input \IP2Bus_Data_reg[25] ;
  input [31:0]\IP2Bus_Data[31]_i_3_0 ;
  input [31:0]\IP2Bus_Data[31]_i_3_1 ;
  input \IP2Bus_Data_reg[22] ;
  input axi_read_req_r_reg_1;
  input axi_read_req_r_reg_2;
  input \IP2Bus_Data[15]_i_34_0 ;
  input axi_read_req_r_reg_3;
  input axi_read_req_r_reg_4;
  input \IP2Bus_Data[0]_i_48_0 ;
  input [4:0]p_36_in;
  input \IP2Bus_Data[1]_i_10_0 ;
  input [1:0]\IP2Bus_Data[1]_i_10_1 ;
  input \IP2Bus_Data[0]_i_45_0 ;
  input [1:0]dac00_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_2_0 ;
  input \IP2Bus_Data[2]_i_2_0 ;
  input \IP2Bus_Data[3]_i_2_0 ;
  input [7:0]p_46_in;
  input \IP2Bus_Data[6]_i_5_0 ;
  input [6:0]irq_enables;
  input \IP2Bus_Data[5]_i_3_0 ;
  input \IP2Bus_Data[12]_i_10_0 ;
  input \IP2Bus_Data[31]_i_3_2 ;
  input \IP2Bus_Data[0]_i_7_0 ;
  input \IP2Bus_Data[4]_i_6_0 ;
  input \IP2Bus_Data_reg[1]_0 ;
  input \IP2Bus_Data_reg[7]_0 ;
  input [15:0]STATUS_COMMON;
  input \adc3_multi_band_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_18_0 ;
  input [15:0]\IP2Bus_Data[15]_i_26_0 ;
  input [15:0]\IP2Bus_Data[15]_i_26_1 ;
  input [2:0]\IP2Bus_Data[2]_i_22_0 ;
  input [2:0]\IP2Bus_Data[2]_i_47_0 ;
  input [2:0]\IP2Bus_Data[2]_i_14_0 ;
  input [15:0]\IP2Bus_Data[15]_i_9_0 ;
  input [15:0]\IP2Bus_Data[15]_i_9_1 ;
  input \adc3_fifo_disable_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_27_0 ;
  input [31:0]\IP2Bus_Data[31]_i_3_3 ;
  input [31:0]\IP2Bus_Data[31]_i_3_4 ;
  input [2:0]\IP2Bus_Data[2]_i_30_0 ;
  input [3:0]\IP2Bus_Data[3]_i_5_1 ;
  input \adc3_start_stage_reg[0] ;
  input adc3_restart_reg;
  input \IP2Bus_Data[0]_i_46_0 ;
  input [1:0]adc3_status;
  input adc3_reset_reg;
  input \IP2Bus_Data[0]_i_3_0 ;
  input \IP2Bus_Data[0]_i_3_1 ;
  input \IP2Bus_Data[0]_i_21_0 ;
  input \IP2Bus_Data[2]_i_8_1 ;
  input [3:0]\IP2Bus_Data[3]_i_6_0 ;
  input [1:0]adc2_status;
  input \IP2Bus_Data[0]_i_22_0 ;
  input [3:0]\IP2Bus_Data[3]_i_23_0 ;
  input [1:0]\IP2Bus_Data[0]_i_41_0 ;
  input [3:0]\IP2Bus_Data[3]_i_4_0 ;
  input [1:0]adc0_status;
  input \IP2Bus_Data[0]_i_26_0 ;
  input \IP2Bus_Data[0]_i_26_1 ;
  input [3:0]\IP2Bus_Data[3]_i_11_0 ;
  input [2:0]dac1_status;
  input \IP2Bus_Data[0]_i_25_0 ;
  input \IP2Bus_Data[0]_i_25_1 ;
  input [2:0]dac0_status;
  input \dac1_end_stage_reg[0] ;
  input adc30_overvol_irq;
  input axi_read_req_r_reg_5;
  input [0:0]adc32_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_22_0 ;
  input axi_read_req_r_reg_6;
  input \IP2Bus_Data[12]_i_26_0 ;
  input axi_read_req_r_reg_7;
  input \IP2Bus_Data[2]_i_38_0 ;
  input [3:0]\IP2Bus_Data[15]_i_21_0 ;
  input adc01_overvol_irq;
  input [2:0]adc01_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_11_1 ;
  input [1:0]dac10_irq_sync;
  input axi_read_req_r_reg_8;
  input \adc3_slice2_irq_en_reg[2] ;
  input [15:0]\IP2Bus_Data[15]_i_61_0 ;
  input [1:0]\IP2Bus_Data[1]_i_13_0 ;
  input \adc3_cmn_en_reg[0] ;
  input [1:0]\IP2Bus_Data[1]_i_18_0 ;
  input [15:0]\IP2Bus_Data[15]_i_30_0 ;
  input [15:0]\IP2Bus_Data[15]_i_30_1 ;
  input [1:0]\IP2Bus_Data[1]_i_14_0 ;
  input [15:0]\IP2Bus_Data[15]_i_17_0 ;
  input [15:0]\IP2Bus_Data[15]_i_17_1 ;
  input [1:0]\IP2Bus_Data[1]_i_21_2 ;
  input [0:0]dac1_fifo_disable;
  input axi_read_req_r_reg_9;
  input [15:0]\IP2Bus_Data[15]_i_12_0 ;
  input [15:0]\IP2Bus_Data[15]_i_12_1 ;
  input [0:0]dac0_fifo_disable;
  input [3:0]\IP2Bus_Data[11]_i_17_0 ;
  input \IP2Bus_Data[8]_i_2_0 ;
  input \dac0_sample_rate_reg[0] ;
  input \IP2Bus_Data[6]_i_15_0 ;
  input [3:0]\IP2Bus_Data[15]_i_61_1 ;
  input adc33_overvol_irq;
  input [2:0]adc33_irq_sync;
  input \adc3_slice3_irq_en_reg[2] ;
  input [3:0]\IP2Bus_Data[15]_i_70_0 ;
  input [3:0]\IP2Bus_Data[15]_i_70_1 ;
  input adc23_overvol_irq;
  input [2:0]adc23_irq_sync;
  input \IP2Bus_Data[15]_i_98_0 ;
  input [3:0]\IP2Bus_Data[15]_i_77_0 ;
  input [3:0]\IP2Bus_Data[15]_i_77_1 ;
  input adc13_overvol_irq;
  input [2:0]adc13_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_49_0 ;
  input [3:0]\IP2Bus_Data[15]_i_49_1 ;
  input adc03_overvol_irq;
  input [2:0]adc03_irq_sync;
  input \IP2Bus_Data[14]_i_52_0 ;
  input [1:0]\IP2Bus_Data[15]_i_11_2 ;
  input [1:0]\IP2Bus_Data[15]_i_32_0 ;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_45_0 ;
  input [1:0]\IP2Bus_Data[15]_i_43_0 ;
  input [1:0]dac03_irq_sync;
  input \IP2Bus_Data[0]_i_37_0 ;
  input \IP2Bus_Data[0]_i_41_1 ;
  input \IP2Bus_Data[0]_i_11_0 ;
  input \IP2Bus_Data[0]_i_47_0 ;
  input adc10_overvol_irq;
  input \IP2Bus_Data[2]_i_42_0 ;
  input adc21_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_71_1 ;
  input \IP2Bus_Data[3]_i_47_0 ;
  input [2:0]adc21_irq_sync;
  input \IP2Bus_Data[15]_i_71_2 ;
  input \IP2Bus_Data[14]_i_47_0 ;
  input \IP2Bus_Data[15]_i_29_0 ;
  input [3:0]\IP2Bus_Data[15]_i_29_1 ;
  input [2:0]adc11_irq_sync;
  input \IP2Bus_Data[14]_i_23_0 ;
  input \IP2Bus_Data[2]_i_49_1 ;
  input adc11_overvol_irq;
  input \IP2Bus_Data[3]_i_52_0 ;
  input \IP2Bus_Data[15]_i_21_1 ;
  input \IP2Bus_Data[3]_i_37_0 ;
  input \IP2Bus_Data[2]_i_35_0 ;
  input \IP2Bus_Data[14]_i_12_0 ;
  input [0:0]dac12_irq_sync;
  input \IP2Bus_Data[14]_i_27_0 ;
  input [1:0]\IP2Bus_Data[15]_i_11_3 ;
  input [1:0]dac11_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_13_0 ;
  input [1:0]dac01_irq_sync;
  input [0:0]dac02_irq_sync;
  input \IP2Bus_Data[14]_i_28_0 ;
  input [2:0]adc31_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_23_1 ;
  input adc31_overvol_irq;
  input [15:0]adc0_do_mon;
  input \IP2Bus_Data[15]_i_5_1 ;
  input [15:0]dac1_do_mon;
  input \IP2Bus_Data[11]_i_2_1 ;
  input [14:0]adc3_do_mon;
  input \IP2Bus_Data[13]_i_16_0 ;
  input \IP2Bus_Data[25]_i_11_0 ;
  input \IP2Bus_Data[14]_i_52_1 ;
  input \IP2Bus_Data[15]_i_34_1 ;
  input \IP2Bus_Data[2]_i_6_0 ;
  input adc02_irq_en;
  input adc03_irq_en;
  input \IP2Bus_Data[0]_i_2_1 ;
  input [0:0]s_axi_wdata;
  input \IP2Bus_Data[25]_i_11_1 ;
  input \IP2Bus_Data[12]_i_26_1 ;
  input axi_timeout_en_reg;
  input \IP2Bus_Data[31]_i_10_0 ;
  input axi_read_req_r_reg_10;
  input \IP2Bus_Data[15]_i_74_0 ;
  input \IP2Bus_Data[14]_i_53_0 ;
  input s_axi_wready_reg_i_2_2;
  input s_axi_wready_reg_i_2_3;

  wire Bus2IP_RdCE;
  wire Bus2IP_WrCE;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[4]_i_6_n_0 ;
  wire \FSM_onehot_state[4]_i_7__0_n_0 ;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire \FSM_onehot_state_reg[0]_4 ;
  wire \FSM_onehot_state_reg[0]_5 ;
  wire \FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_10 ;
  wire [1:0]\FSM_onehot_state_reg[1]_11 ;
  wire \FSM_onehot_state_reg[1]_12 ;
  wire \FSM_onehot_state_reg[1]_2 ;
  wire [1:0]\FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_state_reg[1]_4 ;
  wire [1:0]\FSM_onehot_state_reg[1]_5 ;
  wire \FSM_onehot_state_reg[1]_6 ;
  wire [1:0]\FSM_onehot_state_reg[1]_7 ;
  wire \FSM_onehot_state_reg[1]_8 ;
  wire \FSM_onehot_state_reg[1]_9 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire \FSM_sequential_access_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_7_0 ;
  wire \FSM_sequential_access_cs_reg[0] ;
  wire \FSM_sequential_access_cs_reg[0]_0 ;
  wire \FSM_sequential_access_cs_reg[0]_1 ;
  wire \FSM_sequential_access_cs_reg[0]_2 ;
  wire \FSM_sequential_access_cs_reg[0]_3 ;
  wire \FSM_sequential_access_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  wire \IP2Bus_Data[0]_i_10_n_0 ;
  wire \IP2Bus_Data[0]_i_11_0 ;
  wire \IP2Bus_Data[0]_i_11_n_0 ;
  wire \IP2Bus_Data[0]_i_12_n_0 ;
  wire \IP2Bus_Data[0]_i_13_n_0 ;
  wire \IP2Bus_Data[0]_i_14_n_0 ;
  wire \IP2Bus_Data[0]_i_15_n_0 ;
  wire \IP2Bus_Data[0]_i_16_n_0 ;
  wire \IP2Bus_Data[0]_i_17_n_0 ;
  wire \IP2Bus_Data[0]_i_18_n_0 ;
  wire \IP2Bus_Data[0]_i_19_n_0 ;
  wire \IP2Bus_Data[0]_i_20_n_0 ;
  wire \IP2Bus_Data[0]_i_21_0 ;
  wire \IP2Bus_Data[0]_i_21_n_0 ;
  wire \IP2Bus_Data[0]_i_22_0 ;
  wire \IP2Bus_Data[0]_i_22_n_0 ;
  wire \IP2Bus_Data[0]_i_23_n_0 ;
  wire \IP2Bus_Data[0]_i_24_n_0 ;
  wire \IP2Bus_Data[0]_i_25_0 ;
  wire \IP2Bus_Data[0]_i_25_1 ;
  wire \IP2Bus_Data[0]_i_25_n_0 ;
  wire \IP2Bus_Data[0]_i_26_0 ;
  wire \IP2Bus_Data[0]_i_26_1 ;
  wire \IP2Bus_Data[0]_i_26_n_0 ;
  wire \IP2Bus_Data[0]_i_27_n_0 ;
  wire \IP2Bus_Data[0]_i_28_n_0 ;
  wire \IP2Bus_Data[0]_i_29_n_0 ;
  wire \IP2Bus_Data[0]_i_2_0 ;
  wire \IP2Bus_Data[0]_i_2_1 ;
  wire \IP2Bus_Data[0]_i_2_n_0 ;
  wire \IP2Bus_Data[0]_i_31_n_0 ;
  wire \IP2Bus_Data[0]_i_32_n_0 ;
  wire \IP2Bus_Data[0]_i_33_n_0 ;
  wire \IP2Bus_Data[0]_i_34_0 ;
  wire \IP2Bus_Data[0]_i_34_n_0 ;
  wire \IP2Bus_Data[0]_i_35_n_0 ;
  wire \IP2Bus_Data[0]_i_36_n_0 ;
  wire \IP2Bus_Data[0]_i_37_0 ;
  wire \IP2Bus_Data[0]_i_37_n_0 ;
  wire \IP2Bus_Data[0]_i_38_0 ;
  wire \IP2Bus_Data[0]_i_38_n_0 ;
  wire \IP2Bus_Data[0]_i_39_n_0 ;
  wire \IP2Bus_Data[0]_i_3_0 ;
  wire \IP2Bus_Data[0]_i_3_1 ;
  wire \IP2Bus_Data[0]_i_3_n_0 ;
  wire \IP2Bus_Data[0]_i_40_n_0 ;
  wire [1:0]\IP2Bus_Data[0]_i_41_0 ;
  wire \IP2Bus_Data[0]_i_41_1 ;
  wire \IP2Bus_Data[0]_i_41_n_0 ;
  wire \IP2Bus_Data[0]_i_42_n_0 ;
  wire \IP2Bus_Data[0]_i_43_n_0 ;
  wire \IP2Bus_Data[0]_i_44_n_0 ;
  wire \IP2Bus_Data[0]_i_45_0 ;
  wire \IP2Bus_Data[0]_i_45_n_0 ;
  wire \IP2Bus_Data[0]_i_46_0 ;
  wire \IP2Bus_Data[0]_i_46_n_0 ;
  wire \IP2Bus_Data[0]_i_47_0 ;
  wire \IP2Bus_Data[0]_i_47_n_0 ;
  wire \IP2Bus_Data[0]_i_48_0 ;
  wire \IP2Bus_Data[0]_i_48_n_0 ;
  wire \IP2Bus_Data[0]_i_49_n_0 ;
  wire \IP2Bus_Data[0]_i_4_0 ;
  wire \IP2Bus_Data[0]_i_4_n_0 ;
  wire \IP2Bus_Data[0]_i_50_n_0 ;
  wire \IP2Bus_Data[0]_i_52_n_0 ;
  wire \IP2Bus_Data[0]_i_53_n_0 ;
  wire \IP2Bus_Data[0]_i_54_n_0 ;
  wire \IP2Bus_Data[0]_i_55_n_0 ;
  wire \IP2Bus_Data[0]_i_56_n_0 ;
  wire \IP2Bus_Data[0]_i_57_n_0 ;
  wire \IP2Bus_Data[0]_i_58_n_0 ;
  wire \IP2Bus_Data[0]_i_59_n_0 ;
  wire \IP2Bus_Data[0]_i_60_n_0 ;
  wire \IP2Bus_Data[0]_i_62_n_0 ;
  wire \IP2Bus_Data[0]_i_64_n_0 ;
  wire \IP2Bus_Data[0]_i_65_n_0 ;
  wire \IP2Bus_Data[0]_i_66_n_0 ;
  wire \IP2Bus_Data[0]_i_67_n_0 ;
  wire \IP2Bus_Data[0]_i_68_n_0 ;
  wire \IP2Bus_Data[0]_i_69_n_0 ;
  wire \IP2Bus_Data[0]_i_6_n_0 ;
  wire \IP2Bus_Data[0]_i_70_n_0 ;
  wire \IP2Bus_Data[0]_i_7_0 ;
  wire \IP2Bus_Data[0]_i_7_n_0 ;
  wire \IP2Bus_Data[0]_i_8_n_0 ;
  wire \IP2Bus_Data[0]_i_9_n_0 ;
  wire \IP2Bus_Data[10]_i_10_n_0 ;
  wire \IP2Bus_Data[10]_i_11_n_0 ;
  wire \IP2Bus_Data[10]_i_12_n_0 ;
  wire \IP2Bus_Data[10]_i_13_n_0 ;
  wire \IP2Bus_Data[10]_i_14_n_0 ;
  wire \IP2Bus_Data[10]_i_15_n_0 ;
  wire \IP2Bus_Data[10]_i_16_n_0 ;
  wire \IP2Bus_Data[10]_i_20_n_0 ;
  wire \IP2Bus_Data[10]_i_21_n_0 ;
  wire \IP2Bus_Data[10]_i_22_n_0 ;
  wire \IP2Bus_Data[10]_i_23_n_0 ;
  wire \IP2Bus_Data[10]_i_24_n_0 ;
  wire \IP2Bus_Data[10]_i_25_n_0 ;
  wire \IP2Bus_Data[10]_i_26_n_0 ;
  wire \IP2Bus_Data[10]_i_27_n_0 ;
  wire \IP2Bus_Data[10]_i_28_n_0 ;
  wire \IP2Bus_Data[10]_i_29_n_0 ;
  wire \IP2Bus_Data[10]_i_2_n_0 ;
  wire \IP2Bus_Data[10]_i_30_n_0 ;
  wire \IP2Bus_Data[10]_i_31_n_0 ;
  wire \IP2Bus_Data[10]_i_3_n_0 ;
  wire \IP2Bus_Data[10]_i_4_n_0 ;
  wire \IP2Bus_Data[10]_i_5_n_0 ;
  wire \IP2Bus_Data[10]_i_6_n_0 ;
  wire \IP2Bus_Data[10]_i_7_n_0 ;
  wire \IP2Bus_Data[10]_i_8_n_0 ;
  wire \IP2Bus_Data[10]_i_9_n_0 ;
  wire \IP2Bus_Data[11]_i_10_n_0 ;
  wire \IP2Bus_Data[11]_i_11_n_0 ;
  wire \IP2Bus_Data[11]_i_12_n_0 ;
  wire \IP2Bus_Data[11]_i_13_n_0 ;
  wire \IP2Bus_Data[11]_i_14_n_0 ;
  wire \IP2Bus_Data[11]_i_15_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_17_0 ;
  wire \IP2Bus_Data[11]_i_17_n_0 ;
  wire \IP2Bus_Data[11]_i_18_n_0 ;
  wire \IP2Bus_Data[11]_i_19_n_0 ;
  wire \IP2Bus_Data[11]_i_20_n_0 ;
  wire \IP2Bus_Data[11]_i_21_n_0 ;
  wire \IP2Bus_Data[11]_i_23_n_0 ;
  wire \IP2Bus_Data[11]_i_24_n_0 ;
  wire \IP2Bus_Data[11]_i_25_n_0 ;
  wire \IP2Bus_Data[11]_i_26_n_0 ;
  wire \IP2Bus_Data[11]_i_27_n_0 ;
  wire \IP2Bus_Data[11]_i_28_n_0 ;
  wire \IP2Bus_Data[11]_i_29_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_2_0 ;
  wire \IP2Bus_Data[11]_i_2_1 ;
  wire \IP2Bus_Data[11]_i_2_n_0 ;
  wire \IP2Bus_Data[11]_i_30_n_0 ;
  wire \IP2Bus_Data[11]_i_31_n_0 ;
  wire \IP2Bus_Data[11]_i_32_n_0 ;
  wire \IP2Bus_Data[11]_i_33_n_0 ;
  wire \IP2Bus_Data[11]_i_34_n_0 ;
  wire \IP2Bus_Data[11]_i_35_n_0 ;
  wire \IP2Bus_Data[11]_i_36_n_0 ;
  wire \IP2Bus_Data[11]_i_37_n_0 ;
  wire \IP2Bus_Data[11]_i_38_n_0 ;
  wire \IP2Bus_Data[11]_i_39_n_0 ;
  wire \IP2Bus_Data[11]_i_3_n_0 ;
  wire \IP2Bus_Data[11]_i_40_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_4_0 ;
  wire \IP2Bus_Data[11]_i_4_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_5_0 ;
  wire \IP2Bus_Data[11]_i_5_n_0 ;
  wire \IP2Bus_Data[11]_i_6_n_0 ;
  wire \IP2Bus_Data[11]_i_7_n_0 ;
  wire \IP2Bus_Data[11]_i_8_n_0 ;
  wire \IP2Bus_Data[11]_i_9_n_0 ;
  wire \IP2Bus_Data[12]_i_10_0 ;
  wire \IP2Bus_Data[12]_i_10_n_0 ;
  wire \IP2Bus_Data[12]_i_11_n_0 ;
  wire \IP2Bus_Data[12]_i_12_n_0 ;
  wire \IP2Bus_Data[12]_i_13_n_0 ;
  wire \IP2Bus_Data[12]_i_14_n_0 ;
  wire \IP2Bus_Data[12]_i_15_n_0 ;
  wire \IP2Bus_Data[12]_i_16_n_0 ;
  wire \IP2Bus_Data[12]_i_17_n_0 ;
  wire \IP2Bus_Data[12]_i_18_n_0 ;
  wire \IP2Bus_Data[12]_i_19_n_0 ;
  wire \IP2Bus_Data[12]_i_20_n_0 ;
  wire \IP2Bus_Data[12]_i_21_n_0 ;
  wire \IP2Bus_Data[12]_i_22_n_0 ;
  wire \IP2Bus_Data[12]_i_23_n_0 ;
  wire \IP2Bus_Data[12]_i_24_n_0 ;
  wire \IP2Bus_Data[12]_i_25_n_0 ;
  wire \IP2Bus_Data[12]_i_26_0 ;
  wire \IP2Bus_Data[12]_i_26_1 ;
  wire \IP2Bus_Data[12]_i_26_n_0 ;
  wire \IP2Bus_Data[12]_i_2_n_0 ;
  wire \IP2Bus_Data[12]_i_31_n_0 ;
  wire \IP2Bus_Data[12]_i_32_n_0 ;
  wire \IP2Bus_Data[12]_i_33_n_0 ;
  wire \IP2Bus_Data[12]_i_34_n_0 ;
  wire \IP2Bus_Data[12]_i_35_n_0 ;
  wire \IP2Bus_Data[12]_i_36_n_0 ;
  wire \IP2Bus_Data[12]_i_37_n_0 ;
  wire \IP2Bus_Data[12]_i_38_n_0 ;
  wire \IP2Bus_Data[12]_i_39_n_0 ;
  wire \IP2Bus_Data[12]_i_3_n_0 ;
  wire \IP2Bus_Data[12]_i_4_n_0 ;
  wire \IP2Bus_Data[12]_i_5_n_0 ;
  wire \IP2Bus_Data[12]_i_6_n_0 ;
  wire \IP2Bus_Data[12]_i_7_n_0 ;
  wire \IP2Bus_Data[12]_i_9_n_0 ;
  wire \IP2Bus_Data[13]_i_10_n_0 ;
  wire \IP2Bus_Data[13]_i_12_n_0 ;
  wire \IP2Bus_Data[13]_i_13_n_0 ;
  wire \IP2Bus_Data[13]_i_14_n_0 ;
  wire \IP2Bus_Data[13]_i_15_n_0 ;
  wire \IP2Bus_Data[13]_i_16_0 ;
  wire \IP2Bus_Data[13]_i_16_n_0 ;
  wire \IP2Bus_Data[13]_i_17_n_0 ;
  wire \IP2Bus_Data[13]_i_18_n_0 ;
  wire \IP2Bus_Data[13]_i_19_n_0 ;
  wire \IP2Bus_Data[13]_i_20_n_0 ;
  wire \IP2Bus_Data[13]_i_21_n_0 ;
  wire \IP2Bus_Data[13]_i_22_n_0 ;
  wire \IP2Bus_Data[13]_i_25_n_0 ;
  wire \IP2Bus_Data[13]_i_26_n_0 ;
  wire \IP2Bus_Data[13]_i_27_n_0 ;
  wire \IP2Bus_Data[13]_i_28_n_0 ;
  wire \IP2Bus_Data[13]_i_29_n_0 ;
  wire \IP2Bus_Data[13]_i_2_n_0 ;
  wire \IP2Bus_Data[13]_i_30_n_0 ;
  wire \IP2Bus_Data[13]_i_31_n_0 ;
  wire \IP2Bus_Data[13]_i_32_n_0 ;
  wire \IP2Bus_Data[13]_i_34_n_0 ;
  wire \IP2Bus_Data[13]_i_35_n_0 ;
  wire \IP2Bus_Data[13]_i_36_n_0 ;
  wire \IP2Bus_Data[13]_i_37_n_0 ;
  wire \IP2Bus_Data[13]_i_38_n_0 ;
  wire \IP2Bus_Data[13]_i_39_n_0 ;
  wire \IP2Bus_Data[13]_i_3_n_0 ;
  wire \IP2Bus_Data[13]_i_40_n_0 ;
  wire \IP2Bus_Data[13]_i_4_n_0 ;
  wire \IP2Bus_Data[13]_i_5_n_0 ;
  wire \IP2Bus_Data[13]_i_7_n_0 ;
  wire \IP2Bus_Data[13]_i_8_n_0 ;
  wire \IP2Bus_Data[13]_i_9_n_0 ;
  wire \IP2Bus_Data[14]_i_10_n_0 ;
  wire \IP2Bus_Data[14]_i_11_n_0 ;
  wire \IP2Bus_Data[14]_i_12_0 ;
  wire \IP2Bus_Data[14]_i_12_n_0 ;
  wire \IP2Bus_Data[14]_i_13_n_0 ;
  wire \IP2Bus_Data[14]_i_15_n_0 ;
  wire \IP2Bus_Data[14]_i_16_n_0 ;
  wire \IP2Bus_Data[14]_i_17_n_0 ;
  wire \IP2Bus_Data[14]_i_18_n_0 ;
  wire \IP2Bus_Data[14]_i_19_n_0 ;
  wire \IP2Bus_Data[14]_i_20_n_0 ;
  wire \IP2Bus_Data[14]_i_21_n_0 ;
  wire \IP2Bus_Data[14]_i_22_n_0 ;
  wire \IP2Bus_Data[14]_i_23_0 ;
  wire \IP2Bus_Data[14]_i_23_n_0 ;
  wire \IP2Bus_Data[14]_i_24_n_0 ;
  wire \IP2Bus_Data[14]_i_25_n_0 ;
  wire \IP2Bus_Data[14]_i_26_n_0 ;
  wire \IP2Bus_Data[14]_i_27_0 ;
  wire \IP2Bus_Data[14]_i_27_n_0 ;
  wire \IP2Bus_Data[14]_i_28_0 ;
  wire \IP2Bus_Data[14]_i_28_n_0 ;
  wire \IP2Bus_Data[14]_i_29_n_0 ;
  wire \IP2Bus_Data[14]_i_2_n_0 ;
  wire \IP2Bus_Data[14]_i_30_n_0 ;
  wire \IP2Bus_Data[14]_i_31_n_0 ;
  wire \IP2Bus_Data[14]_i_32_n_0 ;
  wire \IP2Bus_Data[14]_i_33_n_0 ;
  wire \IP2Bus_Data[14]_i_34_n_0 ;
  wire \IP2Bus_Data[14]_i_35_n_0 ;
  wire \IP2Bus_Data[14]_i_36_n_0 ;
  wire \IP2Bus_Data[14]_i_37_n_0 ;
  wire \IP2Bus_Data[14]_i_38_n_0 ;
  wire \IP2Bus_Data[14]_i_39_n_0 ;
  wire \IP2Bus_Data[14]_i_3_n_0 ;
  wire \IP2Bus_Data[14]_i_40_n_0 ;
  wire \IP2Bus_Data[14]_i_44_n_0 ;
  wire \IP2Bus_Data[14]_i_45_n_0 ;
  wire \IP2Bus_Data[14]_i_46_n_0 ;
  wire \IP2Bus_Data[14]_i_47_0 ;
  wire \IP2Bus_Data[14]_i_47_n_0 ;
  wire \IP2Bus_Data[14]_i_48_n_0 ;
  wire \IP2Bus_Data[14]_i_49_n_0 ;
  wire \IP2Bus_Data[14]_i_4_n_0 ;
  wire \IP2Bus_Data[14]_i_50_n_0 ;
  wire \IP2Bus_Data[14]_i_51_n_0 ;
  wire \IP2Bus_Data[14]_i_52_0 ;
  wire \IP2Bus_Data[14]_i_52_1 ;
  wire \IP2Bus_Data[14]_i_52_n_0 ;
  wire \IP2Bus_Data[14]_i_53_0 ;
  wire \IP2Bus_Data[14]_i_53_n_0 ;
  wire \IP2Bus_Data[14]_i_55_n_0 ;
  wire \IP2Bus_Data[14]_i_56_n_0 ;
  wire \IP2Bus_Data[14]_i_59_n_0 ;
  wire \IP2Bus_Data[14]_i_5_n_0 ;
  wire \IP2Bus_Data[14]_i_61_n_0 ;
  wire \IP2Bus_Data[14]_i_62_n_0 ;
  wire \IP2Bus_Data[14]_i_63_n_0 ;
  wire \IP2Bus_Data[14]_i_66_n_0 ;
  wire \IP2Bus_Data[14]_i_6_n_0 ;
  wire \IP2Bus_Data[14]_i_8_n_0 ;
  wire \IP2Bus_Data[14]_i_9_n_0 ;
  wire \IP2Bus_Data[15]_i_100_n_0 ;
  wire \IP2Bus_Data[15]_i_103_n_0 ;
  wire \IP2Bus_Data[15]_i_105_n_0 ;
  wire \IP2Bus_Data[15]_i_108_n_0 ;
  wire \IP2Bus_Data[15]_i_10_n_0 ;
  wire \IP2Bus_Data[15]_i_110_n_0 ;
  wire \IP2Bus_Data[15]_i_113_n_0 ;
  wire \IP2Bus_Data[15]_i_115_n_0 ;
  wire \IP2Bus_Data[15]_i_11_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_2 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_3 ;
  wire \IP2Bus_Data[15]_i_11_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_12_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_12_1 ;
  wire \IP2Bus_Data[15]_i_12_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_13_0 ;
  wire \IP2Bus_Data[15]_i_13_n_0 ;
  wire \IP2Bus_Data[15]_i_14_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_17_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_17_1 ;
  wire \IP2Bus_Data[15]_i_17_n_0 ;
  wire \IP2Bus_Data[15]_i_18_n_0 ;
  wire \IP2Bus_Data[15]_i_19_n_0 ;
  wire \IP2Bus_Data[15]_i_20_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_21_0 ;
  wire \IP2Bus_Data[15]_i_21_1 ;
  wire \IP2Bus_Data[15]_i_21_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_22_0 ;
  wire \IP2Bus_Data[15]_i_22_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_23_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_23_1 ;
  wire \IP2Bus_Data[15]_i_23_n_0 ;
  wire \IP2Bus_Data[15]_i_24_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_1 ;
  wire \IP2Bus_Data[15]_i_26_n_0 ;
  wire \IP2Bus_Data[15]_i_27_n_0 ;
  wire \IP2Bus_Data[15]_i_28_n_0 ;
  wire \IP2Bus_Data[15]_i_29_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_29_1 ;
  wire \IP2Bus_Data[15]_i_29_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_2_0 ;
  wire \IP2Bus_Data[15]_i_2_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_30_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_30_1 ;
  wire \IP2Bus_Data[15]_i_30_n_0 ;
  wire \IP2Bus_Data[15]_i_31_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_32_0 ;
  wire \IP2Bus_Data[15]_i_32_n_0 ;
  wire \IP2Bus_Data[15]_i_33_n_0 ;
  wire \IP2Bus_Data[15]_i_34_0 ;
  wire \IP2Bus_Data[15]_i_34_1 ;
  wire \IP2Bus_Data[15]_i_34_n_0 ;
  wire \IP2Bus_Data[15]_i_35_n_0 ;
  wire \IP2Bus_Data[15]_i_36_n_0 ;
  wire \IP2Bus_Data[15]_i_37_n_0 ;
  wire \IP2Bus_Data[15]_i_38_n_0 ;
  wire \IP2Bus_Data[15]_i_39_n_0 ;
  wire \IP2Bus_Data[15]_i_40_n_0 ;
  wire \IP2Bus_Data[15]_i_41_n_0 ;
  wire \IP2Bus_Data[15]_i_42_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_43_0 ;
  wire \IP2Bus_Data[15]_i_43_n_0 ;
  wire \IP2Bus_Data[15]_i_44_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_45_0 ;
  wire \IP2Bus_Data[15]_i_45_n_0 ;
  wire \IP2Bus_Data[15]_i_46_n_0 ;
  wire \IP2Bus_Data[15]_i_48_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_49_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_49_1 ;
  wire \IP2Bus_Data[15]_i_49_n_0 ;
  wire \IP2Bus_Data[15]_i_4_n_0 ;
  wire \IP2Bus_Data[15]_i_50_n_0 ;
  wire \IP2Bus_Data[15]_i_51_n_0 ;
  wire \IP2Bus_Data[15]_i_52_n_0 ;
  wire \IP2Bus_Data[15]_i_53_n_0 ;
  wire \IP2Bus_Data[15]_i_54_n_0 ;
  wire \IP2Bus_Data[15]_i_56_n_0 ;
  wire \IP2Bus_Data[15]_i_58_n_0 ;
  wire \IP2Bus_Data[15]_i_59_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_5_0 ;
  wire \IP2Bus_Data[15]_i_5_1 ;
  wire \IP2Bus_Data[15]_i_5_n_0 ;
  wire \IP2Bus_Data[15]_i_60_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_61_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_61_1 ;
  wire \IP2Bus_Data[15]_i_61_n_0 ;
  wire \IP2Bus_Data[15]_i_62_n_0 ;
  wire \IP2Bus_Data[15]_i_63_n_0 ;
  wire \IP2Bus_Data[15]_i_64_n_0 ;
  wire \IP2Bus_Data[15]_i_66_n_0 ;
  wire \IP2Bus_Data[15]_i_67_n_0 ;
  wire \IP2Bus_Data[15]_i_68_n_0 ;
  wire \IP2Bus_Data[15]_i_69_n_0 ;
  wire \IP2Bus_Data[15]_i_6_0 ;
  wire \IP2Bus_Data[15]_i_6_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_70_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_70_1 ;
  wire \IP2Bus_Data[15]_i_70_n_0 ;
  wire [2:0]\IP2Bus_Data[15]_i_71_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_71_1 ;
  wire \IP2Bus_Data[15]_i_71_2 ;
  wire \IP2Bus_Data[15]_i_71_n_0 ;
  wire \IP2Bus_Data[15]_i_72_n_0 ;
  wire \IP2Bus_Data[15]_i_73_n_0 ;
  wire \IP2Bus_Data[15]_i_74_0 ;
  wire \IP2Bus_Data[15]_i_74_n_0 ;
  wire \IP2Bus_Data[15]_i_75_n_0 ;
  wire \IP2Bus_Data[15]_i_76_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_77_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_77_1 ;
  wire \IP2Bus_Data[15]_i_77_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_7_0 ;
  wire \IP2Bus_Data[15]_i_7_n_0 ;
  wire \IP2Bus_Data[15]_i_80_n_0 ;
  wire \IP2Bus_Data[15]_i_81_n_0 ;
  wire \IP2Bus_Data[15]_i_82_n_0 ;
  wire \IP2Bus_Data[15]_i_85_n_0 ;
  wire \IP2Bus_Data[15]_i_87_n_0 ;
  wire \IP2Bus_Data[15]_i_88_n_0 ;
  wire \IP2Bus_Data[15]_i_89_n_0 ;
  wire \IP2Bus_Data[15]_i_8_n_0 ;
  wire \IP2Bus_Data[15]_i_90_n_0 ;
  wire \IP2Bus_Data[15]_i_91_n_0 ;
  wire \IP2Bus_Data[15]_i_92_n_0 ;
  wire \IP2Bus_Data[15]_i_94_n_0 ;
  wire \IP2Bus_Data[15]_i_95_n_0 ;
  wire \IP2Bus_Data[15]_i_96_n_0 ;
  wire \IP2Bus_Data[15]_i_97_n_0 ;
  wire \IP2Bus_Data[15]_i_98_0 ;
  wire \IP2Bus_Data[15]_i_98_n_0 ;
  wire \IP2Bus_Data[15]_i_99_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_9_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_9_1 ;
  wire \IP2Bus_Data[15]_i_9_n_0 ;
  wire \IP2Bus_Data[16]_i_2_n_0 ;
  wire \IP2Bus_Data[16]_i_3_n_0 ;
  wire \IP2Bus_Data[16]_i_4_n_0 ;
  wire \IP2Bus_Data[16]_i_5_n_0 ;
  wire \IP2Bus_Data[16]_i_6_n_0 ;
  wire \IP2Bus_Data[16]_i_7_n_0 ;
  wire \IP2Bus_Data[16]_i_8_n_0 ;
  wire \IP2Bus_Data[16]_i_9_n_0 ;
  wire \IP2Bus_Data[17]_i_10_n_0 ;
  wire \IP2Bus_Data[17]_i_2_n_0 ;
  wire \IP2Bus_Data[17]_i_3_n_0 ;
  wire \IP2Bus_Data[17]_i_4_n_0 ;
  wire \IP2Bus_Data[17]_i_6_n_0 ;
  wire \IP2Bus_Data[17]_i_7_n_0 ;
  wire \IP2Bus_Data[17]_i_8_n_0 ;
  wire \IP2Bus_Data[17]_i_9_n_0 ;
  wire \IP2Bus_Data[18]_i_2_n_0 ;
  wire \IP2Bus_Data[18]_i_3_n_0 ;
  wire \IP2Bus_Data[18]_i_4_n_0 ;
  wire \IP2Bus_Data[18]_i_5_n_0 ;
  wire \IP2Bus_Data[18]_i_6_n_0 ;
  wire \IP2Bus_Data[18]_i_7_n_0 ;
  wire \IP2Bus_Data[18]_i_8_n_0 ;
  wire \IP2Bus_Data[18]_i_9_n_0 ;
  wire \IP2Bus_Data[19]_i_2_n_0 ;
  wire \IP2Bus_Data[19]_i_3_n_0 ;
  wire \IP2Bus_Data[19]_i_4_n_0 ;
  wire \IP2Bus_Data[19]_i_5_n_0 ;
  wire \IP2Bus_Data[19]_i_6_n_0 ;
  wire \IP2Bus_Data[19]_i_7_n_0 ;
  wire \IP2Bus_Data[19]_i_8_n_0 ;
  wire \IP2Bus_Data[19]_i_9_n_0 ;
  wire \IP2Bus_Data[1]_i_10_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_10_1 ;
  wire \IP2Bus_Data[1]_i_10_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_11_0 ;
  wire \IP2Bus_Data[1]_i_11_1 ;
  wire \IP2Bus_Data[1]_i_11_n_0 ;
  wire \IP2Bus_Data[1]_i_12_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_13_0 ;
  wire \IP2Bus_Data[1]_i_13_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_14_0 ;
  wire \IP2Bus_Data[1]_i_14_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_15_0 ;
  wire \IP2Bus_Data[1]_i_15_1 ;
  wire \IP2Bus_Data[1]_i_15_n_0 ;
  wire \IP2Bus_Data[1]_i_17_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_18_0 ;
  wire \IP2Bus_Data[1]_i_18_n_0 ;
  wire \IP2Bus_Data[1]_i_20_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_21_0 ;
  wire \IP2Bus_Data[1]_i_21_1 ;
  wire [1:0]\IP2Bus_Data[1]_i_21_2 ;
  wire \IP2Bus_Data[1]_i_21_n_0 ;
  wire \IP2Bus_Data[1]_i_22_n_0 ;
  wire \IP2Bus_Data[1]_i_23_n_0 ;
  wire \IP2Bus_Data[1]_i_24_n_0 ;
  wire \IP2Bus_Data[1]_i_25_n_0 ;
  wire \IP2Bus_Data[1]_i_26_n_0 ;
  wire \IP2Bus_Data[1]_i_27_n_0 ;
  wire \IP2Bus_Data[1]_i_28_n_0 ;
  wire \IP2Bus_Data[1]_i_29_n_0 ;
  wire \IP2Bus_Data[1]_i_2_n_0 ;
  wire \IP2Bus_Data[1]_i_30_n_0 ;
  wire \IP2Bus_Data[1]_i_31_n_0 ;
  wire \IP2Bus_Data[1]_i_32_n_0 ;
  wire \IP2Bus_Data[1]_i_33_n_0 ;
  wire \IP2Bus_Data[1]_i_34_n_0 ;
  wire \IP2Bus_Data[1]_i_35_n_0 ;
  wire \IP2Bus_Data[1]_i_36_n_0 ;
  wire \IP2Bus_Data[1]_i_37_n_0 ;
  wire \IP2Bus_Data[1]_i_38_n_0 ;
  wire \IP2Bus_Data[1]_i_3_n_0 ;
  wire \IP2Bus_Data[1]_i_40_n_0 ;
  wire \IP2Bus_Data[1]_i_41_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_41_1 ;
  wire \IP2Bus_Data[1]_i_41_n_0 ;
  wire \IP2Bus_Data[1]_i_42_n_0 ;
  wire \IP2Bus_Data[1]_i_43_n_0 ;
  wire \IP2Bus_Data[1]_i_44_n_0 ;
  wire \IP2Bus_Data[1]_i_45_n_0 ;
  wire \IP2Bus_Data[1]_i_46_n_0 ;
  wire \IP2Bus_Data[1]_i_47_n_0 ;
  wire \IP2Bus_Data[1]_i_49_n_0 ;
  wire \IP2Bus_Data[1]_i_4_n_0 ;
  wire \IP2Bus_Data[1]_i_50_n_0 ;
  wire \IP2Bus_Data[1]_i_51_n_0 ;
  wire \IP2Bus_Data[1]_i_52_n_0 ;
  wire \IP2Bus_Data[1]_i_53_n_0 ;
  wire \IP2Bus_Data[1]_i_57_n_0 ;
  wire \IP2Bus_Data[1]_i_58_n_0 ;
  wire \IP2Bus_Data[1]_i_5_n_0 ;
  wire \IP2Bus_Data[1]_i_6_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_7_0 ;
  wire \IP2Bus_Data[1]_i_7_1 ;
  wire \IP2Bus_Data[1]_i_7_n_0 ;
  wire \IP2Bus_Data[1]_i_8_n_0 ;
  wire \IP2Bus_Data[1]_i_9_n_0 ;
  wire \IP2Bus_Data[20]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_3_n_0 ;
  wire \IP2Bus_Data[20]_i_4_n_0 ;
  wire \IP2Bus_Data[20]_i_5_n_0 ;
  wire \IP2Bus_Data[20]_i_6_n_0 ;
  wire \IP2Bus_Data[20]_i_7_n_0 ;
  wire \IP2Bus_Data[20]_i_8_n_0 ;
  wire \IP2Bus_Data[20]_i_9_n_0 ;
  wire \IP2Bus_Data[21]_i_2_n_0 ;
  wire \IP2Bus_Data[21]_i_3_n_0 ;
  wire \IP2Bus_Data[21]_i_4_n_0 ;
  wire \IP2Bus_Data[21]_i_5_n_0 ;
  wire \IP2Bus_Data[21]_i_6_n_0 ;
  wire \IP2Bus_Data[21]_i_7_n_0 ;
  wire \IP2Bus_Data[21]_i_8_n_0 ;
  wire \IP2Bus_Data[21]_i_9_n_0 ;
  wire \IP2Bus_Data[22]_i_10_n_0 ;
  wire \IP2Bus_Data[22]_i_11_n_0 ;
  wire \IP2Bus_Data[22]_i_12_n_0 ;
  wire \IP2Bus_Data[22]_i_13_n_0 ;
  wire \IP2Bus_Data[22]_i_15_n_0 ;
  wire \IP2Bus_Data[22]_i_2_n_0 ;
  wire \IP2Bus_Data[22]_i_3_n_0 ;
  wire \IP2Bus_Data[22]_i_4_n_0 ;
  wire \IP2Bus_Data[22]_i_5_n_0 ;
  wire \IP2Bus_Data[22]_i_6_n_0 ;
  wire \IP2Bus_Data[22]_i_7_n_0 ;
  wire \IP2Bus_Data[22]_i_8_n_0 ;
  wire \IP2Bus_Data[23]_i_2_n_0 ;
  wire \IP2Bus_Data[23]_i_3_n_0 ;
  wire \IP2Bus_Data[23]_i_4_n_0 ;
  wire \IP2Bus_Data[23]_i_5_n_0 ;
  wire \IP2Bus_Data[23]_i_6_n_0 ;
  wire \IP2Bus_Data[23]_i_7_n_0 ;
  wire \IP2Bus_Data[23]_i_8_n_0 ;
  wire \IP2Bus_Data[23]_i_9_n_0 ;
  wire \IP2Bus_Data[24]_i_2_n_0 ;
  wire \IP2Bus_Data[24]_i_3_n_0 ;
  wire \IP2Bus_Data[24]_i_4_n_0 ;
  wire \IP2Bus_Data[24]_i_5_n_0 ;
  wire \IP2Bus_Data[24]_i_6_n_0 ;
  wire \IP2Bus_Data[24]_i_7_n_0 ;
  wire \IP2Bus_Data[24]_i_8_n_0 ;
  wire \IP2Bus_Data[24]_i_9_n_0 ;
  wire \IP2Bus_Data[25]_i_10_n_0 ;
  wire \IP2Bus_Data[25]_i_11_0 ;
  wire \IP2Bus_Data[25]_i_11_1 ;
  wire \IP2Bus_Data[25]_i_11_n_0 ;
  wire \IP2Bus_Data[25]_i_12_n_0 ;
  wire \IP2Bus_Data[25]_i_13_n_0 ;
  wire \IP2Bus_Data[25]_i_2_n_0 ;
  wire \IP2Bus_Data[25]_i_3_n_0 ;
  wire \IP2Bus_Data[25]_i_4_n_0 ;
  wire \IP2Bus_Data[25]_i_5_n_0 ;
  wire \IP2Bus_Data[25]_i_6_n_0 ;
  wire \IP2Bus_Data[25]_i_7_n_0 ;
  wire \IP2Bus_Data[25]_i_8_n_0 ;
  wire \IP2Bus_Data[25]_i_9_n_0 ;
  wire \IP2Bus_Data[26]_i_2_n_0 ;
  wire \IP2Bus_Data[26]_i_3_n_0 ;
  wire \IP2Bus_Data[26]_i_4_n_0 ;
  wire \IP2Bus_Data[26]_i_5_n_0 ;
  wire \IP2Bus_Data[26]_i_6_n_0 ;
  wire \IP2Bus_Data[26]_i_7_n_0 ;
  wire \IP2Bus_Data[26]_i_8_n_0 ;
  wire \IP2Bus_Data[26]_i_9_n_0 ;
  wire \IP2Bus_Data[27]_i_2_n_0 ;
  wire \IP2Bus_Data[27]_i_3_n_0 ;
  wire \IP2Bus_Data[27]_i_4_n_0 ;
  wire \IP2Bus_Data[27]_i_5_n_0 ;
  wire \IP2Bus_Data[27]_i_6_n_0 ;
  wire \IP2Bus_Data[27]_i_7_n_0 ;
  wire \IP2Bus_Data[27]_i_8_n_0 ;
  wire \IP2Bus_Data[27]_i_9_n_0 ;
  wire \IP2Bus_Data[28]_i_2_n_0 ;
  wire \IP2Bus_Data[28]_i_3_n_0 ;
  wire \IP2Bus_Data[28]_i_4_n_0 ;
  wire \IP2Bus_Data[28]_i_5_n_0 ;
  wire \IP2Bus_Data[28]_i_6_n_0 ;
  wire \IP2Bus_Data[28]_i_7_n_0 ;
  wire \IP2Bus_Data[28]_i_8_n_0 ;
  wire \IP2Bus_Data[28]_i_9_n_0 ;
  wire \IP2Bus_Data[29]_i_10_n_0 ;
  wire \IP2Bus_Data[29]_i_2_n_0 ;
  wire \IP2Bus_Data[29]_i_3_n_0 ;
  wire \IP2Bus_Data[29]_i_4_n_0 ;
  wire \IP2Bus_Data[29]_i_5_n_0 ;
  wire \IP2Bus_Data[29]_i_6_n_0 ;
  wire \IP2Bus_Data[29]_i_7_n_0 ;
  wire \IP2Bus_Data[29]_i_8_n_0 ;
  wire \IP2Bus_Data[29]_i_9_n_0 ;
  wire \IP2Bus_Data[2]_i_10_n_0 ;
  wire \IP2Bus_Data[2]_i_11_n_0 ;
  wire \IP2Bus_Data[2]_i_12_n_0 ;
  wire \IP2Bus_Data[2]_i_13_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_14_0 ;
  wire \IP2Bus_Data[2]_i_14_n_0 ;
  wire \IP2Bus_Data[2]_i_15_0 ;
  wire \IP2Bus_Data[2]_i_15_n_0 ;
  wire \IP2Bus_Data[2]_i_16_n_0 ;
  wire \IP2Bus_Data[2]_i_17_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_18_0 ;
  wire \IP2Bus_Data[2]_i_18_n_0 ;
  wire \IP2Bus_Data[2]_i_19_0 ;
  wire \IP2Bus_Data[2]_i_19_n_0 ;
  wire \IP2Bus_Data[2]_i_20_n_0 ;
  wire \IP2Bus_Data[2]_i_21_0 ;
  wire \IP2Bus_Data[2]_i_21_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_22_0 ;
  wire \IP2Bus_Data[2]_i_22_n_0 ;
  wire \IP2Bus_Data[2]_i_23_n_0 ;
  wire \IP2Bus_Data[2]_i_24_0 ;
  wire \IP2Bus_Data[2]_i_24_n_0 ;
  wire \IP2Bus_Data[2]_i_25_n_0 ;
  wire \IP2Bus_Data[2]_i_26_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_27_0 ;
  wire \IP2Bus_Data[2]_i_27_n_0 ;
  wire \IP2Bus_Data[2]_i_28_n_0 ;
  wire \IP2Bus_Data[2]_i_2_0 ;
  wire \IP2Bus_Data[2]_i_2_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_30_0 ;
  wire \IP2Bus_Data[2]_i_30_n_0 ;
  wire \IP2Bus_Data[2]_i_31 ;
  wire \IP2Bus_Data[2]_i_32_n_0 ;
  wire \IP2Bus_Data[2]_i_33_n_0 ;
  wire \IP2Bus_Data[2]_i_34_n_0 ;
  wire \IP2Bus_Data[2]_i_35_0 ;
  wire \IP2Bus_Data[2]_i_35_n_0 ;
  wire \IP2Bus_Data[2]_i_36_n_0 ;
  wire \IP2Bus_Data[2]_i_37_n_0 ;
  wire \IP2Bus_Data[2]_i_38_0 ;
  wire \IP2Bus_Data[2]_i_38_n_0 ;
  wire \IP2Bus_Data[2]_i_39_n_0 ;
  wire \IP2Bus_Data[2]_i_3_n_0 ;
  wire \IP2Bus_Data[2]_i_40_n_0 ;
  wire \IP2Bus_Data[2]_i_41_n_0 ;
  wire \IP2Bus_Data[2]_i_42_0 ;
  wire \IP2Bus_Data[2]_i_42_n_0 ;
  wire \IP2Bus_Data[2]_i_43_n_0 ;
  wire \IP2Bus_Data[2]_i_44_n_0 ;
  wire \IP2Bus_Data[2]_i_45_n_0 ;
  wire \IP2Bus_Data[2]_i_46_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_47_0 ;
  wire \IP2Bus_Data[2]_i_47_n_0 ;
  wire \IP2Bus_Data[2]_i_48_n_0 ;
  wire \IP2Bus_Data[2]_i_49_0 ;
  wire \IP2Bus_Data[2]_i_49_1 ;
  wire \IP2Bus_Data[2]_i_49_n_0 ;
  wire \IP2Bus_Data[2]_i_4_n_0 ;
  wire \IP2Bus_Data[2]_i_50_n_0 ;
  wire \IP2Bus_Data[2]_i_51_n_0 ;
  wire \IP2Bus_Data[2]_i_52_n_0 ;
  wire \IP2Bus_Data[2]_i_53_n_0 ;
  wire \IP2Bus_Data[2]_i_54_n_0 ;
  wire \IP2Bus_Data[2]_i_55_n_0 ;
  wire \IP2Bus_Data[2]_i_57_n_0 ;
  wire \IP2Bus_Data[2]_i_59_n_0 ;
  wire \IP2Bus_Data[2]_i_5_0 ;
  wire \IP2Bus_Data[2]_i_5_n_0 ;
  wire \IP2Bus_Data[2]_i_60_n_0 ;
  wire \IP2Bus_Data[2]_i_62_n_0 ;
  wire \IP2Bus_Data[2]_i_63_n_0 ;
  wire \IP2Bus_Data[2]_i_64_n_0 ;
  wire \IP2Bus_Data[2]_i_65_n_0 ;
  wire \IP2Bus_Data[2]_i_66_n_0 ;
  wire \IP2Bus_Data[2]_i_6_0 ;
  wire \IP2Bus_Data[2]_i_6_n_0 ;
  wire \IP2Bus_Data[2]_i_7_n_0 ;
  wire \IP2Bus_Data[2]_i_8_0 ;
  wire \IP2Bus_Data[2]_i_8_1 ;
  wire \IP2Bus_Data[2]_i_8_n_0 ;
  wire \IP2Bus_Data[2]_i_9_n_0 ;
  wire \IP2Bus_Data[30]_i_10_n_0 ;
  wire \IP2Bus_Data[30]_i_11_n_0 ;
  wire \IP2Bus_Data[30]_i_12_n_0 ;
  wire \IP2Bus_Data[30]_i_13_n_0 ;
  wire \IP2Bus_Data[30]_i_2_n_0 ;
  wire \IP2Bus_Data[30]_i_3_n_0 ;
  wire \IP2Bus_Data[30]_i_4_n_0 ;
  wire \IP2Bus_Data[30]_i_5_n_0 ;
  wire \IP2Bus_Data[30]_i_7_n_0 ;
  wire \IP2Bus_Data[30]_i_8_n_0 ;
  wire \IP2Bus_Data[31]_i_10_0 ;
  wire \IP2Bus_Data[31]_i_10_n_0 ;
  wire \IP2Bus_Data[31]_i_11_n_0 ;
  wire \IP2Bus_Data[31]_i_12_n_0 ;
  wire \IP2Bus_Data[31]_i_13_n_0 ;
  wire \IP2Bus_Data[31]_i_14_n_0 ;
  wire \IP2Bus_Data[31]_i_18_n_0 ;
  wire \IP2Bus_Data[31]_i_21_n_0 ;
  wire \IP2Bus_Data[31]_i_22_n_0 ;
  wire \IP2Bus_Data[31]_i_23_n_0 ;
  wire \IP2Bus_Data[31]_i_24_n_0 ;
  wire \IP2Bus_Data[31]_i_27_n_0 ;
  wire \IP2Bus_Data[31]_i_28_n_0 ;
  wire \IP2Bus_Data[31]_i_29_n_0 ;
  wire \IP2Bus_Data[31]_i_32_n_0 ;
  wire \IP2Bus_Data[31]_i_34_n_0 ;
  wire \IP2Bus_Data[31]_i_35_n_0 ;
  wire \IP2Bus_Data[31]_i_36_n_0 ;
  wire \IP2Bus_Data[31]_i_37_n_0 ;
  wire \IP2Bus_Data[31]_i_38_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_1 ;
  wire \IP2Bus_Data[31]_i_3_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_3 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_4 ;
  wire \IP2Bus_Data[31]_i_3_n_0 ;
  wire \IP2Bus_Data[31]_i_4_n_0 ;
  wire \IP2Bus_Data[31]_i_5_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_3 ;
  wire \IP2Bus_Data[31]_i_7_n_0 ;
  wire \IP2Bus_Data[31]_i_8_n_0 ;
  wire \IP2Bus_Data[31]_i_9_n_0 ;
  wire \IP2Bus_Data[3]_i_10_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_11_0 ;
  wire \IP2Bus_Data[3]_i_11_n_0 ;
  wire \IP2Bus_Data[3]_i_12_n_0 ;
  wire \IP2Bus_Data[3]_i_13_n_0 ;
  wire \IP2Bus_Data[3]_i_14_n_0 ;
  wire \IP2Bus_Data[3]_i_15_0 ;
  wire \IP2Bus_Data[3]_i_15_n_0 ;
  wire \IP2Bus_Data[3]_i_16_n_0 ;
  wire \IP2Bus_Data[3]_i_17_n_0 ;
  wire \IP2Bus_Data[3]_i_18_n_0 ;
  wire \IP2Bus_Data[3]_i_19_0 ;
  wire \IP2Bus_Data[3]_i_19_n_0 ;
  wire \IP2Bus_Data[3]_i_20_n_0 ;
  wire \IP2Bus_Data[3]_i_21_0 ;
  wire \IP2Bus_Data[3]_i_21_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_23_0 ;
  wire \IP2Bus_Data[3]_i_23_n_0 ;
  wire \IP2Bus_Data[3]_i_24_n_0 ;
  wire \IP2Bus_Data[3]_i_25_0 ;
  wire \IP2Bus_Data[3]_i_25_n_0 ;
  wire \IP2Bus_Data[3]_i_27_n_0 ;
  wire \IP2Bus_Data[3]_i_28_n_0 ;
  wire \IP2Bus_Data[3]_i_29_n_0 ;
  wire \IP2Bus_Data[3]_i_2_0 ;
  wire \IP2Bus_Data[3]_i_2_n_0 ;
  wire \IP2Bus_Data[3]_i_30_0 ;
  wire \IP2Bus_Data[3]_i_30_n_0 ;
  wire \IP2Bus_Data[3]_i_31_n_0 ;
  wire \IP2Bus_Data[3]_i_32_n_0 ;
  wire \IP2Bus_Data[3]_i_33_n_0 ;
  wire \IP2Bus_Data[3]_i_34_n_0 ;
  wire \IP2Bus_Data[3]_i_35_n_0 ;
  wire \IP2Bus_Data[3]_i_36_n_0 ;
  wire \IP2Bus_Data[3]_i_37_0 ;
  wire \IP2Bus_Data[3]_i_37_n_0 ;
  wire \IP2Bus_Data[3]_i_38_n_0 ;
  wire \IP2Bus_Data[3]_i_39_n_0 ;
  wire \IP2Bus_Data[3]_i_3_n_0 ;
  wire \IP2Bus_Data[3]_i_40_n_0 ;
  wire \IP2Bus_Data[3]_i_41_n_0 ;
  wire \IP2Bus_Data[3]_i_42_n_0 ;
  wire \IP2Bus_Data[3]_i_43_n_0 ;
  wire \IP2Bus_Data[3]_i_44_n_0 ;
  wire \IP2Bus_Data[3]_i_45_n_0 ;
  wire \IP2Bus_Data[3]_i_46_n_0 ;
  wire \IP2Bus_Data[3]_i_47_0 ;
  wire \IP2Bus_Data[3]_i_47_n_0 ;
  wire \IP2Bus_Data[3]_i_48_n_0 ;
  wire \IP2Bus_Data[3]_i_49_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_4_0 ;
  wire \IP2Bus_Data[3]_i_4_n_0 ;
  wire \IP2Bus_Data[3]_i_50_n_0 ;
  wire \IP2Bus_Data[3]_i_51_n_0 ;
  wire \IP2Bus_Data[3]_i_52_0 ;
  wire \IP2Bus_Data[3]_i_52_n_0 ;
  wire \IP2Bus_Data[3]_i_53_n_0 ;
  wire \IP2Bus_Data[3]_i_54_n_0 ;
  wire \IP2Bus_Data[3]_i_55_n_0 ;
  wire \IP2Bus_Data[3]_i_56_n_0 ;
  wire \IP2Bus_Data[3]_i_57_n_0 ;
  wire \IP2Bus_Data[3]_i_58_n_0 ;
  wire \IP2Bus_Data[3]_i_59_n_0 ;
  wire \IP2Bus_Data[3]_i_5_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_5_1 ;
  wire \IP2Bus_Data[3]_i_5_n_0 ;
  wire \IP2Bus_Data[3]_i_60_n_0 ;
  wire \IP2Bus_Data[3]_i_61_n_0 ;
  wire \IP2Bus_Data[3]_i_62_n_0 ;
  wire \IP2Bus_Data[3]_i_64_n_0 ;
  wire \IP2Bus_Data[3]_i_65_n_0 ;
  wire \IP2Bus_Data[3]_i_66_n_0 ;
  wire \IP2Bus_Data[3]_i_67_n_0 ;
  wire \IP2Bus_Data[3]_i_68_n_0 ;
  wire \IP2Bus_Data[3]_i_69_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_6_0 ;
  wire \IP2Bus_Data[3]_i_6_n_0 ;
  wire \IP2Bus_Data[3]_i_70_n_0 ;
  wire \IP2Bus_Data[3]_i_71_n_0 ;
  wire \IP2Bus_Data[3]_i_72_n_0 ;
  wire \IP2Bus_Data[3]_i_7_n_0 ;
  wire \IP2Bus_Data[3]_i_8_n_0 ;
  wire \IP2Bus_Data[3]_i_9_n_0 ;
  wire \IP2Bus_Data[4]_i_10_n_0 ;
  wire \IP2Bus_Data[4]_i_11_n_0 ;
  wire \IP2Bus_Data[4]_i_12_n_0 ;
  wire \IP2Bus_Data[4]_i_13_n_0 ;
  wire \IP2Bus_Data[4]_i_14_n_0 ;
  wire \IP2Bus_Data[4]_i_15_n_0 ;
  wire \IP2Bus_Data[4]_i_16_n_0 ;
  wire \IP2Bus_Data[4]_i_17_n_0 ;
  wire \IP2Bus_Data[4]_i_18_n_0 ;
  wire \IP2Bus_Data[4]_i_19_n_0 ;
  wire \IP2Bus_Data[4]_i_20_n_0 ;
  wire \IP2Bus_Data[4]_i_21_n_0 ;
  wire \IP2Bus_Data[4]_i_22_n_0 ;
  wire \IP2Bus_Data[4]_i_23_n_0 ;
  wire \IP2Bus_Data[4]_i_24_n_0 ;
  wire \IP2Bus_Data[4]_i_25_n_0 ;
  wire \IP2Bus_Data[4]_i_26_n_0 ;
  wire \IP2Bus_Data[4]_i_27_n_0 ;
  wire \IP2Bus_Data[4]_i_29_n_0 ;
  wire \IP2Bus_Data[4]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_30_n_0 ;
  wire \IP2Bus_Data[4]_i_31_n_0 ;
  wire \IP2Bus_Data[4]_i_32_n_0 ;
  wire \IP2Bus_Data[4]_i_33_n_0 ;
  wire \IP2Bus_Data[4]_i_34_n_0 ;
  wire \IP2Bus_Data[4]_i_35_n_0 ;
  wire \IP2Bus_Data[4]_i_36_n_0 ;
  wire \IP2Bus_Data[4]_i_37_n_0 ;
  wire \IP2Bus_Data[4]_i_38_n_0 ;
  wire \IP2Bus_Data[4]_i_3_n_0 ;
  wire \IP2Bus_Data[4]_i_40_n_0 ;
  wire \IP2Bus_Data[4]_i_41_n_0 ;
  wire \IP2Bus_Data[4]_i_42_n_0 ;
  wire \IP2Bus_Data[4]_i_43_n_0 ;
  wire \IP2Bus_Data[4]_i_4_n_0 ;
  wire \IP2Bus_Data[4]_i_5_n_0 ;
  wire \IP2Bus_Data[4]_i_6_0 ;
  wire \IP2Bus_Data[4]_i_6_n_0 ;
  wire \IP2Bus_Data[4]_i_7_n_0 ;
  wire \IP2Bus_Data[4]_i_8_n_0 ;
  wire \IP2Bus_Data[4]_i_9_n_0 ;
  wire \IP2Bus_Data[5]_i_10_n_0 ;
  wire \IP2Bus_Data[5]_i_11_n_0 ;
  wire \IP2Bus_Data[5]_i_13_n_0 ;
  wire \IP2Bus_Data[5]_i_14_n_0 ;
  wire \IP2Bus_Data[5]_i_15_n_0 ;
  wire \IP2Bus_Data[5]_i_16_n_0 ;
  wire \IP2Bus_Data[5]_i_17_n_0 ;
  wire \IP2Bus_Data[5]_i_18_n_0 ;
  wire \IP2Bus_Data[5]_i_19_n_0 ;
  wire \IP2Bus_Data[5]_i_20_n_0 ;
  wire \IP2Bus_Data[5]_i_21_n_0 ;
  wire \IP2Bus_Data[5]_i_22_n_0 ;
  wire \IP2Bus_Data[5]_i_23_n_0 ;
  wire \IP2Bus_Data[5]_i_24_n_0 ;
  wire \IP2Bus_Data[5]_i_25_n_0 ;
  wire \IP2Bus_Data[5]_i_26_n_0 ;
  wire \IP2Bus_Data[5]_i_27_n_0 ;
  wire \IP2Bus_Data[5]_i_28_n_0 ;
  wire \IP2Bus_Data[5]_i_2_n_0 ;
  wire \IP2Bus_Data[5]_i_3_0 ;
  wire \IP2Bus_Data[5]_i_3_n_0 ;
  wire \IP2Bus_Data[5]_i_4_n_0 ;
  wire \IP2Bus_Data[5]_i_5_n_0 ;
  wire \IP2Bus_Data[5]_i_6_n_0 ;
  wire \IP2Bus_Data[5]_i_7_n_0 ;
  wire \IP2Bus_Data[5]_i_8_n_0 ;
  wire \IP2Bus_Data[5]_i_9_n_0 ;
  wire \IP2Bus_Data[6]_i_10_n_0 ;
  wire \IP2Bus_Data[6]_i_11_n_0 ;
  wire \IP2Bus_Data[6]_i_12_n_0 ;
  wire \IP2Bus_Data[6]_i_13_n_0 ;
  wire \IP2Bus_Data[6]_i_14_n_0 ;
  wire \IP2Bus_Data[6]_i_15_0 ;
  wire \IP2Bus_Data[6]_i_15_n_0 ;
  wire \IP2Bus_Data[6]_i_16_n_0 ;
  wire \IP2Bus_Data[6]_i_17_n_0 ;
  wire \IP2Bus_Data[6]_i_18_n_0 ;
  wire \IP2Bus_Data[6]_i_19_n_0 ;
  wire \IP2Bus_Data[6]_i_20_n_0 ;
  wire \IP2Bus_Data[6]_i_21_n_0 ;
  wire \IP2Bus_Data[6]_i_23_n_0 ;
  wire \IP2Bus_Data[6]_i_24_n_0 ;
  wire \IP2Bus_Data[6]_i_25_n_0 ;
  wire \IP2Bus_Data[6]_i_2_n_0 ;
  wire \IP2Bus_Data[6]_i_3_n_0 ;
  wire \IP2Bus_Data[6]_i_4_n_0 ;
  wire \IP2Bus_Data[6]_i_5_0 ;
  wire \IP2Bus_Data[6]_i_5_n_0 ;
  wire \IP2Bus_Data[6]_i_6_n_0 ;
  wire \IP2Bus_Data[6]_i_7_n_0 ;
  wire \IP2Bus_Data[6]_i_8_n_0 ;
  wire \IP2Bus_Data[6]_i_9_n_0 ;
  wire \IP2Bus_Data[7]_i_10_n_0 ;
  wire \IP2Bus_Data[7]_i_11_n_0 ;
  wire \IP2Bus_Data[7]_i_12_n_0 ;
  wire \IP2Bus_Data[7]_i_13_n_0 ;
  wire \IP2Bus_Data[7]_i_14_n_0 ;
  wire \IP2Bus_Data[7]_i_15_n_0 ;
  wire \IP2Bus_Data[7]_i_17_n_0 ;
  wire \IP2Bus_Data[7]_i_18_n_0 ;
  wire \IP2Bus_Data[7]_i_19_n_0 ;
  wire \IP2Bus_Data[7]_i_20_n_0 ;
  wire \IP2Bus_Data[7]_i_21_n_0 ;
  wire \IP2Bus_Data[7]_i_22_n_0 ;
  wire \IP2Bus_Data[7]_i_23_n_0 ;
  wire \IP2Bus_Data[7]_i_24_n_0 ;
  wire \IP2Bus_Data[7]_i_25_n_0 ;
  wire \IP2Bus_Data[7]_i_28_n_0 ;
  wire \IP2Bus_Data[7]_i_2_n_0 ;
  wire [7:0]\IP2Bus_Data[7]_i_3_0 ;
  wire \IP2Bus_Data[7]_i_3_n_0 ;
  wire \IP2Bus_Data[7]_i_4_n_0 ;
  wire \IP2Bus_Data[7]_i_5_n_0 ;
  wire \IP2Bus_Data[7]_i_6_n_0 ;
  wire \IP2Bus_Data[7]_i_7_n_0 ;
  wire \IP2Bus_Data[7]_i_8_n_0 ;
  wire \IP2Bus_Data[7]_i_9_n_0 ;
  wire \IP2Bus_Data[8]_i_10_n_0 ;
  wire \IP2Bus_Data[8]_i_11_n_0 ;
  wire \IP2Bus_Data[8]_i_12_n_0 ;
  wire \IP2Bus_Data[8]_i_13_n_0 ;
  wire \IP2Bus_Data[8]_i_14_n_0 ;
  wire \IP2Bus_Data[8]_i_15_n_0 ;
  wire \IP2Bus_Data[8]_i_16_n_0 ;
  wire \IP2Bus_Data[8]_i_17_n_0 ;
  wire \IP2Bus_Data[8]_i_18_n_0 ;
  wire \IP2Bus_Data[8]_i_19_n_0 ;
  wire \IP2Bus_Data[8]_i_20_n_0 ;
  wire \IP2Bus_Data[8]_i_21_n_0 ;
  wire \IP2Bus_Data[8]_i_22_n_0 ;
  wire \IP2Bus_Data[8]_i_23_n_0 ;
  wire \IP2Bus_Data[8]_i_24_n_0 ;
  wire \IP2Bus_Data[8]_i_25_n_0 ;
  wire \IP2Bus_Data[8]_i_26_n_0 ;
  wire \IP2Bus_Data[8]_i_27_n_0 ;
  wire \IP2Bus_Data[8]_i_28_n_0 ;
  wire \IP2Bus_Data[8]_i_29_n_0 ;
  wire \IP2Bus_Data[8]_i_2_0 ;
  wire \IP2Bus_Data[8]_i_2_n_0 ;
  wire \IP2Bus_Data[8]_i_3_n_0 ;
  wire \IP2Bus_Data[8]_i_4_n_0 ;
  wire \IP2Bus_Data[8]_i_5_n_0 ;
  wire \IP2Bus_Data[8]_i_6_n_0 ;
  wire \IP2Bus_Data[8]_i_7_n_0 ;
  wire \IP2Bus_Data[8]_i_8_n_0 ;
  wire \IP2Bus_Data[8]_i_9_n_0 ;
  wire \IP2Bus_Data[9]_i_10_n_0 ;
  wire \IP2Bus_Data[9]_i_11_n_0 ;
  wire \IP2Bus_Data[9]_i_12_n_0 ;
  wire \IP2Bus_Data[9]_i_13_n_0 ;
  wire \IP2Bus_Data[9]_i_15_n_0 ;
  wire \IP2Bus_Data[9]_i_16_n_0 ;
  wire \IP2Bus_Data[9]_i_17_n_0 ;
  wire \IP2Bus_Data[9]_i_18_n_0 ;
  wire \IP2Bus_Data[9]_i_19_n_0 ;
  wire \IP2Bus_Data[9]_i_20_n_0 ;
  wire \IP2Bus_Data[9]_i_21_n_0 ;
  wire \IP2Bus_Data[9]_i_22_n_0 ;
  wire \IP2Bus_Data[9]_i_23_n_0 ;
  wire \IP2Bus_Data[9]_i_24_n_0 ;
  wire \IP2Bus_Data[9]_i_25_n_0 ;
  wire \IP2Bus_Data[9]_i_26_n_0 ;
  wire \IP2Bus_Data[9]_i_27_n_0 ;
  wire \IP2Bus_Data[9]_i_28_n_0 ;
  wire \IP2Bus_Data[9]_i_29_n_0 ;
  wire \IP2Bus_Data[9]_i_2_n_0 ;
  wire \IP2Bus_Data[9]_i_30_n_0 ;
  wire \IP2Bus_Data[9]_i_3_n_0 ;
  wire \IP2Bus_Data[9]_i_4_n_0 ;
  wire \IP2Bus_Data[9]_i_5_n_0 ;
  wire \IP2Bus_Data[9]_i_6_n_0 ;
  wire \IP2Bus_Data[9]_i_7_n_0 ;
  wire \IP2Bus_Data[9]_i_8_n_0 ;
  wire \IP2Bus_Data[9]_i_9_n_0 ;
  wire \IP2Bus_Data_reg[0] ;
  wire [3:0]\IP2Bus_Data_reg[11] ;
  wire \IP2Bus_Data_reg[13] ;
  wire \IP2Bus_Data_reg[13]_0 ;
  wire \IP2Bus_Data_reg[14] ;
  wire \IP2Bus_Data_reg[15] ;
  wire \IP2Bus_Data_reg[15]_0 ;
  wire [15:0]\IP2Bus_Data_reg[15]_1 ;
  wire \IP2Bus_Data_reg[1] ;
  wire \IP2Bus_Data_reg[1]_0 ;
  wire \IP2Bus_Data_reg[22] ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[2] ;
  wire \IP2Bus_Data_reg[2]_0 ;
  wire \IP2Bus_Data_reg[2]_1 ;
  wire \IP2Bus_Data_reg[2]_2 ;
  wire [31:0]\IP2Bus_Data_reg[31] ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_1 ;
  wire [31:0]\IP2Bus_Data_reg[31]_2 ;
  wire \IP2Bus_Data_reg[3] ;
  wire \IP2Bus_Data_reg[6] ;
  wire \IP2Bus_Data_reg[7] ;
  wire \IP2Bus_Data_reg[7]_0 ;
  wire \IP2Bus_Data_reg[8] ;
  wire \IP2Bus_Data_reg[9] ;
  wire IP2Bus_RdAck;
  wire IP2Bus_WrAck;
  wire IP2Bus_WrAck0;
  wire [2:0]Q;
  wire [15:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire adc00_irq_en;
  wire adc00_irq_en_i_2_n_0;
  wire [2:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc01_irq_en;
  wire [2:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc02_irq_en;
  wire adc03_irq_en;
  wire [2:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_do_mon;
  wire adc0_dreq_mon;
  wire adc0_reset;
  wire adc0_restart;
  wire [31:0]\adc0_sample_rate_reg[31] ;
  wire [1:0]adc0_status;
  wire adc10_irq_en;
  wire adc10_irq_en_i_2_n_0;
  wire [2:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc11_irq_en;
  wire [2:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc12_irq_en;
  wire adc13_irq_en;
  wire [2:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc1_cmn_irq_en;
  wire [15:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_reset;
  wire adc1_restart;
  wire adc20_irq_en;
  wire adc20_irq_en_i_2_n_0;
  wire [2:0]adc20_irq_sync;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc22_irq_en;
  wire adc23_irq_en;
  wire [2:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc2_cmn_irq_en;
  wire [15:0]adc2_do_mon;
  wire adc2_drp_we;
  wire adc2_reset;
  wire adc2_restart;
  wire [1:0]adc2_status;
  wire adc30_irq_en;
  wire adc30_irq_en_i_2_n_0;
  wire [2:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc32_irq_en;
  wire [0:0]adc32_irq_sync;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire \adc3_cmn_en_reg[0] ;
  wire adc3_cmn_irq_en;
  wire adc3_cmn_irq_en_reg;
  wire [14:0]adc3_do_mon;
  wire \adc3_fifo_disable_reg[0] ;
  wire \adc3_multi_band_reg[0] ;
  wire adc3_reset;
  wire adc3_reset_reg;
  wire adc3_restart;
  wire adc3_restart_reg;
  wire \adc3_sim_level_reg[0] ;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire \adc3_slice1_irq_en_reg[2] ;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire \adc3_slice3_irq_en_reg[2] ;
  wire \adc3_start_stage_reg[0] ;
  wire [1:0]adc3_status;
  wire adc_disable;
  wire axi_RdAck_r_i_3_n_0;
  wire axi_RdAck_r_i_4_n_0;
  wire axi_RdAck_r_i_6_n_0;
  wire axi_RdAck_r_i_7_n_0;
  wire axi_RdAck_r_i_8_n_0;
  wire axi_RdAck_r_reg;
  wire axi_RdAck_r_reg_0;
  wire axi_avalid_reg;
  wire axi_read_req_r_i_2__0_n_0;
  wire axi_read_req_r_i_2__5_n_0;
  wire [14:0]axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire axi_read_req_r_reg_1;
  wire axi_read_req_r_reg_10;
  wire axi_read_req_r_reg_2;
  wire axi_read_req_r_reg_3;
  wire axi_read_req_r_reg_4;
  wire axi_read_req_r_reg_5;
  wire axi_read_req_r_reg_6;
  wire axi_read_req_r_reg_7;
  wire axi_read_req_r_reg_8;
  wire axi_read_req_r_reg_9;
  wire axi_timeout_en_reg;
  wire axi_wrce;
  wire [65:0]bank0_read;
  wire [1:0]bank0_write;
  wire [194:0]bank11_read;
  wire [11:0]bank11_write;
  wire [194:0]bank13_read;
  wire [11:0]bank13_write;
  wire [194:135]bank15_read;
  wire [11:0]bank15_write;
  wire [194:129]bank1_read;
  wire [10:0]bank1_write;
  wire [194:0]bank3_read;
  wire [10:0]bank3_write;
  wire [194:64]bank9_read;
  wire [11:0]bank9_write;
  wire \bus2ip_addr_reg_reg[11] ;
  wire \bus2ip_addr_reg_reg[13] ;
  wire \bus2ip_addr_reg_reg[14] ;
  wire \bus2ip_addr_reg_reg[14]_0 ;
  wire \bus2ip_addr_reg_reg[14]_1 ;
  wire \bus2ip_addr_reg_reg[14]_2 ;
  wire [4:0]\bus2ip_addr_reg_reg[14]_3 ;
  wire [4:0]\bus2ip_addr_reg_reg[14]_4 ;
  wire \bus2ip_addr_reg_reg[14]_5 ;
  wire \bus2ip_addr_reg_reg[14]_6 ;
  wire \bus2ip_addr_reg_reg[14]_7 ;
  wire \bus2ip_addr_reg_reg[15] ;
  wire \bus2ip_addr_reg_reg[15]_0 ;
  wire \bus2ip_addr_reg_reg[16] ;
  wire \bus2ip_addr_reg_reg[16]_0 ;
  wire \bus2ip_addr_reg_reg[16]_1 ;
  wire \bus2ip_addr_reg_reg[16]_2 ;
  wire \bus2ip_addr_reg_reg[16]_3 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_4 ;
  wire \bus2ip_addr_reg_reg[16]_5 ;
  wire \bus2ip_addr_reg_reg[16]_6 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_7 ;
  wire [0:0]\bus2ip_addr_reg_reg[5] ;
  wire \bus2ip_addr_reg_reg[6] ;
  wire \bus2ip_addr_reg_reg[6]_0 ;
  wire [3:0]\bus2ip_addr_reg_reg[6]_1 ;
  wire \bus2ip_addr_reg_reg[9] ;
  wire counter_en_reg;
  wire counter_en_reg_reg;
  wire cs_ce_clr;
  wire cs_ce_ld_enable_i;
  wire dac00_irq_en_i_2_n_0;
  wire [1:0]dac00_irq_sync;
  wire [1:0]dac01_irq_sync;
  wire [0:0]dac02_irq_sync;
  wire [1:0]dac03_irq_sync;
  wire [15:0]dac0_do_mon;
  wire dac0_drp_rdy;
  wire [0:0]dac0_fifo_disable;
  wire dac0_irq_en_i_3_n_0;
  wire dac0_reset;
  wire dac0_restart;
  wire \dac0_sample_rate_reg[0] ;
  wire [2:0]dac0_status;
  wire dac10_irq_en;
  wire dac10_irq_en_i_2_n_0;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire [1:0]dac11_irq_sync;
  wire dac12_irq_en;
  wire [0:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire [15:0]dac1_do_mon;
  wire dac1_drp_rdy;
  wire \dac1_end_stage_reg[0] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_powerup_state_irq;
  wire dac1_reset;
  wire dac1_restart;
  wire [2:0]dac1_status;
  wire dac_disable;
  wire [7:0]drp_WrAck;
  wire \icount_out[11]_i_3_n_0 ;
  wire \icount_out_reg[11] ;
  wire \icount_out_reg[11]_0 ;
  wire \icount_out_reg[11]_1 ;
  wire \icount_out_reg[12] ;
  wire [6:0]irq_enables;
  wire master_reset;
  wire [0:0]master_reset_reg;
  wire [0:0]master_reset_reg_0;
  wire [4:0]p_36_in;
  wire [7:0]p_46_in;
  wire rdce_expnd_i;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire s_axi_awready_i;
  wire s_axi_awvalid;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready_i;
  wire s_axi_wready_reg_i_2_0;
  wire s_axi_wready_reg_i_2_1;
  wire s_axi_wready_reg_i_2_2;
  wire s_axi_wready_reg_i_2_3;
  wire s_axi_wready_reg_i_4_n_0;
  wire s_axi_wready_reg_i_7_n_0;
  wire s_axi_wvalid;
  wire user_drp_drdy;
  wire wrce_expnd_i;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT6 #(
    .INIT(64'hFFFFDC00DC00DC00)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(dac_disable),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I4(\FSM_onehot_state_reg[1]_4 ),
        .I5(\FSM_sequential_fsm_cs_reg[1] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF200F200FFFFF200)) 
    \FSM_onehot_state[1]_i_1__0 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(dac_disable),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I3(\FSM_onehot_state_reg[1]_5 [0]),
        .I4(\FSM_onehot_state_reg[1]_5 [1]),
        .I5(\FSM_onehot_state_reg[1]_6 ),
        .O(\FSM_onehot_state_reg[0] [0]));
  LUT6 #(
    .INIT(64'hF400F400FFFFF400)) 
    \FSM_onehot_state[1]_i_1__1 
       (.I0(adc_disable),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(\bus2ip_addr_reg_reg[14]_0 ),
        .I3(\FSM_onehot_state_reg[1]_7 [0]),
        .I4(\FSM_onehot_state_reg[1]_7 [1]),
        .I5(\FSM_onehot_state_reg[1]_8 ),
        .O(\FSM_onehot_state_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hDC00DC00FFFFDC00)) 
    \FSM_onehot_state[1]_i_1__2 
       (.I0(adc_disable),
        .I1(\bus2ip_addr_reg_reg[16]_1 ),
        .I2(\bus2ip_addr_reg_reg[16]_2 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_0 [1]),
        .I5(\FSM_onehot_state_reg[1]_9 ),
        .O(\FSM_onehot_state_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hF200F200FFFFF200)) 
    \FSM_onehot_state[1]_i_1__3 
       (.I0(\bus2ip_addr_reg_reg[14]_2 ),
        .I1(adc_disable),
        .I2(\bus2ip_addr_reg_reg[14]_1 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_1 [1]),
        .I5(\FSM_onehot_state_reg[1]_10 ),
        .O(\FSM_onehot_state_reg[0]_2 [0]));
  LUT6 #(
    .INIT(64'hF200F200FFFFF200)) 
    \FSM_onehot_state[1]_i_1__4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I1(adc_disable),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I3(\FSM_onehot_state_reg[1]_11 [0]),
        .I4(\FSM_onehot_state_reg[1]_11 [1]),
        .I5(\FSM_onehot_state_reg[1]_12 ),
        .O(\FSM_onehot_state_reg[0]_3 [0]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I2(dac_disable),
        .I3(\FSM_onehot_state_reg[1]_5 [0]),
        .I4(\FSM_onehot_state_reg[4]_0 ),
        .O(\FSM_onehot_state_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__1 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(\bus2ip_addr_reg_reg[16]_2 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(\FSM_onehot_state_reg[4]_1 ),
        .O(\FSM_onehot_state_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__2 
       (.I0(\bus2ip_addr_reg_reg[14]_1 ),
        .I1(\bus2ip_addr_reg_reg[14]_2 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(\FSM_onehot_state_reg[4]_2 ),
        .O(\FSM_onehot_state_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__3 
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(adc_disable),
        .I3(\FSM_onehot_state_reg[1]_7 [0]),
        .I4(\FSM_onehot_state_reg[4]_3 ),
        .O(\FSM_onehot_state_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I2(adc_disable),
        .I3(\FSM_onehot_state_reg[1]_11 [0]),
        .I4(\FSM_onehot_state_reg[4]_4 ),
        .O(\FSM_onehot_state_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'hAC00A000A000A000)) 
    \FSM_onehot_state[4]_i_3 
       (.I0(\FSM_onehot_state_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[1]_2 ),
        .I2(\FSM_onehot_state_reg[1]_3 [1]),
        .I3(\FSM_onehot_state[4]_i_7__0_n_0 ),
        .I4(\FSM_onehot_state_reg[1]_3 [0]),
        .I5(\FSM_onehot_state_reg[1] ),
        .O(adc_disable));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_3__0 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(\bus2ip_addr_reg_reg[16]_0 ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I4(\FSM_onehot_state_reg[4] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h5600000000000000)) 
    \FSM_onehot_state[4]_i_4 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(\FSM_onehot_state[4]_i_6_n_0 ),
        .I4(\FSM_onehot_state_reg[1] ),
        .I5(\FSM_onehot_state_reg[1]_0 ),
        .O(dac_disable));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_state[4]_i_6 
       (.I0(axi_read_req_r_reg[14]),
        .I1(axi_read_req_r_reg[10]),
        .I2(Bus2IP_WrCE),
        .O(\FSM_onehot_state[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h01000000A8000000)) 
    \FSM_onehot_state[4]_i_7__0 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(Bus2IP_WrCE),
        .I4(axi_read_req_r_reg[10]),
        .I5(axi_read_req_r_reg[14]),
        .O(\FSM_onehot_state[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCFCE)) 
    \FSM_sequential_access_cs[2]_i_1 
       (.I0(\FSM_sequential_access_cs[2]_i_3_n_0 ),
        .I1(\FSM_sequential_access_cs_reg[0]_1 ),
        .I2(Q[1]),
        .I3(\icount_out_reg[11] ),
        .I4(\FSM_sequential_access_cs_reg[0]_2 ),
        .I5(\FSM_sequential_access_cs_reg[0]_3 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_sequential_access_cs[2]_i_10 
       (.I0(\bus2ip_addr_reg_reg[16]_2 ),
        .I1(adc_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I3(access_type_reg_1),
        .I4(user_drp_drdy),
        .I5(\FSM_onehot_state_reg[1]_9 ),
        .O(drp_WrAck[4]));
  LUT6 #(
    .INIT(64'h00000000BFABAAAA)) 
    \FSM_sequential_access_cs[2]_i_3 
       (.I0(IP2Bus_WrAck0),
        .I1(axi_read_req_r_reg[10]),
        .I2(axi_read_req_r_reg[14]),
        .I3(axi_read_req_r_reg_0),
        .I4(Bus2IP_WrCE),
        .I5(Q[0]),
        .O(\FSM_sequential_access_cs[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_access_cs[2]_i_7 
       (.I0(drp_WrAck[1]),
        .I1(drp_WrAck[0]),
        .I2(drp_WrAck[6]),
        .I3(drp_WrAck[7]),
        .I4(drp_WrAck[4]),
        .I5(drp_WrAck[5]),
        .O(IP2Bus_WrAck0));
  LUT6 #(
    .INIT(64'h80808080FF808080)) 
    \FSM_sequential_access_cs[2]_i_9 
       (.I0(\bus2ip_addr_reg_reg[16]_0 ),
        .I1(dac_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I3(access_type_reg),
        .I4(dac0_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_4 ),
        .O(drp_WrAck[0]));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDFDFDDD)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1 
       (.I0(s_axi_aresetn),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ),
        .I3(\icount_out_reg[11] ),
        .I4(IP2Bus_WrAck),
        .I5(Q[1]),
        .O(cs_ce_clr));
  LUT6 #(
    .INIT(64'hFFEAAAAAEAEAAAAA)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3 
       (.I0(\FSM_sequential_access_cs_reg[1] ),
        .I1(s_axi_wvalid),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0 ),
        .I3(\icount_out_reg[11]_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I5(axi_avalid_reg),
        .O(rdce_expnd_i));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s_axi_arvalid),
        .O(\FSM_sequential_access_cs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(cs_ce_ld_enable_i),
        .D(rdce_expnd_i),
        .Q(Bus2IP_RdCE),
        .R(cs_ce_clr));
  LUT5 #(
    .INIT(32'hFFFFBAAA)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1 
       (.I0(s_axi_awready_i),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I2(s_axi_wvalid),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ),
        .O(wrce_expnd_i));
  LUT6 #(
    .INIT(64'h0400400004004004)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .I1(axi_avalid_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(s_axi_arvalid),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(cs_ce_ld_enable_i),
        .D(wrce_expnd_i),
        .Q(Bus2IP_WrCE),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \IP2Bus_Data[0]_i_1 
       (.I0(\IP2Bus_Data[0]_i_2_n_0 ),
        .I1(\IP2Bus_Data[0]_i_3_n_0 ),
        .I2(\IP2Bus_Data[0]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[0] ),
        .I4(\IP2Bus_Data[0]_i_6_n_0 ),
        .I5(\IP2Bus_Data[0]_i_7_n_0 ),
        .O(\adc0_sample_rate_reg[31] [0]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \IP2Bus_Data[0]_i_10 
       (.I0(adc00_irq_en),
        .I1(\IP2Bus_Data[4]_i_8_n_0 ),
        .I2(\IP2Bus_Data[0]_i_29_n_0 ),
        .I3(\IP2Bus_Data[1]_i_21_0 [0]),
        .I4(bank9_read[64]),
        .I5(\IP2Bus_Data[0]_i_2_0 ),
        .O(\IP2Bus_Data[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0111111101000000)) 
    \IP2Bus_Data[0]_i_11 
       (.I0(\IP2Bus_Data[14]_i_13_n_0 ),
        .I1(\IP2Bus_Data[3]_i_33_n_0 ),
        .I2(\IP2Bus_Data[0]_i_2_1 ),
        .I3(\bus2ip_addr_reg_reg[14]_5 ),
        .I4(adc3_reset_reg),
        .I5(\IP2Bus_Data[0]_i_31_n_0 ),
        .O(\IP2Bus_Data[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101010001)) 
    \IP2Bus_Data[0]_i_12 
       (.I0(\IP2Bus_Data[3]_i_43_n_0 ),
        .I1(\IP2Bus_Data[14]_i_36_n_0 ),
        .I2(\IP2Bus_Data[14]_i_37_n_0 ),
        .I3(\IP2Bus_Data[14]_i_40_n_0 ),
        .I4(\IP2Bus_Data[14]_i_39_n_0 ),
        .I5(\IP2Bus_Data[14]_i_38_n_0 ),
        .O(\IP2Bus_Data[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h15FF000015FF15FF)) 
    \IP2Bus_Data[0]_i_13 
       (.I0(\IP2Bus_Data[0]_i_32_n_0 ),
        .I1(STATUS_COMMON[0]),
        .I2(bank15_read[138]),
        .I3(\IP2Bus_Data[14]_i_40_n_0 ),
        .I4(\IP2Bus_Data[0]_i_33_n_0 ),
        .I5(\IP2Bus_Data[31]_i_36_n_0 ),
        .O(\IP2Bus_Data[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \IP2Bus_Data[0]_i_14 
       (.I0(adc3_restart_reg),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(adc3_reset_reg),
        .O(\IP2Bus_Data[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAAAAAAABAAAAA)) 
    \IP2Bus_Data[0]_i_15 
       (.I0(\IP2Bus_Data[3]_i_39_n_0 ),
        .I1(\IP2Bus_Data[0]_i_3_0 ),
        .I2(adc3_restart_reg),
        .I3(adc3_reset_reg),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\IP2Bus_Data[0]_i_3_1 ),
        .O(\IP2Bus_Data[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[0]_i_16 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(adc2_do_mon[0]),
        .I2(\IP2Bus_Data[11]_i_29_n_0 ),
        .I3(adc3_do_mon[0]),
        .O(\IP2Bus_Data[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E0FFFFFFFF)) 
    \IP2Bus_Data[0]_i_17 
       (.I0(\IP2Bus_Data[0]_i_46_0 ),
        .I1(adc3_reset_reg),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(adc3_restart_reg),
        .I5(\IP2Bus_Data_reg[2]_0 ),
        .O(\IP2Bus_Data[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[0]_i_18 
       (.I0(axi_RdAck_r_reg),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\IP2Bus_Data[2]_i_31 ),
        .I3(adc3_cmn_irq_en_reg),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFDDFFCFFFFFFF)) 
    \IP2Bus_Data[0]_i_19 
       (.I0(\IP2Bus_Data[0]_i_4_0 ),
        .I1(axi_RdAck_r_reg),
        .I2(\IP2Bus_Data[1]_i_11_0 [0]),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABAABBBB)) 
    \IP2Bus_Data[0]_i_2 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[0]_i_8_n_0 ),
        .I2(\IP2Bus_Data[0]_i_9_n_0 ),
        .I3(\IP2Bus_Data[0]_i_10_n_0 ),
        .I4(\IP2Bus_Data_reg[2]_1 ),
        .I5(\IP2Bus_Data[0]_i_11_n_0 ),
        .O(\IP2Bus_Data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \IP2Bus_Data[0]_i_20 
       (.I0(axi_read_req_r_reg[14]),
        .I1(axi_read_req_r_reg[10]),
        .I2(Bus2IP_RdCE),
        .I3(axi_read_req_r_reg[13]),
        .I4(axi_read_req_r_reg[12]),
        .I5(axi_read_req_r_reg[11]),
        .O(\IP2Bus_Data[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEE)) 
    \IP2Bus_Data[0]_i_21 
       (.I0(\IP2Bus_Data[0]_i_34_n_0 ),
        .I1(\IP2Bus_Data[13]_i_31_n_0 ),
        .I2(\IP2Bus_Data[31]_i_34_n_0 ),
        .I3(\IP2Bus_Data[0]_i_35_n_0 ),
        .I4(\IP2Bus_Data[0]_i_36_n_0 ),
        .I5(\IP2Bus_Data[0]_i_37_n_0 ),
        .O(\IP2Bus_Data[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEE)) 
    \IP2Bus_Data[0]_i_22 
       (.I0(\IP2Bus_Data[0]_i_38_n_0 ),
        .I1(\IP2Bus_Data[3]_i_56_n_0 ),
        .I2(\IP2Bus_Data[7]_i_19_n_0 ),
        .I3(\IP2Bus_Data[0]_i_39_n_0 ),
        .I4(\IP2Bus_Data[0]_i_40_n_0 ),
        .I5(\IP2Bus_Data[0]_i_41_n_0 ),
        .O(\IP2Bus_Data[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFAEAABBBFAAAA)) 
    \IP2Bus_Data[0]_i_23 
       (.I0(\IP2Bus_Data[4]_i_30_n_0 ),
        .I1(axi_read_req_r_i_2__0_n_0),
        .I2(adc3_reset_reg),
        .I3(adc3_restart_reg),
        .I4(\IP2Bus_Data[0]_i_42_n_0 ),
        .I5(\dac1_end_stage_reg[0] ),
        .O(\IP2Bus_Data[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEAFF)) 
    \IP2Bus_Data[0]_i_24 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\IP2Bus_Data[0]_i_7_0 ),
        .I3(irq_enables[0]),
        .O(\IP2Bus_Data[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0D00)) 
    \IP2Bus_Data[0]_i_25 
       (.I0(\IP2Bus_Data[13]_i_9_n_0 ),
        .I1(\IP2Bus_Data[0]_i_43_n_0 ),
        .I2(\IP2Bus_Data[0]_i_44_n_0 ),
        .I3(\IP2Bus_Data[3]_i_8_n_0 ),
        .I4(\IP2Bus_Data[0]_i_45_n_0 ),
        .I5(\IP2Bus_Data[0]_i_46_n_0 ),
        .O(\IP2Bus_Data[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAABFBB)) 
    \IP2Bus_Data[0]_i_26 
       (.I0(\IP2Bus_Data[0]_i_47_n_0 ),
        .I1(\IP2Bus_Data[0]_i_48_n_0 ),
        .I2(\IP2Bus_Data[0]_i_49_n_0 ),
        .I3(\IP2Bus_Data[15]_i_34_n_0 ),
        .I4(\IP2Bus_Data[11]_i_24_n_0 ),
        .I5(\IP2Bus_Data[0]_i_50_n_0 ),
        .O(\IP2Bus_Data[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[0]_i_27 
       (.I0(\IP2Bus_Data[15]_i_17_0 [0]),
        .I1(bank9_read[138]),
        .I2(\IP2Bus_Data[15]_i_17_1 [0]),
        .I3(bank9_read[139]),
        .I4(\IP2Bus_Data[1]_i_21_2 [0]),
        .I5(bank9_read[140]),
        .O(\IP2Bus_Data[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[0]_i_28 
       (.I0(\IP2Bus_Data_reg[31]_2 [0]),
        .I1(bank9_read[193]),
        .I2(\IP2Bus_Data[2]_i_14_0 [0]),
        .I3(bank9_read[194]),
        .I4(\IP2Bus_Data_reg[31]_1 [0]),
        .I5(bank9_read[192]),
        .O(\IP2Bus_Data[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hAFBF)) 
    \IP2Bus_Data[0]_i_29 
       (.I0(axi_RdAck_r_reg),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[14]_5 ),
        .I3(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000DD0DFFFFFFFF)) 
    \IP2Bus_Data[0]_i_3 
       (.I0(\IP2Bus_Data[0]_i_12_n_0 ),
        .I1(\IP2Bus_Data[0]_i_13_n_0 ),
        .I2(\IP2Bus_Data[3]_i_5_1 [0]),
        .I3(\IP2Bus_Data[0]_i_14_n_0 ),
        .I4(\IP2Bus_Data[0]_i_15_n_0 ),
        .I5(\IP2Bus_Data_reg[2]_0 ),
        .O(\IP2Bus_Data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \IP2Bus_Data[0]_i_30 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_3),
        .I5(\IP2Bus_Data[15]_i_34_0 ),
        .O(bank9_read[64]));
  LUT5 #(
    .INIT(32'hB3BFBFBF)) 
    \IP2Bus_Data[0]_i_31 
       (.I0(\IP2Bus_Data[0]_i_11_0 ),
        .I1(\bus2ip_addr_reg_reg[14]_5 ),
        .I2(adc3_restart_reg),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\IP2Bus_Data[3]_i_4_0 [0]),
        .O(\IP2Bus_Data[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000800)) 
    \IP2Bus_Data[0]_i_32 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\IP2Bus_Data[1]_i_13_0 [0]),
        .I2(\adc3_cmn_en_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[15]_i_61_0 [0]),
        .I5(bank15_read[138]),
        .O(\IP2Bus_Data[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[0]_i_33 
       (.I0(\IP2Bus_Data[31]_i_7_1 [0]),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[2]_i_18_0 [0]),
        .I3(bank15_read[194]),
        .I4(\IP2Bus_Data[31]_i_7_0 [0]),
        .I5(bank15_read[192]),
        .O(\IP2Bus_Data[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBBBBBBBBB)) 
    \IP2Bus_Data[0]_i_34 
       (.I0(\IP2Bus_Data[0]_i_52_n_0 ),
        .I1(\IP2Bus_Data[1]_i_17_n_0 ),
        .I2(adc20_irq_en),
        .I3(\IP2Bus_Data[4]_i_27_n_0 ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(adc3_cmn_irq_en_reg),
        .O(\IP2Bus_Data[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[0]_i_35 
       (.I0(\IP2Bus_Data[31]_i_7_3 [0]),
        .I1(bank13_read[193]),
        .I2(\IP2Bus_Data[2]_i_22_0 [0]),
        .I3(bank13_read[194]),
        .I4(\IP2Bus_Data[31]_i_7_2 [0]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFFFFFFF)) 
    \IP2Bus_Data[0]_i_36 
       (.I0(\IP2Bus_Data[0]_i_53_n_0 ),
        .I1(bank13_read[139]),
        .I2(\IP2Bus_Data[15]_i_26_1 [0]),
        .I3(bank13_read[138]),
        .I4(\IP2Bus_Data[15]_i_26_0 [0]),
        .I5(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00FF1010FFFFFFFF)) 
    \IP2Bus_Data[0]_i_37 
       (.I0(\IP2Bus_Data[3]_i_46_n_0 ),
        .I1(\IP2Bus_Data[0]_i_54_n_0 ),
        .I2(\IP2Bus_Data[0]_i_55_n_0 ),
        .I3(\IP2Bus_Data[0]_i_21_0 ),
        .I4(bank13_read[0]),
        .I5(\IP2Bus_Data_reg[1] ),
        .O(\IP2Bus_Data[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFBBBBBBB)) 
    \IP2Bus_Data[0]_i_38 
       (.I0(\IP2Bus_Data[0]_i_56_n_0 ),
        .I1(\IP2Bus_Data[15]_i_27_n_0 ),
        .I2(adc10_irq_en),
        .I3(\bus2ip_addr_reg_reg[15]_0 ),
        .I4(adc3_cmn_irq_en_reg),
        .I5(\IP2Bus_Data[15]_i_72_n_0 ),
        .O(\IP2Bus_Data[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[0]_i_39 
       (.I0(\IP2Bus_Data_reg[31] [0]),
        .I1(bank11_read[193]),
        .I2(\IP2Bus_Data[2]_i_47_0 [0]),
        .I3(bank11_read[194]),
        .I4(\IP2Bus_Data_reg[31]_0 [0]),
        .I5(bank11_read[192]),
        .O(\IP2Bus_Data[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hABAABBBB)) 
    \IP2Bus_Data[0]_i_4 
       (.I0(\IP2Bus_Data[0]_i_16_n_0 ),
        .I1(\IP2Bus_Data[0]_i_17_n_0 ),
        .I2(\IP2Bus_Data[0]_i_18_n_0 ),
        .I3(adc30_irq_en),
        .I4(\IP2Bus_Data[0]_i_19_n_0 ),
        .O(\IP2Bus_Data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFFFFFFF)) 
    \IP2Bus_Data[0]_i_40 
       (.I0(\IP2Bus_Data[0]_i_57_n_0 ),
        .I1(bank11_read[139]),
        .I2(\IP2Bus_Data[15]_i_30_1 [0]),
        .I3(bank11_read[138]),
        .I4(\IP2Bus_Data[15]_i_30_0 [0]),
        .I5(\IP2Bus_Data[12]_i_35_n_0 ),
        .O(\IP2Bus_Data[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h10FF10FFFFFF10FF)) 
    \IP2Bus_Data[0]_i_41 
       (.I0(\IP2Bus_Data[0]_i_58_n_0 ),
        .I1(\IP2Bus_Data[0]_i_59_n_0 ),
        .I2(\IP2Bus_Data[0]_i_60_n_0 ),
        .I3(\IP2Bus_Data_reg[13] ),
        .I4(bank11_read[0]),
        .I5(\IP2Bus_Data[0]_i_22_0 ),
        .O(\IP2Bus_Data[0]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IP2Bus_Data[0]_i_42 
       (.I0(\IP2Bus_Data_reg[15]_1 [0]),
        .I1(bank0_read[2]),
        .I2(bank0_read[8]),
        .O(\IP2Bus_Data[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[0]_i_43 
       (.I0(\IP2Bus_Data[31]_i_3_4 [0]),
        .I1(bank1_read[193]),
        .I2(\IP2Bus_Data[2]_i_30_0 [0]),
        .I3(bank1_read[194]),
        .I4(\IP2Bus_Data[31]_i_3_3 [0]),
        .I5(bank1_read[192]),
        .O(\IP2Bus_Data[0]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h08080C00)) 
    \IP2Bus_Data[0]_i_44 
       (.I0(\IP2Bus_Data[15]_i_12_0 [0]),
        .I1(\IP2Bus_Data[13]_i_17_n_0 ),
        .I2(\IP2Bus_Data[13]_i_19_n_0 ),
        .I3(\IP2Bus_Data[0]_i_62_n_0 ),
        .I4(bank1_read[138]),
        .O(\IP2Bus_Data[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h2FEF0000FFFFFFFF)) 
    \IP2Bus_Data[0]_i_45 
       (.I0(\IP2Bus_Data[13]_i_22_n_0 ),
        .I1(bank1_read[129]),
        .I2(\IP2Bus_Data[15]_i_91_n_0 ),
        .I3(p_36_in[0]),
        .I4(\IP2Bus_Data[0]_i_64_n_0 ),
        .I5(\IP2Bus_Data[13]_i_20_n_0 ),
        .O(\IP2Bus_Data[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF80BF8CBF80)) 
    \IP2Bus_Data[0]_i_46 
       (.I0(\IP2Bus_Data[0]_i_25_0 ),
        .I1(\bus2ip_addr_reg_reg[14]_6 ),
        .I2(adc3_reset_reg),
        .I3(\IP2Bus_Data[0]_i_65_n_0 ),
        .I4(adc3_restart_reg),
        .I5(\IP2Bus_Data[0]_i_25_1 ),
        .O(\IP2Bus_Data[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEFAAAAEEEF)) 
    \IP2Bus_Data[0]_i_47 
       (.I0(\IP2Bus_Data_reg[13]_0 ),
        .I1(\IP2Bus_Data[0]_i_66_n_0 ),
        .I2(\IP2Bus_Data[0]_i_26_0 ),
        .I3(\IP2Bus_Data[2]_i_28_n_0 ),
        .I4(bank3_read[0]),
        .I5(\IP2Bus_Data[0]_i_26_1 ),
        .O(\IP2Bus_Data[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h720072FF72FF72FF)) 
    \IP2Bus_Data[0]_i_48 
       (.I0(\bus2ip_addr_reg_reg[6]_0 ),
        .I1(\IP2Bus_Data[7]_i_3_0 [0]),
        .I2(\IP2Bus_Data[0]_i_67_n_0 ),
        .I3(\IP2Bus_Data[15]_i_88_n_0 ),
        .I4(bank3_read[129]),
        .I5(dac10_irq_en),
        .O(\IP2Bus_Data[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D0FFD0)) 
    \IP2Bus_Data[0]_i_49 
       (.I0(\IP2Bus_Data[0]_i_68_n_0 ),
        .I1(\IP2Bus_Data[0]_i_69_n_0 ),
        .I2(\IP2Bus_Data[0]_i_70_n_0 ),
        .I3(bank3_read[138]),
        .I4(\IP2Bus_Data[15]_i_9_0 [0]),
        .I5(\IP2Bus_Data[15]_i_35_n_0 ),
        .O(\IP2Bus_Data[0]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[0]_i_50 
       (.I0(\IP2Bus_Data[11]_i_2_1 ),
        .I1(dac0_do_mon[0]),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h3000220030000000)) 
    \IP2Bus_Data[0]_i_52 
       (.I0(\IP2Bus_Data[0]_i_34_0 ),
        .I1(axi_RdAck_r_reg),
        .I2(\IP2Bus_Data[1]_i_41_1 [0]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[0]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[0]_i_53 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\IP2Bus_Data[1]_i_18_0 [0]),
        .O(\IP2Bus_Data[0]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h74004400)) 
    \IP2Bus_Data[0]_i_54 
       (.I0(\IP2Bus_Data[0]_i_37_0 ),
        .I1(adc3_restart_reg),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[3]_i_6_0 [0]),
        .O(\IP2Bus_Data[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h000A000800000000)) 
    \IP2Bus_Data[0]_i_55 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg[1]),
        .I2(axi_read_req_r_reg[2]),
        .I3(axi_read_req_r_reg[4]),
        .I4(axi_read_req_r_reg[0]),
        .I5(\IP2Bus_Data[2]_i_8_1 ),
        .O(\IP2Bus_Data[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h0000E0200000C000)) 
    \IP2Bus_Data[0]_i_56 
       (.I0(\IP2Bus_Data[0]_i_38_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(\IP2Bus_Data[1]_i_15_0 [0]),
        .I4(axi_RdAck_r_reg),
        .I5(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[0]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[0]_i_57 
       (.I0(\adc3_fifo_disable_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15]_0 ),
        .I2(\IP2Bus_Data[1]_i_14_0 [0]),
        .O(\IP2Bus_Data[0]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \IP2Bus_Data[0]_i_58 
       (.I0(\IP2Bus_Data[0]_i_41_0 [1]),
        .I1(\bus2ip_addr_reg_reg[15]_0 ),
        .I2(\IP2Bus_Data[0]_i_46_0 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(adc3_restart_reg),
        .O(\IP2Bus_Data[0]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h74004400)) 
    \IP2Bus_Data[0]_i_59 
       (.I0(\IP2Bus_Data[0]_i_41_1 ),
        .I1(adc3_restart_reg),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[15]_0 ),
        .I4(\IP2Bus_Data[3]_i_23_0 [0]),
        .O(\IP2Bus_Data[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F8FFFF)) 
    \IP2Bus_Data[0]_i_6 
       (.I0(\IP2Bus_Data[0]_i_20_n_0 ),
        .I1(adc1_do_mon[0]),
        .I2(\IP2Bus_Data[0]_i_21_n_0 ),
        .I3(\IP2Bus_Data_reg[13] ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[0]_i_22_n_0 ),
        .O(\IP2Bus_Data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000A000800000000)) 
    \IP2Bus_Data[0]_i_60 
       (.I0(\IP2Bus_Data[2]_i_8_1 ),
        .I1(axi_read_req_r_reg[0]),
        .I2(axi_read_req_r_reg[4]),
        .I3(axi_read_req_r_reg[2]),
        .I4(axi_read_req_r_reg[1]),
        .I5(\bus2ip_addr_reg_reg[15]_0 ),
        .O(\IP2Bus_Data[0]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_61 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(adc3_reset_reg),
        .O(bank11_read[0]));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[0]_i_62 
       (.I0(\IP2Bus_Data[15]_i_12_1 [0]),
        .I1(bank1_read[139]),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .I4(dac0_fifo_disable),
        .O(\IP2Bus_Data[0]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_63 
       (.I0(\bus2ip_addr_reg_reg[14]_6 ),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank1_read[129]));
  LUT6 #(
    .INIT(64'hFFFF1FDFFFFF3FFF)) 
    \IP2Bus_Data[0]_i_64 
       (.I0(\IP2Bus_Data[0]_i_45_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[14]_6 ),
        .I3(\IP2Bus_Data[1]_i_10_1 [0]),
        .I4(axi_RdAck_r_reg),
        .I5(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h0F08000000080000)) 
    \IP2Bus_Data[0]_i_65 
       (.I0(\IP2Bus_Data[0]_i_46_0 ),
        .I1(dac0_status[0]),
        .I2(adc3_restart_reg),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[14]_6 ),
        .I5(p_46_in[0]),
        .O(\IP2Bus_Data[0]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h0F008800)) 
    \IP2Bus_Data[0]_i_66 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(\IP2Bus_Data[3]_i_11_0 [0]),
        .I2(\IP2Bus_Data[0]_i_47_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(adc3_restart_reg),
        .O(\IP2Bus_Data[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h7F737F7F)) 
    \IP2Bus_Data[0]_i_67 
       (.I0(\IP2Bus_Data[1]_i_7_0 [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\IP2Bus_Data[0]_i_48_0 ),
        .I4(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAAAAAEAAA)) 
    \IP2Bus_Data[0]_i_68 
       (.I0(bank3_read[192]),
        .I1(\IP2Bus_Data[2]_i_27_0 [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I3(\adc3_multi_band_reg[0] ),
        .I4(bank3_read[193]),
        .I5(\IP2Bus_Data[31]_i_3_1 [0]),
        .O(\IP2Bus_Data[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \IP2Bus_Data[0]_i_69 
       (.I0(bank3_read[139]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(\IP2Bus_Data[31]_i_3_0 [0]),
        .I4(bank3_read[192]),
        .O(\IP2Bus_Data[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFBFB0BFB0B0)) 
    \IP2Bus_Data[0]_i_7 
       (.I0(\IP2Bus_Data[0]_i_23_n_0 ),
        .I1(\IP2Bus_Data[0]_i_24_n_0 ),
        .I2(\IP2Bus_Data_reg[2] ),
        .I3(\IP2Bus_Data[0]_i_25_n_0 ),
        .I4(\IP2Bus_Data_reg[2]_2 ),
        .I5(\IP2Bus_Data[0]_i_26_n_0 ),
        .O(\IP2Bus_Data[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h007FFF7F)) 
    \IP2Bus_Data[0]_i_70 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .I2(dac1_fifo_disable),
        .I3(bank3_read[139]),
        .I4(\IP2Bus_Data[15]_i_9_1 [0]),
        .O(\IP2Bus_Data[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[0]_i_8 
       (.I0(adc0_do_mon[0]),
        .I1(\bus2ip_addr_reg_reg[16]_1 ),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(dac1_do_mon[0]),
        .I4(\IP2Bus_Data[15]_i_56_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2F220000FFFFFFFF)) 
    \IP2Bus_Data[0]_i_9 
       (.I0(\IP2Bus_Data[15]_i_54_n_0 ),
        .I1(\IP2Bus_Data[0]_i_27_n_0 ),
        .I2(\IP2Bus_Data[0]_i_28_n_0 ),
        .I3(\IP2Bus_Data[12]_i_12_n_0 ),
        .I4(\IP2Bus_Data[11]_i_28_n_0 ),
        .I5(\IP2Bus_Data[14]_i_13_n_0 ),
        .O(\IP2Bus_Data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFBAAAAAAAA)) 
    \IP2Bus_Data[10]_i_1 
       (.I0(\IP2Bus_Data[10]_i_2_n_0 ),
        .I1(\IP2Bus_Data[10]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[8] ),
        .I3(\IP2Bus_Data[10]_i_4_n_0 ),
        .I4(\IP2Bus_Data[10]_i_5_n_0 ),
        .I5(\IP2Bus_Data_reg[14] ),
        .O(\adc0_sample_rate_reg[31] [10]));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \IP2Bus_Data[10]_i_10 
       (.I0(\IP2Bus_Data[10]_i_21_n_0 ),
        .I1(\IP2Bus_Data[10]_i_22_n_0 ),
        .I2(\IP2Bus_Data[13]_i_7_n_0 ),
        .I3(\IP2Bus_Data_reg[2]_2 ),
        .I4(p_46_in[6]),
        .I5(\IP2Bus_Data[11]_i_21_n_0 ),
        .O(\IP2Bus_Data[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[10]_i_11 
       (.I0(\IP2Bus_Data_reg[31]_1 [10]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [10]),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[10]_i_23_n_0 ),
        .O(\IP2Bus_Data[10]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \IP2Bus_Data[10]_i_12 
       (.I0(\IP2Bus_Data[15]_i_56_n_0 ),
        .I1(dac1_do_mon[10]),
        .I2(\bus2ip_addr_reg_reg[16]_1 ),
        .I3(adc0_do_mon[10]),
        .I4(\IP2Bus_Data[15]_i_5_1 ),
        .O(\IP2Bus_Data[10]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[10]_i_13 
       (.I0(\IP2Bus_Data[11]_i_29_n_0 ),
        .I1(adc3_do_mon[9]),
        .I2(\IP2Bus_Data[7]_i_15_n_0 ),
        .I3(adc2_do_mon[10]),
        .O(\IP2Bus_Data[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000DDDDDDDDDDD)) 
    \IP2Bus_Data[10]_i_14 
       (.I0(\IP2Bus_Data[11]_i_4_0 [2]),
        .I1(\IP2Bus_Data[0]_i_14_n_0 ),
        .I2(\IP2Bus_Data[10]_i_24_n_0 ),
        .I3(\IP2Bus_Data[31]_i_36_n_0 ),
        .I4(\IP2Bus_Data[10]_i_25_n_0 ),
        .I5(\IP2Bus_Data[0]_i_12_n_0 ),
        .O(\IP2Bus_Data[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAA8A8888AAAAAAAA)) 
    \IP2Bus_Data[10]_i_15 
       (.I0(\IP2Bus_Data[10]_i_26_n_0 ),
        .I1(\IP2Bus_Data[15]_i_28_n_0 ),
        .I2(\IP2Bus_Data[7]_i_19_n_0 ),
        .I3(\IP2Bus_Data[10]_i_27_n_0 ),
        .I4(\IP2Bus_Data[10]_i_28_n_0 ),
        .I5(\IP2Bus_Data[15]_i_27_n_0 ),
        .O(\IP2Bus_Data[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFDFFFFF0FFF)) 
    \IP2Bus_Data[10]_i_16 
       (.I0(\IP2Bus_Data[13]_i_31_n_0 ),
        .I1(\IP2Bus_Data[10]_i_29_n_0 ),
        .I2(\IP2Bus_Data_reg[15]_0 ),
        .I3(\IP2Bus_Data[11]_i_5_0 [2]),
        .I4(\IP2Bus_Data[11]_i_36_n_0 ),
        .I5(\IP2Bus_Data[1]_i_17_n_0 ),
        .O(\IP2Bus_Data[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[10]_i_18 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_reg[12]),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_reg_8),
        .O(bank3_read[138]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[10]_i_19 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_reg[12]),
        .I4(axi_read_req_r_reg_8),
        .I5(\IP2Bus_Data[12]_i_26_0 ),
        .O(bank3_read[139]));
  LUT6 #(
    .INIT(64'hAAAAFEEEAAAAAAAA)) 
    \IP2Bus_Data[10]_i_2 
       (.I0(\IP2Bus_Data[10]_i_6_n_0 ),
        .I1(\IP2Bus_Data[10]_i_7_n_0 ),
        .I2(\IP2Bus_Data[15]_i_10_n_0 ),
        .I3(\IP2Bus_Data[10]_i_8_n_0 ),
        .I4(\IP2Bus_Data[10]_i_9_n_0 ),
        .I5(\IP2Bus_Data[10]_i_10_n_0 ),
        .O(\IP2Bus_Data[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5D7F7F7F)) 
    \IP2Bus_Data[10]_i_20 
       (.I0(\IP2Bus_Data[15]_i_31_n_0 ),
        .I1(bank3_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_0 [10]),
        .I3(\IP2Bus_Data[31]_i_3_1 [10]),
        .I4(bank3_read[193]),
        .O(\IP2Bus_Data[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFFFFFFFEFFF)) 
    \IP2Bus_Data[10]_i_21 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[13]_i_17_n_0 ),
        .I2(\IP2Bus_Data[31]_i_3_4 [10]),
        .I3(bank1_read[193]),
        .I4(bank1_read[192]),
        .I5(\IP2Bus_Data[31]_i_3_3 [10]),
        .O(\IP2Bus_Data[10]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[10]_i_22 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [10]),
        .I2(bank1_read[139]),
        .I3(bank1_read[138]),
        .I4(\IP2Bus_Data[15]_i_12_0 [10]),
        .O(\IP2Bus_Data[10]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[10]_i_23 
       (.I0(\IP2Bus_Data[15]_i_54_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_1 [10]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(\IP2Bus_Data[15]_i_17_0 [10]),
        .O(\IP2Bus_Data[10]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[10]_i_24 
       (.I0(\IP2Bus_Data[31]_i_7_0 [10]),
        .I1(bank15_read[192]),
        .I2(bank15_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_1 [10]),
        .O(\IP2Bus_Data[10]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[10]_i_25 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [10]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[10]),
        .O(\IP2Bus_Data[10]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \IP2Bus_Data[10]_i_26 
       (.I0(adc3_reset_reg),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(\IP2Bus_Data[11]_i_17_0 [2]),
        .I4(adc3_restart_reg),
        .O(\IP2Bus_Data[10]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[10]_i_27 
       (.I0(bank11_read[193]),
        .I1(\IP2Bus_Data_reg[31] [10]),
        .I2(\IP2Bus_Data_reg[31]_0 [10]),
        .I3(bank11_read[192]),
        .O(\IP2Bus_Data[10]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h07F7FFFF)) 
    \IP2Bus_Data[10]_i_28 
       (.I0(\IP2Bus_Data[15]_i_30_1 [10]),
        .I1(bank11_read[139]),
        .I2(bank11_read[138]),
        .I3(\IP2Bus_Data[15]_i_30_0 [10]),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .O(\IP2Bus_Data[10]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[10]_i_29 
       (.I0(\IP2Bus_Data[10]_i_30_n_0 ),
        .I1(\IP2Bus_Data[12]_i_32_n_0 ),
        .I2(\IP2Bus_Data[10]_i_31_n_0 ),
        .I3(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F755F7F7)) 
    \IP2Bus_Data[10]_i_3 
       (.I0(\IP2Bus_Data_reg[2]_1 ),
        .I1(\IP2Bus_Data_reg[11] [2]),
        .I2(\IP2Bus_Data[11]_i_10_n_0 ),
        .I3(\IP2Bus_Data[10]_i_11_n_0 ),
        .I4(\IP2Bus_Data[11]_i_12_n_0 ),
        .I5(\IP2Bus_Data[10]_i_12_n_0 ),
        .O(\IP2Bus_Data[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[10]_i_30 
       (.I0(\IP2Bus_Data[15]_i_26_0 [10]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [10]),
        .O(\IP2Bus_Data[10]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[10]_i_31 
       (.I0(\IP2Bus_Data[31]_i_7_2 [10]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [10]),
        .O(\IP2Bus_Data[10]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[10]_i_4 
       (.I0(\IP2Bus_Data[10]_i_13_n_0 ),
        .I1(\IP2Bus_Data[10]_i_14_n_0 ),
        .I2(\IP2Bus_Data_reg[2]_0 ),
        .I3(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBB8BBB8BBB8)) 
    \IP2Bus_Data[10]_i_5 
       (.I0(\IP2Bus_Data[10]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[13] ),
        .I2(\IP2Bus_Data[10]_i_16_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[14]_1 ),
        .I5(adc1_do_mon[10]),
        .O(\IP2Bus_Data[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \IP2Bus_Data[10]_i_6 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data_reg[15]_1 [10]),
        .I2(bank0_read[2]),
        .I3(bank0_read[8]),
        .I4(\IP2Bus_Data[15]_i_14_n_0 ),
        .O(\IP2Bus_Data[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \IP2Bus_Data[10]_i_7 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\IP2Bus_Data_reg[13]_0 ),
        .I2(\IP2Bus_Data[8]_i_2_0 ),
        .I3(\IP2Bus_Data[11]_i_2_0 [2]),
        .I4(\IP2Bus_Data[11]_i_26_n_0 ),
        .O(\IP2Bus_Data[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000B888FFFFFFFF)) 
    \IP2Bus_Data[10]_i_8 
       (.I0(\IP2Bus_Data[15]_i_9_0 [10]),
        .I1(bank3_read[138]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[15]_i_9_1 [10]),
        .I4(\IP2Bus_Data[15]_i_35_n_0 ),
        .I5(\IP2Bus_Data[10]_i_20_n_0 ),
        .O(\IP2Bus_Data[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABFAA)) 
    \IP2Bus_Data[10]_i_9 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac0_do_mon[10]),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .I4(\IP2Bus_Data_reg[2]_2 ),
        .O(\IP2Bus_Data[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFBAAAAAAAA)) 
    \IP2Bus_Data[11]_i_1 
       (.I0(\IP2Bus_Data[11]_i_2_n_0 ),
        .I1(\IP2Bus_Data[11]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[8] ),
        .I3(\IP2Bus_Data[11]_i_4_n_0 ),
        .I4(\IP2Bus_Data[11]_i_5_n_0 ),
        .I5(\IP2Bus_Data_reg[14] ),
        .O(\adc0_sample_rate_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \IP2Bus_Data[11]_i_10 
       (.I0(adc3_reset_reg),
        .I1(\bus2ip_addr_reg_reg[14]_5 ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(adc3_restart_reg),
        .O(\IP2Bus_Data[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F77FFFF)) 
    \IP2Bus_Data[11]_i_11 
       (.I0(bank9_read[193]),
        .I1(\IP2Bus_Data_reg[31]_2 [11]),
        .I2(\IP2Bus_Data_reg[31]_1 [11]),
        .I3(bank9_read[192]),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[11]_i_27_n_0 ),
        .O(\IP2Bus_Data[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[11]_i_12 
       (.I0(\IP2Bus_Data[11]_i_28_n_0 ),
        .I1(\IP2Bus_Data[14]_i_13_n_0 ),
        .O(\IP2Bus_Data[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \IP2Bus_Data[11]_i_13 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[11]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(\IP2Bus_Data[15]_i_56_n_0 ),
        .I4(dac1_do_mon[11]),
        .O(\IP2Bus_Data[11]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[11]_i_14 
       (.I0(\IP2Bus_Data[11]_i_29_n_0 ),
        .I1(adc3_do_mon[10]),
        .I2(\IP2Bus_Data[7]_i_15_n_0 ),
        .I3(adc2_do_mon[11]),
        .O(\IP2Bus_Data[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDDDDD)) 
    \IP2Bus_Data[11]_i_15 
       (.I0(\IP2Bus_Data[11]_i_4_0 [3]),
        .I1(\IP2Bus_Data[0]_i_14_n_0 ),
        .I2(\IP2Bus_Data[11]_i_30_n_0 ),
        .I3(\IP2Bus_Data[31]_i_36_n_0 ),
        .I4(\IP2Bus_Data[11]_i_31_n_0 ),
        .I5(\IP2Bus_Data[0]_i_12_n_0 ),
        .O(\IP2Bus_Data[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h888A8A8AAAAAAAAA)) 
    \IP2Bus_Data[11]_i_17 
       (.I0(\IP2Bus_Data[11]_i_32_n_0 ),
        .I1(\IP2Bus_Data[15]_i_28_n_0 ),
        .I2(\IP2Bus_Data[11]_i_33_n_0 ),
        .I3(\IP2Bus_Data[7]_i_19_n_0 ),
        .I4(\IP2Bus_Data[11]_i_34_n_0 ),
        .I5(\IP2Bus_Data[15]_i_27_n_0 ),
        .O(\IP2Bus_Data[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFDFFFFF0FFF)) 
    \IP2Bus_Data[11]_i_18 
       (.I0(\IP2Bus_Data[13]_i_31_n_0 ),
        .I1(\IP2Bus_Data[11]_i_35_n_0 ),
        .I2(\IP2Bus_Data_reg[15]_0 ),
        .I3(\IP2Bus_Data[11]_i_5_0 [3]),
        .I4(\IP2Bus_Data[11]_i_36_n_0 ),
        .I5(\IP2Bus_Data[1]_i_17_n_0 ),
        .O(\IP2Bus_Data[11]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[11]_i_19 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [11]),
        .I2(bank1_read[139]),
        .I3(bank1_read[138]),
        .I4(\IP2Bus_Data[15]_i_12_0 [11]),
        .O(\IP2Bus_Data[11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \IP2Bus_Data[11]_i_2 
       (.I0(\IP2Bus_Data[11]_i_6_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[11]_i_7_n_0 ),
        .I3(\IP2Bus_Data[11]_i_8_n_0 ),
        .I4(\IP2Bus_Data[11]_i_9_n_0 ),
        .O(\IP2Bus_Data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFFFFFFFEFFF)) 
    \IP2Bus_Data[11]_i_20 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[13]_i_17_n_0 ),
        .I2(\IP2Bus_Data[31]_i_3_4 [11]),
        .I3(bank1_read[193]),
        .I4(bank1_read[192]),
        .I5(\IP2Bus_Data[31]_i_3_3 [11]),
        .O(\IP2Bus_Data[11]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \IP2Bus_Data[11]_i_21 
       (.I0(adc3_reset_reg),
        .I1(\bus2ip_addr_reg_reg[14]_6 ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(adc3_restart_reg),
        .O(\IP2Bus_Data[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F77FFFF)) 
    \IP2Bus_Data[11]_i_23 
       (.I0(bank3_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_1 [11]),
        .I2(\IP2Bus_Data[31]_i_3_0 [11]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[15]_i_31_n_0 ),
        .I5(\IP2Bus_Data[11]_i_37_n_0 ),
        .O(\IP2Bus_Data[11]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \IP2Bus_Data[11]_i_24 
       (.I0(axi_read_req_r_reg[2]),
        .I1(axi_read_req_r_reg[4]),
        .I2(\IP2Bus_Data[2]_i_8_1 ),
        .I3(axi_read_req_r_reg_4),
        .I4(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \IP2Bus_Data[11]_i_25 
       (.I0(bank3_read[194]),
        .I1(bank3_read[193]),
        .I2(bank3_read[192]),
        .I3(\IP2Bus_Data[15]_i_36_n_0 ),
        .I4(\IP2Bus_Data[15]_i_35_n_0 ),
        .I5(\IP2Bus_Data[15]_i_34_n_0 ),
        .O(\IP2Bus_Data[11]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \IP2Bus_Data[11]_i_26 
       (.I0(adc3_reset_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(adc3_restart_reg),
        .O(\IP2Bus_Data[11]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[11]_i_27 
       (.I0(\IP2Bus_Data[15]_i_54_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_1 [11]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(\IP2Bus_Data[15]_i_17_0 [11]),
        .O(\IP2Bus_Data[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0404040004040404)) 
    \IP2Bus_Data[11]_i_28 
       (.I0(\IP2Bus_Data[15]_i_59_n_0 ),
        .I1(\IP2Bus_Data[11]_i_38_n_0 ),
        .I2(\IP2Bus_Data[15]_i_50_n_0 ),
        .I3(\IP2Bus_Data[15]_i_52_n_0 ),
        .I4(\IP2Bus_Data[15]_i_53_n_0 ),
        .I5(\IP2Bus_Data[15]_i_54_n_0 ),
        .O(\IP2Bus_Data[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[11]_i_29 
       (.I0(axi_read_req_r_reg[12]),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[13]),
        .I3(axi_read_req_r_reg[14]),
        .I4(axi_read_req_r_reg[10]),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F755F7F7)) 
    \IP2Bus_Data[11]_i_3 
       (.I0(\IP2Bus_Data_reg[2]_1 ),
        .I1(\IP2Bus_Data_reg[11] [3]),
        .I2(\IP2Bus_Data[11]_i_10_n_0 ),
        .I3(\IP2Bus_Data[11]_i_11_n_0 ),
        .I4(\IP2Bus_Data[11]_i_12_n_0 ),
        .I5(\IP2Bus_Data[11]_i_13_n_0 ),
        .O(\IP2Bus_Data[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[11]_i_30 
       (.I0(\IP2Bus_Data[31]_i_7_0 [11]),
        .I1(bank15_read[192]),
        .I2(bank15_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_1 [11]),
        .O(\IP2Bus_Data[11]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[11]_i_31 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [11]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[11]),
        .O(\IP2Bus_Data[11]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \IP2Bus_Data[11]_i_32 
       (.I0(adc3_reset_reg),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(\IP2Bus_Data[11]_i_17_0 [3]),
        .I4(adc3_restart_reg),
        .O(\IP2Bus_Data[11]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[11]_i_33 
       (.I0(\IP2Bus_Data[12]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_30_1 [11]),
        .I2(bank11_read[139]),
        .I3(bank11_read[138]),
        .I4(\IP2Bus_Data[15]_i_30_0 [11]),
        .O(\IP2Bus_Data[11]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[11]_i_34 
       (.I0(bank11_read[193]),
        .I1(\IP2Bus_Data_reg[31] [11]),
        .I2(\IP2Bus_Data_reg[31]_0 [11]),
        .I3(bank11_read[192]),
        .O(\IP2Bus_Data[11]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[11]_i_35 
       (.I0(\IP2Bus_Data[11]_i_39_n_0 ),
        .I1(\IP2Bus_Data[12]_i_32_n_0 ),
        .I2(\IP2Bus_Data[11]_i_40_n_0 ),
        .I3(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[11]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \IP2Bus_Data[11]_i_36 
       (.I0(adc3_reset_reg),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(adc3_restart_reg),
        .O(\IP2Bus_Data[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h1111100000001000)) 
    \IP2Bus_Data[11]_i_37 
       (.I0(\IP2Bus_Data[15]_i_80_n_0 ),
        .I1(bank3_read[135]),
        .I2(\IP2Bus_Data[15]_i_9_1 [11]),
        .I3(bank3_read[139]),
        .I4(bank3_read[138]),
        .I5(\IP2Bus_Data[15]_i_9_0 [11]),
        .O(\IP2Bus_Data[11]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFF77FF)) 
    \IP2Bus_Data[11]_i_38 
       (.I0(\bus2ip_addr_reg_reg[14]_5 ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[2]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[0]),
        .O(\IP2Bus_Data[11]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[11]_i_39 
       (.I0(\IP2Bus_Data[15]_i_26_0 [11]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [11]),
        .O(\IP2Bus_Data[11]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[11]_i_4 
       (.I0(\IP2Bus_Data[11]_i_14_n_0 ),
        .I1(\IP2Bus_Data[11]_i_15_n_0 ),
        .I2(\IP2Bus_Data_reg[2]_0 ),
        .I3(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[11]_i_40 
       (.I0(\IP2Bus_Data[31]_i_7_2 [11]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [11]),
        .O(\IP2Bus_Data[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBB8BBB8BBB8)) 
    \IP2Bus_Data[11]_i_5 
       (.I0(\IP2Bus_Data[11]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[13] ),
        .I2(\IP2Bus_Data[11]_i_18_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[14]_1 ),
        .I5(adc1_do_mon[11]),
        .O(\IP2Bus_Data[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[11]_i_6 
       (.I0(\IP2Bus_Data[15]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [11]),
        .I2(bank0_read[2]),
        .O(\IP2Bus_Data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8088AAAA80888088)) 
    \IP2Bus_Data[11]_i_7 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\IP2Bus_Data[13]_i_7_n_0 ),
        .I2(\IP2Bus_Data[11]_i_19_n_0 ),
        .I3(\IP2Bus_Data[11]_i_20_n_0 ),
        .I4(\IP2Bus_Data[11]_i_21_n_0 ),
        .I5(p_46_in[7]),
        .O(\IP2Bus_Data[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \IP2Bus_Data[11]_i_8 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(dac0_do_mon[11]),
        .I2(\IP2Bus_Data_reg[13]_0 ),
        .I3(\IP2Bus_Data[11]_i_2_1 ),
        .O(\IP2Bus_Data[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF010101)) 
    \IP2Bus_Data[11]_i_9 
       (.I0(\IP2Bus_Data[11]_i_23_n_0 ),
        .I1(\IP2Bus_Data[11]_i_24_n_0 ),
        .I2(\IP2Bus_Data[11]_i_25_n_0 ),
        .I3(\IP2Bus_Data[11]_i_2_0 [3]),
        .I4(\IP2Bus_Data[11]_i_26_n_0 ),
        .I5(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFE2E2)) 
    \IP2Bus_Data[12]_i_1 
       (.I0(\IP2Bus_Data[12]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[12]_i_3_n_0 ),
        .I3(\IP2Bus_Data[12]_i_4_n_0 ),
        .I4(\IP2Bus_Data[12]_i_5_n_0 ),
        .I5(\IP2Bus_Data[12]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [12]));
  LUT6 #(
    .INIT(64'h1010100000000000)) 
    \IP2Bus_Data[12]_i_10 
       (.I0(\IP2Bus_Data[13]_i_22_n_0 ),
        .I1(\IP2Bus_Data[13]_i_21_n_0 ),
        .I2(\IP2Bus_Data[13]_i_20_n_0 ),
        .I3(\IP2Bus_Data[13]_i_19_n_0 ),
        .I4(\IP2Bus_Data[12]_i_26_n_0 ),
        .I5(\IP2Bus_Data_reg[2]_2 ),
        .O(\IP2Bus_Data[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[12]_i_11 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[12]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(dac1_do_mon[12]),
        .I4(\IP2Bus_Data[15]_i_56_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \IP2Bus_Data[12]_i_12 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_5 ),
        .I2(bank9_read[193]),
        .I3(bank9_read[192]),
        .I4(\IP2Bus_Data[15]_i_54_n_0 ),
        .I5(\IP2Bus_Data[15]_i_53_n_0 ),
        .O(\IP2Bus_Data[12]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[12]_i_13 
       (.I0(\IP2Bus_Data_reg[31]_1 [12]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [12]),
        .O(\IP2Bus_Data[12]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[12]_i_14 
       (.I0(\IP2Bus_Data[15]_i_54_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_1 [12]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(\IP2Bus_Data[15]_i_17_0 [12]),
        .O(\IP2Bus_Data[12]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[12]_i_15 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\bus2ip_addr_reg_reg[14]_1 ),
        .I2(adc1_do_mon[12]),
        .I3(\IP2Bus_Data_reg[15] ),
        .O(\IP2Bus_Data[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h2777277727770000)) 
    \IP2Bus_Data[12]_i_16 
       (.I0(bank13_read[138]),
        .I1(\IP2Bus_Data[15]_i_26_0 [12]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [12]),
        .I4(\IP2Bus_Data[12]_i_31_n_0 ),
        .I5(\IP2Bus_Data[12]_i_32_n_0 ),
        .O(\IP2Bus_Data[12]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \IP2Bus_Data[12]_i_17 
       (.I0(\IP2Bus_Data_reg[15]_0 ),
        .I1(\IP2Bus_Data[1]_i_17_n_0 ),
        .I2(\IP2Bus_Data[31]_i_35_n_0 ),
        .I3(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[12]_i_18 
       (.I0(\IP2Bus_Data[12]_i_34_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [12]),
        .I2(bank11_read[192]),
        .I3(bank11_read[193]),
        .I4(\IP2Bus_Data_reg[31] [12]),
        .I5(\IP2Bus_Data[7]_i_19_n_0 ),
        .O(\IP2Bus_Data[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAA2)) 
    \IP2Bus_Data[12]_i_19 
       (.I0(\IP2Bus_Data[3]_i_24_n_0 ),
        .I1(\IP2Bus_Data[12]_i_35_n_0 ),
        .I2(\IP2Bus_Data[12]_i_36_n_0 ),
        .I3(\IP2Bus_Data[12]_i_37_n_0 ),
        .I4(\IP2Bus_Data[15]_i_72_n_0 ),
        .I5(\IP2Bus_Data[12]_i_38_n_0 ),
        .O(\IP2Bus_Data[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \IP2Bus_Data[12]_i_2 
       (.I0(\IP2Bus_Data[12]_i_7_n_0 ),
        .I1(\IP2Bus_Data_reg[6] ),
        .I2(dac0_do_mon[12]),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\IP2Bus_Data[12]_i_9_n_0 ),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFFFFFFFFFFF4F)) 
    \IP2Bus_Data[12]_i_20 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[10]),
        .I2(axi_read_req_r_reg[14]),
        .I3(axi_read_req_r_reg[13]),
        .I4(axi_read_req_r_reg[12]),
        .I5(axi_read_req_r_reg[11]),
        .O(\IP2Bus_Data[12]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[12]_i_21 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(adc2_do_mon[12]),
        .I2(\IP2Bus_Data[13]_i_16_0 ),
        .I3(adc3_do_mon[11]),
        .O(\IP2Bus_Data[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    \IP2Bus_Data[12]_i_22 
       (.I0(\IP2Bus_Data[12]_i_39_n_0 ),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[31]_i_7_1 [12]),
        .I3(\IP2Bus_Data[31]_i_7_0 [12]),
        .I4(bank15_read[192]),
        .I5(\IP2Bus_Data[31]_i_36_n_0 ),
        .O(\IP2Bus_Data[12]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[12]_i_23 
       (.I0(\IP2Bus_Data[15]_i_31_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_1 [12]),
        .I2(bank3_read[193]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [12]),
        .O(\IP2Bus_Data[12]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[12]_i_24 
       (.I0(\IP2Bus_Data[15]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_9_1 [12]),
        .I2(bank3_read[139]),
        .I3(bank3_read[138]),
        .I4(\IP2Bus_Data[15]_i_9_0 [12]),
        .O(\IP2Bus_Data[12]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[12]_i_25 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [12]),
        .I2(bank1_read[139]),
        .I3(bank1_read[138]),
        .I4(\IP2Bus_Data[15]_i_12_0 [12]),
        .O(\IP2Bus_Data[12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[12]_i_26 
       (.I0(bank1_read[140]),
        .I1(bank1_read[139]),
        .I2(bank1_read[138]),
        .I3(bank1_read[194]),
        .I4(bank1_read[193]),
        .I5(bank1_read[192]),
        .O(\IP2Bus_Data[12]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \IP2Bus_Data[12]_i_27 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_8),
        .I5(\IP2Bus_Data[12]_i_26_0 ),
        .O(bank9_read[139]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \IP2Bus_Data[12]_i_28 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_reg_8),
        .O(bank9_read[138]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[12]_i_29 
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_reg_8),
        .O(bank13_read[138]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[12]_i_3 
       (.I0(\IP2Bus_Data[15]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [12]),
        .I2(bank0_read[2]),
        .O(\IP2Bus_Data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[12]_i_30 
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_8),
        .I5(\IP2Bus_Data[12]_i_26_0 ),
        .O(bank13_read[139]));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[12]_i_31 
       (.I0(\IP2Bus_Data[31]_i_7_2 [12]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [12]),
        .O(\IP2Bus_Data[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800008080)) 
    \IP2Bus_Data[12]_i_32 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_8),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(\IP2Bus_Data[12]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[12]_i_33 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[12]_i_10_0 ),
        .O(\IP2Bus_Data[12]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h07F7FFFF)) 
    \IP2Bus_Data[12]_i_34 
       (.I0(\IP2Bus_Data[15]_i_30_1 [12]),
        .I1(bank11_read[139]),
        .I2(bank11_read[138]),
        .I3(\IP2Bus_Data[15]_i_30_0 [12]),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .O(\IP2Bus_Data[12]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[12]_i_35 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[15]_0 ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[12]_i_10_0 ),
        .O(\IP2Bus_Data[12]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800008080)) 
    \IP2Bus_Data[12]_i_36 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(axi_read_req_r_reg_8),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(\IP2Bus_Data[12]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \IP2Bus_Data[12]_i_37 
       (.I0(bank11_read[192]),
        .I1(bank11_read[193]),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(\adc3_multi_band_reg[0] ),
        .O(\IP2Bus_Data[12]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h1332000000000000)) 
    \IP2Bus_Data[12]_i_38 
       (.I0(axi_read_req_r_reg[2]),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[0]),
        .I3(axi_read_req_r_reg[1]),
        .I4(axi_read_req_r_reg_5),
        .I5(\bus2ip_addr_reg_reg[15]_0 ),
        .O(\IP2Bus_Data[12]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[12]_i_39 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [12]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[12]),
        .O(\IP2Bus_Data[12]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABBBBBBB)) 
    \IP2Bus_Data[12]_i_4 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[12]_i_11_n_0 ),
        .I2(\IP2Bus_Data[15]_i_18_n_0 ),
        .I3(\IP2Bus_Data[12]_i_12_n_0 ),
        .I4(\IP2Bus_Data[12]_i_13_n_0 ),
        .I5(\IP2Bus_Data[12]_i_14_n_0 ),
        .O(\IP2Bus_Data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \IP2Bus_Data[12]_i_40 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_8),
        .I5(axi_read_req_r_reg_9),
        .O(bank1_read[140]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[12]_i_41 
       (.I0(axi_read_req_r_reg[13]),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(axi_read_req_r_i_2__5_n_0),
        .I3(\IP2Bus_Data[12]_i_26_1 ),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_reg[7]),
        .O(bank1_read[194]));
  LUT6 #(
    .INIT(64'h4544FFFF45444544)) 
    \IP2Bus_Data[12]_i_5 
       (.I0(\IP2Bus_Data[12]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[15] ),
        .I2(\IP2Bus_Data[12]_i_16_n_0 ),
        .I3(\IP2Bus_Data[12]_i_17_n_0 ),
        .I4(\IP2Bus_Data[12]_i_18_n_0 ),
        .I5(\IP2Bus_Data[12]_i_19_n_0 ),
        .O(\IP2Bus_Data[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5444FFFF)) 
    \IP2Bus_Data[12]_i_6 
       (.I0(\IP2Bus_Data[12]_i_20_n_0 ),
        .I1(\IP2Bus_Data[12]_i_21_n_0 ),
        .I2(\IP2Bus_Data[12]_i_22_n_0 ),
        .I3(\IP2Bus_Data[14]_i_18_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000000A2)) 
    \IP2Bus_Data[12]_i_7 
       (.I0(\IP2Bus_Data[15]_i_10_n_0 ),
        .I1(\IP2Bus_Data[12]_i_23_n_0 ),
        .I2(\IP2Bus_Data[12]_i_24_n_0 ),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .I4(\IP2Bus_Data_reg[2]_2 ),
        .O(\IP2Bus_Data[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[12]_i_9 
       (.I0(\IP2Bus_Data[31]_i_3_3 [12]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_4 [12]),
        .I4(\IP2Bus_Data[13]_i_9_n_0 ),
        .I5(\IP2Bus_Data[12]_i_25_n_0 ),
        .O(\IP2Bus_Data[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFE0EFFFFFE0EFE0E)) 
    \IP2Bus_Data[13]_i_1 
       (.I0(\IP2Bus_Data[13]_i_2_n_0 ),
        .I1(\IP2Bus_Data[13]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[2] ),
        .I3(\IP2Bus_Data[13]_i_4_n_0 ),
        .I4(\IP2Bus_Data[13]_i_5_n_0 ),
        .I5(\IP2Bus_Data_reg[14] ),
        .O(\adc0_sample_rate_reg[31] [13]));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[13]_i_10 
       (.I0(\IP2Bus_Data[31]_i_3_3 [13]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_4 [13]),
        .O(\IP2Bus_Data[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[13]_i_12 
       (.I0(\IP2Bus_Data[31]_i_3_0 [13]),
        .I1(bank3_read[192]),
        .I2(bank3_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [13]),
        .I4(\IP2Bus_Data[15]_i_31_n_0 ),
        .I5(\IP2Bus_Data[13]_i_25_n_0 ),
        .O(\IP2Bus_Data[13]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h0000B0FF)) 
    \IP2Bus_Data[13]_i_13 
       (.I0(\IP2Bus_Data[13]_i_26_n_0 ),
        .I1(\IP2Bus_Data[12]_i_12_n_0 ),
        .I2(\IP2Bus_Data[13]_i_27_n_0 ),
        .I3(\IP2Bus_Data[15]_i_18_n_0 ),
        .I4(\IP2Bus_Data[13]_i_28_n_0 ),
        .O(\IP2Bus_Data[13]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFBAAAAA)) 
    \IP2Bus_Data[13]_i_14 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\IP2Bus_Data[13]_i_29_n_0 ),
        .I2(\IP2Bus_Data[7]_i_19_n_0 ),
        .I3(\IP2Bus_Data[13]_i_30_n_0 ),
        .I4(\IP2Bus_Data[12]_i_19_n_0 ),
        .O(\IP2Bus_Data[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0777777777777777)) 
    \IP2Bus_Data[13]_i_15 
       (.I0(\IP2Bus_Data[0]_i_20_n_0 ),
        .I1(adc1_do_mon[13]),
        .I2(\IP2Bus_Data[13]_i_31_n_0 ),
        .I3(\IP2Bus_Data_reg[1] ),
        .I4(\IP2Bus_Data[1]_i_17_n_0 ),
        .I5(\IP2Bus_Data[13]_i_32_n_0 ),
        .O(\IP2Bus_Data[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0E0E0FFFFFFFF)) 
    \IP2Bus_Data[13]_i_16 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(\IP2Bus_Data[13]_i_16_0 ),
        .I2(\IP2Bus_Data[13]_i_34_n_0 ),
        .I3(\IP2Bus_Data[13]_i_35_n_0 ),
        .I4(\IP2Bus_Data[14]_i_18_n_0 ),
        .I5(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800008080)) 
    \IP2Bus_Data[13]_i_17 
       (.I0(\bus2ip_addr_reg_reg[14]_6 ),
        .I1(axi_read_req_r_reg_8),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(\IP2Bus_Data[13]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \IP2Bus_Data[13]_i_18 
       (.I0(bank1_read[192]),
        .I1(bank1_read[193]),
        .I2(\bus2ip_addr_reg_reg[14]_6 ),
        .I3(\adc3_multi_band_reg[0] ),
        .O(\IP2Bus_Data[13]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[13]_i_19 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[14]_6 ),
        .I2(\IP2Bus_Data[12]_i_10_0 ),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .O(\IP2Bus_Data[13]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h88808080)) 
    \IP2Bus_Data[13]_i_2 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\IP2Bus_Data[13]_i_7_n_0 ),
        .I2(\IP2Bus_Data[13]_i_8_n_0 ),
        .I3(\IP2Bus_Data[13]_i_9_n_0 ),
        .I4(\IP2Bus_Data[13]_i_10_n_0 ),
        .O(\IP2Bus_Data[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \IP2Bus_Data[13]_i_20 
       (.I0(\IP2Bus_Data[2]_i_8_1 ),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[2]),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .O(\IP2Bus_Data[13]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \IP2Bus_Data[13]_i_21 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(axi_RdAck_r_reg),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .I4(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000088000008880)) 
    \IP2Bus_Data[13]_i_22 
       (.I0(\bus2ip_addr_reg_reg[14]_6 ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[2]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[0]),
        .O(\IP2Bus_Data[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \IP2Bus_Data[13]_i_23 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_8),
        .I5(\IP2Bus_Data[12]_i_26_0 ),
        .O(bank1_read[139]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \IP2Bus_Data[13]_i_24 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_reg_8),
        .O(bank1_read[138]));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[13]_i_25 
       (.I0(\IP2Bus_Data[15]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_9_1 [13]),
        .I2(bank3_read[139]),
        .I3(bank3_read[138]),
        .I4(\IP2Bus_Data[15]_i_9_0 [13]),
        .O(\IP2Bus_Data[13]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[13]_i_26 
       (.I0(bank9_read[193]),
        .I1(\IP2Bus_Data_reg[31]_2 [13]),
        .I2(\IP2Bus_Data_reg[31]_1 [13]),
        .I3(bank9_read[192]),
        .O(\IP2Bus_Data[13]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h07F7FFFF)) 
    \IP2Bus_Data[13]_i_27 
       (.I0(\IP2Bus_Data[15]_i_17_1 [13]),
        .I1(bank9_read[139]),
        .I2(bank9_read[138]),
        .I3(\IP2Bus_Data[15]_i_17_0 [13]),
        .I4(\IP2Bus_Data[15]_i_54_n_0 ),
        .O(\IP2Bus_Data[13]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \IP2Bus_Data[13]_i_28 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[13]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(\IP2Bus_Data[15]_i_56_n_0 ),
        .I4(dac1_do_mon[13]),
        .O(\IP2Bus_Data[13]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[13]_i_29 
       (.I0(\IP2Bus_Data_reg[31]_0 [13]),
        .I1(bank11_read[192]),
        .I2(bank11_read[193]),
        .I3(\IP2Bus_Data_reg[31] [13]),
        .O(\IP2Bus_Data[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0800080F08000800)) 
    \IP2Bus_Data[13]_i_3 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(dac0_do_mon[13]),
        .I2(\IP2Bus_Data_reg[2]_2 ),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .I4(\IP2Bus_Data[13]_i_12_n_0 ),
        .I5(\IP2Bus_Data[15]_i_10_n_0 ),
        .O(\IP2Bus_Data[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[13]_i_30 
       (.I0(\IP2Bus_Data[12]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_30_1 [13]),
        .I2(bank11_read[139]),
        .I3(bank11_read[138]),
        .I4(\IP2Bus_Data[15]_i_30_0 [13]),
        .O(\IP2Bus_Data[13]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h44404444)) 
    \IP2Bus_Data[13]_i_31 
       (.I0(\IP2Bus_Data[4]_i_14_n_0 ),
        .I1(\IP2Bus_Data[4]_i_27_n_0 ),
        .I2(\IP2Bus_Data[12]_i_32_n_0 ),
        .I3(\IP2Bus_Data[13]_i_36_n_0 ),
        .I4(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[13]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0B0A0)) 
    \IP2Bus_Data[13]_i_32 
       (.I0(\IP2Bus_Data[13]_i_37_n_0 ),
        .I1(\IP2Bus_Data[13]_i_38_n_0 ),
        .I2(\IP2Bus_Data[12]_i_33_n_0 ),
        .I3(\IP2Bus_Data[13]_i_36_n_0 ),
        .I4(\IP2Bus_Data[12]_i_32_n_0 ),
        .O(\IP2Bus_Data[13]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[13]_i_34 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(adc2_do_mon[13]),
        .I2(\IP2Bus_Data[13]_i_16_0 ),
        .I3(adc3_do_mon[12]),
        .O(\IP2Bus_Data[13]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h5500D500)) 
    \IP2Bus_Data[13]_i_35 
       (.I0(\IP2Bus_Data[13]_i_39_n_0 ),
        .I1(\IP2Bus_Data[13]_i_40_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[14]_i_40_n_0 ),
        .I4(\IP2Bus_Data[14]_i_39_n_0 ),
        .O(\IP2Bus_Data[13]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \IP2Bus_Data[13]_i_36 
       (.I0(bank13_read[192]),
        .I1(bank13_read[193]),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\adc3_multi_band_reg[0] ),
        .O(\IP2Bus_Data[13]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[13]_i_37 
       (.I0(\IP2Bus_Data[15]_i_26_0 [13]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [13]),
        .O(\IP2Bus_Data[13]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[13]_i_38 
       (.I0(\IP2Bus_Data[31]_i_7_2 [13]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [13]),
        .O(\IP2Bus_Data[13]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[13]_i_39 
       (.I0(STATUS_COMMON[13]),
        .I1(bank15_read[138]),
        .I2(bank15_read[139]),
        .I3(\IP2Bus_Data[15]_i_61_0 [13]),
        .O(\IP2Bus_Data[13]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[13]_i_4 
       (.I0(\IP2Bus_Data[15]_i_14_n_0 ),
        .I1(bank0_read[8]),
        .I2(bank0_read[2]),
        .I3(\IP2Bus_Data_reg[15]_1 [13]),
        .O(\IP2Bus_Data[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[13]_i_40 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_7_1 [13]),
        .I2(\IP2Bus_Data[31]_i_7_0 [13]),
        .I3(bank15_read[192]),
        .O(\IP2Bus_Data[13]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h2220AAAAAAAAAAAA)) 
    \IP2Bus_Data[13]_i_5 
       (.I0(\IP2Bus_Data[13]_i_13_n_0 ),
        .I1(\IP2Bus_Data[13]_i_14_n_0 ),
        .I2(\IP2Bus_Data_reg[13] ),
        .I3(\IP2Bus_Data[13]_i_15_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[13]_i_16_n_0 ),
        .O(\IP2Bus_Data[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FB00)) 
    \IP2Bus_Data[13]_i_7 
       (.I0(\IP2Bus_Data[13]_i_17_n_0 ),
        .I1(\IP2Bus_Data[13]_i_18_n_0 ),
        .I2(\IP2Bus_Data[13]_i_19_n_0 ),
        .I3(\IP2Bus_Data[13]_i_20_n_0 ),
        .I4(\IP2Bus_Data[13]_i_21_n_0 ),
        .I5(\IP2Bus_Data[13]_i_22_n_0 ),
        .O(\IP2Bus_Data[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[13]_i_8 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [13]),
        .I2(bank1_read[139]),
        .I3(bank1_read[138]),
        .I4(\IP2Bus_Data[15]_i_12_0 [13]),
        .O(\IP2Bus_Data[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFF8)) 
    \IP2Bus_Data[13]_i_9 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_6 ),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[13]_i_19_n_0 ),
        .I5(\IP2Bus_Data[13]_i_17_n_0 ),
        .O(\IP2Bus_Data[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBBBBAAAAAAAA)) 
    \IP2Bus_Data[14]_i_1 
       (.I0(\IP2Bus_Data[14]_i_2_n_0 ),
        .I1(\IP2Bus_Data[14]_i_3_n_0 ),
        .I2(\IP2Bus_Data[14]_i_4_n_0 ),
        .I3(\IP2Bus_Data[14]_i_5_n_0 ),
        .I4(\IP2Bus_Data[14]_i_6_n_0 ),
        .I5(\IP2Bus_Data_reg[14] ),
        .O(\adc0_sample_rate_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0FFD0)) 
    \IP2Bus_Data[14]_i_10 
       (.I0(\IP2Bus_Data[14]_i_25_n_0 ),
        .I1(\IP2Bus_Data[14]_i_26_n_0 ),
        .I2(\IP2Bus_Data[15]_i_10_n_0 ),
        .I3(\IP2Bus_Data[14]_i_27_n_0 ),
        .I4(\IP2Bus_Data[15]_i_39_n_0 ),
        .I5(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF44444444444)) 
    \IP2Bus_Data[14]_i_11 
       (.I0(\IP2Bus_Data[14]_i_28_n_0 ),
        .I1(\IP2Bus_Data[15]_i_46_n_0 ),
        .I2(\IP2Bus_Data[14]_i_29_n_0 ),
        .I3(\IP2Bus_Data[13]_i_9_n_0 ),
        .I4(\IP2Bus_Data[14]_i_30_n_0 ),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF30FF7575)) 
    \IP2Bus_Data[14]_i_12 
       (.I0(\IP2Bus_Data[14]_i_31_n_0 ),
        .I1(adc00_irq_sync[1]),
        .I2(\bus2ip_addr_reg_reg[16]_3 ),
        .I3(\IP2Bus_Data[15]_i_5_0 [2]),
        .I4(\IP2Bus_Data[15]_i_59_n_0 ),
        .I5(\IP2Bus_Data[15]_i_50_n_0 ),
        .O(\IP2Bus_Data[14]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \IP2Bus_Data[14]_i_13 
       (.I0(\IP2Bus_Data[2]_i_8_1 ),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[2]),
        .I3(\bus2ip_addr_reg_reg[14]_5 ),
        .O(\IP2Bus_Data[14]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \IP2Bus_Data[14]_i_15 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[14]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(\IP2Bus_Data[15]_i_56_n_0 ),
        .I4(dac1_do_mon[14]),
        .O(\IP2Bus_Data[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[14]_i_16 
       (.I0(\IP2Bus_Data_reg[31]_1 [14]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [14]),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[14]_i_32_n_0 ),
        .O(\IP2Bus_Data[14]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \IP2Bus_Data[14]_i_17 
       (.I0(\IP2Bus_Data[14]_i_33_n_0 ),
        .I1(\IP2Bus_Data[15]_i_68_n_0 ),
        .I2(\IP2Bus_Data[14]_i_34_n_0 ),
        .I3(\IP2Bus_Data[14]_i_35_n_0 ),
        .O(\IP2Bus_Data[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \IP2Bus_Data[14]_i_18 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(\IP2Bus_Data[14]_i_37_n_0 ),
        .I2(\IP2Bus_Data[0]_i_17_n_0 ),
        .I3(\IP2Bus_Data[14]_i_38_n_0 ),
        .I4(\IP2Bus_Data[14]_i_39_n_0 ),
        .I5(\IP2Bus_Data[14]_i_40_n_0 ),
        .O(\IP2Bus_Data[14]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[14]_i_19 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [14]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[14]),
        .O(\IP2Bus_Data[14]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \IP2Bus_Data[14]_i_2 
       (.I0(\IP2Bus_Data[14]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[14]_i_9_n_0 ),
        .I3(\IP2Bus_Data[14]_i_10_n_0 ),
        .I4(\IP2Bus_Data[14]_i_11_n_0 ),
        .O(\IP2Bus_Data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F888F888888888)) 
    \IP2Bus_Data[14]_i_20 
       (.I0(bank15_read[135]),
        .I1(\IP2Bus_Data[15]_i_22_0 [2]),
        .I2(\IP2Bus_Data[15]_i_61_1 [2]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(adc33_irq_sync[1]),
        .I5(\IP2Bus_Data[14]_i_44_n_0 ),
        .O(\IP2Bus_Data[14]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h5D7F7F7F)) 
    \IP2Bus_Data[14]_i_21 
       (.I0(\IP2Bus_Data[31]_i_36_n_0 ),
        .I1(bank15_read[192]),
        .I2(\IP2Bus_Data[31]_i_7_0 [14]),
        .I3(\IP2Bus_Data[31]_i_7_1 [14]),
        .I4(bank15_read[193]),
        .O(\IP2Bus_Data[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0880000)) 
    \IP2Bus_Data[14]_i_22 
       (.I0(bank11_read[193]),
        .I1(\IP2Bus_Data_reg[31] [14]),
        .I2(\IP2Bus_Data_reg[31]_0 [14]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data[7]_i_19_n_0 ),
        .I5(\IP2Bus_Data[14]_i_45_n_0 ),
        .O(\IP2Bus_Data[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CA00CACA)) 
    \IP2Bus_Data[14]_i_23 
       (.I0(\IP2Bus_Data[14]_i_46_n_0 ),
        .I1(\IP2Bus_Data[15]_i_7_0 [2]),
        .I2(\IP2Bus_Data[15]_i_75_n_0 ),
        .I3(adc10_irq_sync[1]),
        .I4(\bus2ip_addr_reg_reg[14]_4 [1]),
        .I5(\IP2Bus_Data[15]_i_76_n_0 ),
        .O(\IP2Bus_Data[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hC808C808C8C8C808)) 
    \IP2Bus_Data[14]_i_24 
       (.I0(\IP2Bus_Data[14]_i_47_n_0 ),
        .I1(\IP2Bus_Data[1]_i_17_n_0 ),
        .I2(\IP2Bus_Data[31]_i_35_n_0 ),
        .I3(\IP2Bus_Data[14]_i_48_n_0 ),
        .I4(\IP2Bus_Data[31]_i_34_n_0 ),
        .I5(\IP2Bus_Data[14]_i_49_n_0 ),
        .O(\IP2Bus_Data[14]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h5D7F7F7F)) 
    \IP2Bus_Data[14]_i_25 
       (.I0(\IP2Bus_Data[15]_i_31_n_0 ),
        .I1(bank3_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_0 [14]),
        .I3(\IP2Bus_Data[31]_i_3_1 [14]),
        .I4(bank3_read[193]),
        .O(\IP2Bus_Data[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B888)) 
    \IP2Bus_Data[14]_i_26 
       (.I0(\IP2Bus_Data[15]_i_9_0 [14]),
        .I1(bank3_read[138]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[15]_i_9_1 [14]),
        .I4(\IP2Bus_Data[15]_i_35_n_0 ),
        .I5(\IP2Bus_Data[14]_i_50_n_0 ),
        .O(\IP2Bus_Data[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hEEEA222A2E2A222A)) 
    \IP2Bus_Data[14]_i_27 
       (.I0(\IP2Bus_Data[14]_i_51_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\IP2Bus_Data[2]_i_49_0 ),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .I4(\IP2Bus_Data[15]_i_11_1 [0]),
        .I5(dac10_irq_sync[0]),
        .O(\IP2Bus_Data[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h775FFFFF77500000)) 
    \IP2Bus_Data[14]_i_28 
       (.I0(\IP2Bus_Data[15]_i_2_0 [0]),
        .I1(dac00_irq_sync[0]),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[2]_i_49_0 ),
        .I4(\bus2ip_addr_reg_reg[14]_6 ),
        .I5(\IP2Bus_Data[14]_i_52_n_0 ),
        .O(\IP2Bus_Data[14]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[14]_i_29 
       (.I0(\IP2Bus_Data[31]_i_3_3 [14]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_4 [14]),
        .O(\IP2Bus_Data[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00BF00BF000000BF)) 
    \IP2Bus_Data[14]_i_3 
       (.I0(\IP2Bus_Data[14]_i_12_n_0 ),
        .I1(\IP2Bus_Data[14]_i_13_n_0 ),
        .I2(\IP2Bus_Data_reg[2]_1 ),
        .I3(\IP2Bus_Data[14]_i_15_n_0 ),
        .I4(\IP2Bus_Data[15]_i_18_n_0 ),
        .I5(\IP2Bus_Data[14]_i_16_n_0 ),
        .O(\IP2Bus_Data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B888)) 
    \IP2Bus_Data[14]_i_30 
       (.I0(\IP2Bus_Data[15]_i_12_0 [14]),
        .I1(bank1_read[138]),
        .I2(bank1_read[139]),
        .I3(\IP2Bus_Data[15]_i_12_1 [14]),
        .I4(\IP2Bus_Data[13]_i_19_n_0 ),
        .I5(\IP2Bus_Data[14]_i_53_n_0 ),
        .O(\IP2Bus_Data[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8A0000CF00)) 
    \IP2Bus_Data[14]_i_31 
       (.I0(\IP2Bus_Data[15]_i_21_0 [2]),
        .I1(adc01_irq_sync[1]),
        .I2(\bus2ip_addr_reg_reg[16]_5 ),
        .I3(\bus2ip_addr_reg_reg[6] ),
        .I4(\IP2Bus_Data[14]_i_12_0 ),
        .I5(\IP2Bus_Data[4]_i_23_n_0 ),
        .O(\IP2Bus_Data[14]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[14]_i_32 
       (.I0(\IP2Bus_Data[15]_i_17_0 [14]),
        .I1(bank9_read[138]),
        .I2(bank9_read[139]),
        .I3(\IP2Bus_Data[15]_i_17_1 [14]),
        .I4(\IP2Bus_Data[15]_i_54_n_0 ),
        .I5(\IP2Bus_Data[14]_i_55_n_0 ),
        .O(\IP2Bus_Data[14]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[14]_i_33 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(adc2_do_mon[14]),
        .I2(\IP2Bus_Data[11]_i_29_n_0 ),
        .I3(adc3_do_mon[13]),
        .O(\IP2Bus_Data[14]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hBFAABBAABFAAAAAA)) 
    \IP2Bus_Data[14]_i_34 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(\IP2Bus_Data[15]_i_23_0 [2]),
        .I2(adc30_irq_sync[1]),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[2]_i_49_0 ),
        .I5(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[14]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \IP2Bus_Data[14]_i_35 
       (.I0(\IP2Bus_Data[14]_i_56_n_0 ),
        .I1(adc32_irq_sync),
        .I2(\IP2Bus_Data[15]_i_22_0 [2]),
        .I3(\IP2Bus_Data[15]_i_66_n_0 ),
        .I4(\IP2Bus_Data[15]_i_67_n_0 ),
        .O(\IP2Bus_Data[14]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \IP2Bus_Data[14]_i_36 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(axi_RdAck_r_reg),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[14]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h1330000000000000)) 
    \IP2Bus_Data[14]_i_37 
       (.I0(axi_read_req_r_reg[0]),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[2]),
        .I3(axi_read_req_r_reg[1]),
        .I4(axi_read_req_r_reg_5),
        .I5(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[14]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \IP2Bus_Data[14]_i_38 
       (.I0(bank15_read[192]),
        .I1(bank15_read[193]),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\adc3_multi_band_reg[0] ),
        .O(\IP2Bus_Data[14]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800008080)) 
    \IP2Bus_Data[14]_i_39 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(axi_read_req_r_reg_8),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(\IP2Bus_Data[14]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0202022202020202)) 
    \IP2Bus_Data[14]_i_4 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\IP2Bus_Data[14]_i_17_n_0 ),
        .I2(\IP2Bus_Data[14]_i_18_n_0 ),
        .I3(\IP2Bus_Data[14]_i_19_n_0 ),
        .I4(\IP2Bus_Data[14]_i_20_n_0 ),
        .I5(\IP2Bus_Data[14]_i_21_n_0 ),
        .O(\IP2Bus_Data[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[14]_i_40 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[12]_i_10_0 ),
        .O(\IP2Bus_Data[14]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[14]_i_41 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[14]),
        .I2(axi_read_req_r_reg_0),
        .I3(axi_read_req_r_reg_7),
        .I4(axi_read_req_r_reg_8),
        .I5(\IP2Bus_Data[12]_i_26_0 ),
        .O(bank15_read[139]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[14]_i_42 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[14]),
        .I2(axi_read_req_r_reg_0),
        .I3(axi_read_req_r_reg_7),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_reg_8),
        .O(bank15_read[138]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[14]_i_43 
       (.I0(Bus2IP_RdCE),
        .I1(\IP2Bus_Data[2]_i_38_0 ),
        .I2(axi_read_req_r_reg_7),
        .I3(axi_read_req_r_reg_5),
        .I4(\IP2Bus_Data[14]_i_53_0 ),
        .I5(\IP2Bus_Data[15]_i_34_1 ),
        .O(bank15_read[135]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0E00)) 
    \IP2Bus_Data[14]_i_44 
       (.I0(\adc3_slice3_irq_en_reg[2] ),
        .I1(\IP2Bus_Data[12]_i_10_0 ),
        .I2(\adc3_slice2_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[14]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[14]_i_45 
       (.I0(\IP2Bus_Data[15]_i_30_0 [14]),
        .I1(bank11_read[138]),
        .I2(bank11_read[139]),
        .I3(\IP2Bus_Data[15]_i_30_1 [14]),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .I5(\IP2Bus_Data[14]_i_59_n_0 ),
        .O(\IP2Bus_Data[14]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F2020000F202)) 
    \IP2Bus_Data[14]_i_46 
       (.I0(\bus2ip_addr_reg_reg[14]_4 [3]),
        .I1(\IP2Bus_Data[14]_i_23_0 ),
        .I2(bank11_read[133]),
        .I3(\IP2Bus_Data[15]_i_29_1 [2]),
        .I4(\bus2ip_addr_reg_reg[14]_4 [2]),
        .I5(adc11_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CF008A8A)) 
    \IP2Bus_Data[14]_i_47 
       (.I0(\IP2Bus_Data[14]_i_61_n_0 ),
        .I1(adc20_irq_sync[1]),
        .I2(\bus2ip_addr_reg_reg[14]_3 [1]),
        .I3(\IP2Bus_Data[15]_i_71_0 [1]),
        .I4(\IP2Bus_Data[15]_i_99_n_0 ),
        .I5(\IP2Bus_Data[14]_i_62_n_0 ),
        .O(\IP2Bus_Data[14]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    \IP2Bus_Data[14]_i_48 
       (.I0(\IP2Bus_Data[14]_i_63_n_0 ),
        .I1(bank13_read[139]),
        .I2(\IP2Bus_Data[15]_i_26_1 [14]),
        .I3(\IP2Bus_Data[15]_i_26_0 [14]),
        .I4(bank13_read[138]),
        .I5(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[14]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[14]_i_49 
       (.I0(\IP2Bus_Data[31]_i_7_2 [14]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [14]),
        .O(\IP2Bus_Data[14]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h37F70000FFFFFFFF)) 
    \IP2Bus_Data[14]_i_5 
       (.I0(\IP2Bus_Data[14]_i_22_n_0 ),
        .I1(\IP2Bus_Data[15]_i_27_n_0 ),
        .I2(\IP2Bus_Data[15]_i_28_n_0 ),
        .I3(\IP2Bus_Data[14]_i_23_n_0 ),
        .I4(\IP2Bus_Data_reg[13] ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCA000CCCCA0A0)) 
    \IP2Bus_Data[14]_i_50 
       (.I0(\IP2Bus_Data[15]_i_80_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_2 [0]),
        .I2(\IP2Bus_Data[15]_i_32_0 [0]),
        .I3(dac13_irq_sync[0]),
        .I4(bank3_read[135]),
        .I5(bank3_read[136]),
        .O(\IP2Bus_Data[14]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hF0002222F0F02222)) 
    \IP2Bus_Data[14]_i_51 
       (.I0(bank3_read[134]),
        .I1(\IP2Bus_Data[14]_i_27_0 ),
        .I2(\IP2Bus_Data[15]_i_11_3 [0]),
        .I3(dac11_irq_sync[0]),
        .I4(\IP2Bus_Data[15]_i_85_n_0 ),
        .I5(bank3_read[132]),
        .O(\IP2Bus_Data[14]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h1DDD1DDDFFFF1DDD)) 
    \IP2Bus_Data[14]_i_52 
       (.I0(\IP2Bus_Data[15]_i_13_0 [0]),
        .I1(\IP2Bus_Data[14]_i_66_n_0 ),
        .I2(\IP2Bus_Data[14]_i_28_0 ),
        .I3(bank1_read[134]),
        .I4(bank1_read[132]),
        .I5(dac01_irq_sync[0]),
        .O(\IP2Bus_Data[14]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCA000CCCCA0A0)) 
    \IP2Bus_Data[14]_i_53 
       (.I0(\IP2Bus_Data[15]_i_105_n_0 ),
        .I1(\IP2Bus_Data[15]_i_45_0 [0]),
        .I2(\IP2Bus_Data[15]_i_43_0 [0]),
        .I3(dac03_irq_sync[0]),
        .I4(bank1_read[135]),
        .I5(bank1_read[136]),
        .O(\IP2Bus_Data[14]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hCACAC0C0C0CAC0C0)) 
    \IP2Bus_Data[14]_i_55 
       (.I0(\IP2Bus_Data[15]_i_108_n_0 ),
        .I1(\IP2Bus_Data[15]_i_49_0 [2]),
        .I2(bank9_read[135]),
        .I3(\bus2ip_addr_reg_reg[16]_6 ),
        .I4(\IP2Bus_Data[15]_i_49_1 [2]),
        .I5(adc03_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hCA000000)) 
    \IP2Bus_Data[14]_i_56 
       (.I0(\adc3_slice1_irq_en_reg[2] ),
        .I1(adc31_irq_sync[1]),
        .I2(\IP2Bus_Data[15]_i_11_0 ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[15]_i_23_1 [2]),
        .O(\IP2Bus_Data[14]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACC0C0000)) 
    \IP2Bus_Data[14]_i_59 
       (.I0(\IP2Bus_Data[15]_i_77_0 [2]),
        .I1(\IP2Bus_Data[15]_i_77_1 [2]),
        .I2(\bus2ip_addr_reg_reg[14]_4 [4]),
        .I3(adc13_irq_sync[1]),
        .I4(\IP2Bus_Data[15]_i_115_n_0 ),
        .I5(bank11_read[135]),
        .O(\IP2Bus_Data[14]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFBBABBBABBBAB)) 
    \IP2Bus_Data[14]_i_6 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\IP2Bus_Data_reg[15] ),
        .I2(\IP2Bus_Data_reg[15]_0 ),
        .I3(\IP2Bus_Data[14]_i_24_n_0 ),
        .I4(adc1_do_mon[14]),
        .I5(\bus2ip_addr_reg_reg[14]_1 ),
        .O(\IP2Bus_Data[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000CF008A8A8A8A)) 
    \IP2Bus_Data[14]_i_61 
       (.I0(\IP2Bus_Data[15]_i_71_1 [2]),
        .I1(adc21_irq_sync[1]),
        .I2(\bus2ip_addr_reg_reg[14]_3 [2]),
        .I3(\bus2ip_addr_reg_reg[14]_3 [3]),
        .I4(\IP2Bus_Data[14]_i_47_0 ),
        .I5(\IP2Bus_Data[15]_i_113_n_0 ),
        .O(\IP2Bus_Data[14]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \IP2Bus_Data[14]_i_62 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(axi_RdAck_r_reg),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[14]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hCACAC0C0C0CAC0C0)) 
    \IP2Bus_Data[14]_i_63 
       (.I0(\IP2Bus_Data[15]_i_110_n_0 ),
        .I1(\IP2Bus_Data[15]_i_70_0 [2]),
        .I2(bank13_read[135]),
        .I3(\bus2ip_addr_reg_reg[14]_3 [4]),
        .I4(\IP2Bus_Data[15]_i_70_1 [2]),
        .I5(adc23_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[14]_i_65 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_reg[12]),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_9),
        .O(bank3_read[132]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \IP2Bus_Data[14]_i_66 
       (.I0(\IP2Bus_Data[14]_i_52_1 ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_i_2__5_n_0),
        .I3(\IP2Bus_Data[14]_i_52_0 ),
        .I4(axi_read_req_r_reg[13]),
        .O(\IP2Bus_Data[14]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \IP2Bus_Data[14]_i_68 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_1),
        .O(bank1_read[134]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \IP2Bus_Data[14]_i_69 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_9),
        .O(bank1_read[132]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[14]_i_8 
       (.I0(\IP2Bus_Data[15]_i_14_n_0 ),
        .I1(bank0_read[8]),
        .I2(bank0_read[2]),
        .I3(\IP2Bus_Data_reg[15]_1 [14]),
        .O(\IP2Bus_Data[14]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[14]_i_9 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac0_do_mon[14]),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFE2E2)) 
    \IP2Bus_Data[15]_i_1 
       (.I0(\IP2Bus_Data[15]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[15]_i_4_n_0 ),
        .I3(\IP2Bus_Data[15]_i_5_n_0 ),
        .I4(\IP2Bus_Data[15]_i_6_n_0 ),
        .I5(\IP2Bus_Data[15]_i_7_n_0 ),
        .O(\adc0_sample_rate_reg[31] [15]));
  LUT5 #(
    .INIT(32'h88888880)) 
    \IP2Bus_Data[15]_i_10 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[15]_i_34_n_0 ),
        .I2(\IP2Bus_Data[15]_i_35_n_0 ),
        .I3(\IP2Bus_Data[15]_i_36_n_0 ),
        .I4(\IP2Bus_Data[15]_i_37_n_0 ),
        .O(\IP2Bus_Data[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h5F004400)) 
    \IP2Bus_Data[15]_i_100 
       (.I0(\IP2Bus_Data[15]_i_71_0 [2]),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .I2(adc20_irq_sync[2]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[2]_i_49_0 ),
        .O(\IP2Bus_Data[15]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[15]_i_102 
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_5),
        .I5(\IP2Bus_Data[15]_i_74_0 ),
        .O(bank11_read[133]));
  LUT6 #(
    .INIT(64'hCACAC0C0C0CAC0C0)) 
    \IP2Bus_Data[15]_i_103 
       (.I0(\IP2Bus_Data[15]_i_115_n_0 ),
        .I1(\IP2Bus_Data[15]_i_77_0 [3]),
        .I2(bank11_read[135]),
        .I3(\bus2ip_addr_reg_reg[14]_4 [4]),
        .I4(\IP2Bus_Data[15]_i_77_1 [3]),
        .I5(adc13_irq_sync[2]),
        .O(\IP2Bus_Data[15]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[15]_i_104 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_reg[12]),
        .I4(axi_read_req_r_reg_3),
        .I5(axi_read_req_r_reg_8),
        .O(bank3_read[136]));
  LUT6 #(
    .INIT(64'h00000000C8000000)) 
    \IP2Bus_Data[15]_i_105 
       (.I0(\dac0_sample_rate_reg[0] ),
        .I1(axi_read_req_r_reg_8),
        .I2(axi_read_req_r_reg_3),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(\IP2Bus_Data[14]_i_52_0 ),
        .I5(axi_read_req_r_reg[13]),
        .O(\IP2Bus_Data[15]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[15]_i_106 
       (.I0(axi_read_req_r_reg[13]),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(axi_read_req_r_i_2__5_n_0),
        .I3(axi_read_req_r_reg_5),
        .I4(\IP2Bus_Data[14]_i_53_0 ),
        .I5(\IP2Bus_Data[15]_i_34_1 ),
        .O(bank1_read[135]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \IP2Bus_Data[15]_i_107 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_3),
        .I5(axi_read_req_r_reg_8),
        .O(bank1_read[136]));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[15]_i_108 
       (.I0(axi_read_req_r_reg_3),
        .I1(axi_read_req_r_reg_8),
        .I2(\dac0_sample_rate_reg[0] ),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(\IP2Bus_Data[14]_i_52_0 ),
        .I5(axi_read_req_r_reg[13]),
        .O(\IP2Bus_Data[15]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[15]_i_109 
       (.I0(axi_read_req_r_reg[13]),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(axi_read_req_r_i_2__5_n_0),
        .I3(axi_read_req_r_reg_5),
        .I4(\IP2Bus_Data[14]_i_53_0 ),
        .I5(\IP2Bus_Data[15]_i_34_1 ),
        .O(bank9_read[135]));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    \IP2Bus_Data[15]_i_11 
       (.I0(\IP2Bus_Data_reg[13]_0 ),
        .I1(\IP2Bus_Data[15]_i_38_n_0 ),
        .I2(\IP2Bus_Data[15]_i_39_n_0 ),
        .I3(\IP2Bus_Data[15]_i_40_n_0 ),
        .I4(\IP2Bus_Data[15]_i_41_n_0 ),
        .I5(\IP2Bus_Data[15]_i_42_n_0 ),
        .O(\IP2Bus_Data[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \IP2Bus_Data[15]_i_110 
       (.I0(axi_read_req_r_reg_3),
        .I1(axi_read_req_r_reg_8),
        .I2(\dac0_sample_rate_reg[0] ),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(\IP2Bus_Data[15]_i_98_0 ),
        .I5(axi_read_req_r_reg[11]),
        .O(\IP2Bus_Data[15]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[15]_i_111 
       (.I0(axi_read_req_r_reg[11]),
        .I1(\IP2Bus_Data[15]_i_98_0 ),
        .I2(axi_read_req_r_i_2__5_n_0),
        .I3(axi_read_req_r_reg_5),
        .I4(\IP2Bus_Data[14]_i_53_0 ),
        .I5(\IP2Bus_Data[15]_i_34_1 ),
        .O(bank13_read[135]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \IP2Bus_Data[15]_i_113 
       (.I0(\IP2Bus_Data[14]_i_52_1 ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_i_2__5_n_0),
        .I3(\IP2Bus_Data[15]_i_98_0 ),
        .I4(axi_read_req_r_reg[11]),
        .O(\IP2Bus_Data[15]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C8000000)) 
    \IP2Bus_Data[15]_i_115 
       (.I0(axi_read_req_r_reg_3),
        .I1(axi_read_req_r_reg_8),
        .I2(\dac0_sample_rate_reg[0] ),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(\IP2Bus_Data[15]_i_98_0 ),
        .I5(axi_read_req_r_reg[11]),
        .O(\IP2Bus_Data[15]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[15]_i_116 
       (.I0(axi_read_req_r_reg[11]),
        .I1(\IP2Bus_Data[15]_i_98_0 ),
        .I2(axi_read_req_r_i_2__5_n_0),
        .I3(axi_read_req_r_reg_5),
        .I4(\IP2Bus_Data[14]_i_53_0 ),
        .I5(\IP2Bus_Data[15]_i_34_1 ),
        .O(bank11_read[135]));
  LUT5 #(
    .INIT(32'h80808880)) 
    \IP2Bus_Data[15]_i_12 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\IP2Bus_Data[13]_i_7_n_0 ),
        .I2(\IP2Bus_Data[15]_i_43_n_0 ),
        .I3(\IP2Bus_Data[13]_i_9_n_0 ),
        .I4(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hC0CC000080888088)) 
    \IP2Bus_Data[15]_i_13 
       (.I0(\IP2Bus_Data[15]_i_45_n_0 ),
        .I1(\IP2Bus_Data[15]_i_46_n_0 ),
        .I2(dac00_irq_sync[1]),
        .I3(bank1_read[130]),
        .I4(\IP2Bus_Data[15]_i_2_0 [1]),
        .I5(\IP2Bus_Data[15]_i_48_n_0 ),
        .O(\IP2Bus_Data[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h37FFFFFF)) 
    \IP2Bus_Data[15]_i_14 
       (.I0(\dac0_sample_rate_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_8_1 ),
        .I2(axi_read_req_r_reg_3),
        .I3(axi_read_req_r_reg_0),
        .I4(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IP2Bus_Data[15]_i_15 
       (.I0(axi_read_req_r_i_2__0_n_0),
        .I1(axi_read_req_r_reg_2),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[2]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[0]),
        .O(bank0_read[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_16 
       (.I0(axi_read_req_r_i_2__0_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank0_read[2]));
  LUT6 #(
    .INIT(64'h000000000F77FFFF)) 
    \IP2Bus_Data[15]_i_17 
       (.I0(bank9_read[193]),
        .I1(\IP2Bus_Data_reg[31]_2 [15]),
        .I2(\IP2Bus_Data_reg[31]_1 [15]),
        .I3(bank9_read[192]),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[15]_i_49_n_0 ),
        .O(\IP2Bus_Data[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \IP2Bus_Data[15]_i_18 
       (.I0(\IP2Bus_Data[15]_i_50_n_0 ),
        .I1(\IP2Bus_Data[15]_i_51_n_0 ),
        .I2(\IP2Bus_Data[15]_i_20_n_0 ),
        .I3(\IP2Bus_Data[15]_i_52_n_0 ),
        .I4(\IP2Bus_Data[15]_i_53_n_0 ),
        .I5(\IP2Bus_Data[15]_i_54_n_0 ),
        .O(\IP2Bus_Data[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[15]_i_19 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[15]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(dac1_do_mon[15]),
        .I4(\IP2Bus_Data[15]_i_56_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    \IP2Bus_Data[15]_i_2 
       (.I0(\IP2Bus_Data[15]_i_8_n_0 ),
        .I1(\IP2Bus_Data[15]_i_9_n_0 ),
        .I2(\IP2Bus_Data[15]_i_10_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_n_0 ),
        .I4(\IP2Bus_Data[15]_i_12_n_0 ),
        .I5(\IP2Bus_Data[15]_i_13_n_0 ),
        .O(\IP2Bus_Data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8FFFFFFFF)) 
    \IP2Bus_Data[15]_i_20 
       (.I0(\bus2ip_addr_reg_reg[14]_5 ),
        .I1(adc3_reset_reg),
        .I2(\IP2Bus_Data[0]_i_46_0 ),
        .I3(adc3_restart_reg),
        .I4(\adc3_start_stage_reg[0] ),
        .I5(\IP2Bus_Data_reg[2]_1 ),
        .O(\IP2Bus_Data[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF30FF7575)) 
    \IP2Bus_Data[15]_i_21 
       (.I0(\IP2Bus_Data[15]_i_58_n_0 ),
        .I1(adc00_irq_sync[2]),
        .I2(\bus2ip_addr_reg_reg[16]_3 ),
        .I3(\IP2Bus_Data[15]_i_5_0 [3]),
        .I4(\IP2Bus_Data[15]_i_59_n_0 ),
        .I5(\IP2Bus_Data[15]_i_50_n_0 ),
        .O(\IP2Bus_Data[15]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF800)) 
    \IP2Bus_Data[15]_i_22 
       (.I0(\IP2Bus_Data[15]_i_60_n_0 ),
        .I1(\IP2Bus_Data[31]_i_36_n_0 ),
        .I2(\IP2Bus_Data[15]_i_61_n_0 ),
        .I3(\IP2Bus_Data[14]_i_18_n_0 ),
        .I4(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055554454)) 
    \IP2Bus_Data[15]_i_23 
       (.I0(\IP2Bus_Data[15]_i_63_n_0 ),
        .I1(\IP2Bus_Data[15]_i_64_n_0 ),
        .I2(\IP2Bus_Data[15]_i_6_0 ),
        .I3(\IP2Bus_Data[15]_i_66_n_0 ),
        .I4(\IP2Bus_Data[15]_i_67_n_0 ),
        .I5(\IP2Bus_Data[15]_i_68_n_0 ),
        .O(\IP2Bus_Data[15]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[15]_i_24 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\bus2ip_addr_reg_reg[14]_1 ),
        .I2(adc1_do_mon[15]),
        .I3(\IP2Bus_Data_reg[15] ),
        .O(\IP2Bus_Data[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F400FF00FF00)) 
    \IP2Bus_Data[15]_i_26 
       (.I0(\IP2Bus_Data[15]_i_69_n_0 ),
        .I1(\IP2Bus_Data[31]_i_34_n_0 ),
        .I2(\IP2Bus_Data[15]_i_70_n_0 ),
        .I3(\IP2Bus_Data[15]_i_71_n_0 ),
        .I4(\IP2Bus_Data[1]_i_17_n_0 ),
        .I5(\IP2Bus_Data[31]_i_35_n_0 ),
        .O(\IP2Bus_Data[15]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \IP2Bus_Data[15]_i_27 
       (.I0(\IP2Bus_Data[2]_i_8_1 ),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[2]),
        .I3(\bus2ip_addr_reg_reg[15]_0 ),
        .O(\IP2Bus_Data[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEEFEEE)) 
    \IP2Bus_Data[15]_i_28 
       (.I0(\IP2Bus_Data[15]_i_72_n_0 ),
        .I1(\IP2Bus_Data[15]_i_73_n_0 ),
        .I2(\adc3_slice1_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[15]_0 ),
        .I4(axi_RdAck_r_reg_0),
        .I5(\bus2ip_addr_reg_reg[14]_4 [2]),
        .O(\IP2Bus_Data[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CA00CACA)) 
    \IP2Bus_Data[15]_i_29 
       (.I0(\IP2Bus_Data[15]_i_74_n_0 ),
        .I1(\IP2Bus_Data[15]_i_7_0 [3]),
        .I2(\IP2Bus_Data[15]_i_75_n_0 ),
        .I3(adc10_irq_sync[2]),
        .I4(\bus2ip_addr_reg_reg[14]_4 [1]),
        .I5(\IP2Bus_Data[15]_i_76_n_0 ),
        .O(\IP2Bus_Data[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[15]_i_30 
       (.I0(\IP2Bus_Data_reg[31]_0 [15]),
        .I1(bank11_read[192]),
        .I2(bank11_read[193]),
        .I3(\IP2Bus_Data_reg[31] [15]),
        .I4(\IP2Bus_Data[7]_i_19_n_0 ),
        .I5(\IP2Bus_Data[15]_i_77_n_0 ),
        .O(\IP2Bus_Data[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \IP2Bus_Data[15]_i_31 
       (.I0(bank3_read[194]),
        .I1(bank3_read[193]),
        .I2(bank3_read[192]),
        .I3(bank3_read[135]),
        .I4(\IP2Bus_Data[15]_i_80_n_0 ),
        .I5(\IP2Bus_Data[15]_i_36_n_0 ),
        .O(\IP2Bus_Data[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAEAEA)) 
    \IP2Bus_Data[15]_i_32 
       (.I0(\IP2Bus_Data[15]_i_81_n_0 ),
        .I1(\IP2Bus_Data[15]_i_9_0 [15]),
        .I2(bank3_read[138]),
        .I3(bank3_read[139]),
        .I4(\IP2Bus_Data[15]_i_9_1 [15]),
        .I5(\IP2Bus_Data[15]_i_35_n_0 ),
        .O(\IP2Bus_Data[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \IP2Bus_Data[15]_i_33 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_reg[10]),
        .I4(axi_read_req_r_reg[14]),
        .I5(\IP2Bus_Data[11]_i_24_n_0 ),
        .O(\IP2Bus_Data[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IP2Bus_Data[15]_i_34 
       (.I0(\bus2ip_addr_reg_reg[16]_4 ),
        .I1(\IP2Bus_Data[15]_i_82_n_0 ),
        .I2(bank3_read[129]),
        .I3(bank3_read[134]),
        .I4(\IP2Bus_Data[15]_i_40_n_0 ),
        .I5(\IP2Bus_Data[15]_i_85_n_0 ),
        .O(\IP2Bus_Data[15]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[15]_i_35 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\IP2Bus_Data[12]_i_10_0 ),
        .I3(\adc3_slice3_irq_en_reg[2] ),
        .O(\IP2Bus_Data[15]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hC000C000C0008000)) 
    \IP2Bus_Data[15]_i_36 
       (.I0(axi_read_req_r_reg_6),
        .I1(axi_read_req_r_i_2__5_n_0),
        .I2(axi_read_req_r_reg_4),
        .I3(axi_read_req_r_reg_8),
        .I4(\IP2Bus_Data[12]_i_26_0 ),
        .I5(axi_read_req_r_reg_9),
        .O(\IP2Bus_Data[15]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \IP2Bus_Data[15]_i_37 
       (.I0(bank3_read[192]),
        .I1(bank3_read[193]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I3(\adc3_multi_band_reg[0] ),
        .O(\IP2Bus_Data[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h77300000)) 
    \IP2Bus_Data[15]_i_38 
       (.I0(dac10_irq_sync[1]),
        .I1(\IP2Bus_Data[15]_i_11_1 [1]),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[2]_i_49_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(\IP2Bus_Data[15]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hFFD5FFFF)) 
    \IP2Bus_Data[15]_i_39 
       (.I0(\IP2Bus_Data[15]_i_87_n_0 ),
        .I1(adc3_cmn_irq_en_reg),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I3(\IP2Bus_Data[15]_i_88_n_0 ),
        .I4(\IP2Bus_Data[15]_i_33_n_0 ),
        .O(\IP2Bus_Data[15]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[15]_i_4 
       (.I0(\IP2Bus_Data[15]_i_14_n_0 ),
        .I1(bank0_read[8]),
        .I2(bank0_read[2]),
        .I3(\IP2Bus_Data_reg[15]_1 [15]),
        .O(\IP2Bus_Data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \IP2Bus_Data[15]_i_40 
       (.I0(axi_read_req_r_reg[2]),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg_5),
        .I4(axi_read_req_r_reg_4),
        .I5(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[15]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h77300000)) 
    \IP2Bus_Data[15]_i_41 
       (.I0(dac11_irq_sync[1]),
        .I1(\IP2Bus_Data[15]_i_11_3 [1]),
        .I2(\adc3_slice1_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[15]_i_11_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(\IP2Bus_Data[15]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFEEE0000EEEE0000)) 
    \IP2Bus_Data[15]_i_42 
       (.I0(\IP2Bus_Data[15]_i_11_0 ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .I2(\IP2Bus_Data[15]_i_11_2 [1]),
        .I3(dac12_irq_sync),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I5(axi_RdAck_r_reg_0),
        .O(\IP2Bus_Data[15]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAEAEA)) 
    \IP2Bus_Data[15]_i_43 
       (.I0(\IP2Bus_Data[15]_i_89_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_0 [15]),
        .I2(bank1_read[138]),
        .I3(bank1_read[139]),
        .I4(\IP2Bus_Data[15]_i_12_1 [15]),
        .I5(\IP2Bus_Data[13]_i_19_n_0 ),
        .O(\IP2Bus_Data[15]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[15]_i_44 
       (.I0(bank1_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_4 [15]),
        .I2(\IP2Bus_Data[31]_i_3_3 [15]),
        .I3(bank1_read[192]),
        .O(\IP2Bus_Data[15]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFAEA0A2A0AEA0A2A)) 
    \IP2Bus_Data[15]_i_45 
       (.I0(\IP2Bus_Data[15]_i_90_n_0 ),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[14]_6 ),
        .I3(\IP2Bus_Data[15]_i_11_0 ),
        .I4(\IP2Bus_Data[15]_i_13_0 [1]),
        .I5(dac01_irq_sync[1]),
        .O(\IP2Bus_Data[15]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h02220000)) 
    \IP2Bus_Data[15]_i_46 
       (.I0(\IP2Bus_Data[13]_i_22_n_0 ),
        .I1(\IP2Bus_Data[31]_i_29_n_0 ),
        .I2(adc3_cmn_irq_en_reg),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .I4(\IP2Bus_Data[15]_i_91_n_0 ),
        .O(\IP2Bus_Data[15]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \IP2Bus_Data[15]_i_47 
       (.I0(\bus2ip_addr_reg_reg[14]_6 ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_reg[0]),
        .I3(axi_read_req_r_reg[1]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(bank1_read[130]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \IP2Bus_Data[15]_i_48 
       (.I0(axi_read_req_r_reg[2]),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg_5),
        .I4(\bus2ip_addr_reg_reg[14]_6 ),
        .O(\IP2Bus_Data[15]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    \IP2Bus_Data[15]_i_49 
       (.I0(\IP2Bus_Data[15]_i_92_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_0 [15]),
        .I2(bank9_read[138]),
        .I3(bank9_read[139]),
        .I4(\IP2Bus_Data[15]_i_17_1 [15]),
        .I5(\IP2Bus_Data[15]_i_54_n_0 ),
        .O(\IP2Bus_Data[15]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAEFAAEFAAAA)) 
    \IP2Bus_Data[15]_i_5 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_n_0 ),
        .I2(\IP2Bus_Data[15]_i_18_n_0 ),
        .I3(\IP2Bus_Data[15]_i_19_n_0 ),
        .I4(\IP2Bus_Data[15]_i_20_n_0 ),
        .I5(\IP2Bus_Data[15]_i_21_n_0 ),
        .O(\IP2Bus_Data[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \IP2Bus_Data[15]_i_50 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(axi_RdAck_r_reg),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[14]_5 ),
        .I4(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[15]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h1330000000000000)) 
    \IP2Bus_Data[15]_i_51 
       (.I0(axi_read_req_r_reg[0]),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[2]),
        .I3(axi_read_req_r_reg[1]),
        .I4(axi_read_req_r_reg_5),
        .I5(\bus2ip_addr_reg_reg[14]_5 ),
        .O(\IP2Bus_Data[15]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \IP2Bus_Data[15]_i_52 
       (.I0(bank9_read[192]),
        .I1(bank9_read[193]),
        .I2(\bus2ip_addr_reg_reg[14]_5 ),
        .I3(\adc3_multi_band_reg[0] ),
        .O(\IP2Bus_Data[15]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800008080)) 
    \IP2Bus_Data[15]_i_53 
       (.I0(\bus2ip_addr_reg_reg[14]_5 ),
        .I1(axi_read_req_r_reg_8),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(\IP2Bus_Data[15]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[15]_i_54 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[14]_5 ),
        .I2(\adc3_slice3_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[12]_i_10_0 ),
        .O(\IP2Bus_Data[15]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \IP2Bus_Data[15]_i_56 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_reg[14]),
        .I4(axi_read_req_r_reg[10]),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[15]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8ACF000000)) 
    \IP2Bus_Data[15]_i_58 
       (.I0(\IP2Bus_Data[15]_i_21_0 [3]),
        .I1(adc01_irq_sync[2]),
        .I2(\bus2ip_addr_reg_reg[16]_5 ),
        .I3(\IP2Bus_Data[15]_i_21_1 ),
        .I4(\bus2ip_addr_reg_reg[6] ),
        .I5(\IP2Bus_Data[4]_i_23_n_0 ),
        .O(\IP2Bus_Data[15]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \IP2Bus_Data[15]_i_59 
       (.I0(axi_read_req_r_reg[2]),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg_5),
        .I4(\bus2ip_addr_reg_reg[14]_5 ),
        .O(\IP2Bus_Data[15]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0E0F000F0E)) 
    \IP2Bus_Data[15]_i_6 
       (.I0(\IP2Bus_Data[15]_i_22_n_0 ),
        .I1(\IP2Bus_Data[15]_i_23_n_0 ),
        .I2(\IP2Bus_Data[15]_i_24_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\IP2Bus_Data_reg[15]_0 ),
        .I5(\IP2Bus_Data[15]_i_26_n_0 ),
        .O(\IP2Bus_Data[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[15]_i_60 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_7_1 [15]),
        .I2(\IP2Bus_Data[31]_i_7_0 [15]),
        .I3(bank15_read[192]),
        .O(\IP2Bus_Data[15]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \IP2Bus_Data[15]_i_61 
       (.I0(\IP2Bus_Data[15]_i_94_n_0 ),
        .I1(\IP2Bus_Data[15]_i_22_0 [3]),
        .I2(\adc3_slice2_irq_en_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[15]_i_95_n_0 ),
        .I5(\IP2Bus_Data[14]_i_40_n_0 ),
        .O(\IP2Bus_Data[15]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[15]_i_62 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(adc2_do_mon[15]),
        .I2(\IP2Bus_Data[11]_i_29_n_0 ),
        .I3(adc3_do_mon[14]),
        .O(\IP2Bus_Data[15]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hBFAABBAABFAAAAAA)) 
    \IP2Bus_Data[15]_i_63 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(\IP2Bus_Data[15]_i_23_0 [3]),
        .I2(adc30_irq_sync[2]),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[2]_i_49_0 ),
        .I5(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[15]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'hCA000000)) 
    \IP2Bus_Data[15]_i_64 
       (.I0(\adc3_slice1_irq_en_reg[2] ),
        .I1(adc31_irq_sync[2]),
        .I2(\IP2Bus_Data[15]_i_11_0 ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[15]_i_23_1 [3]),
        .O(\IP2Bus_Data[15]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \IP2Bus_Data[15]_i_66 
       (.I0(axi_read_req_r_reg[1]),
        .I1(axi_read_req_r_reg[0]),
        .I2(axi_read_req_r_reg[2]),
        .I3(axi_read_req_r_reg[4]),
        .I4(axi_read_req_r_reg_5),
        .I5(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[15]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \IP2Bus_Data[15]_i_67 
       (.I0(axi_read_req_r_reg_6),
        .I1(\IP2Bus_Data[12]_i_26_0 ),
        .I2(axi_read_req_r_reg_5),
        .I3(axi_read_req_r_reg_7),
        .I4(\IP2Bus_Data[2]_i_38_0 ),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[15]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \IP2Bus_Data[15]_i_68 
       (.I0(\IP2Bus_Data[0]_i_17_n_0 ),
        .I1(\IP2Bus_Data[15]_i_67_n_0 ),
        .I2(\IP2Bus_Data[15]_i_96_n_0 ),
        .I3(\IP2Bus_Data[14]_i_36_n_0 ),
        .O(\IP2Bus_Data[15]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[15]_i_69 
       (.I0(\IP2Bus_Data[31]_i_7_2 [15]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [15]),
        .O(\IP2Bus_Data[15]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h88088000FFFFFFFF)) 
    \IP2Bus_Data[15]_i_7 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\IP2Bus_Data[15]_i_27_n_0 ),
        .I2(\IP2Bus_Data[15]_i_28_n_0 ),
        .I3(\IP2Bus_Data[15]_i_29_n_0 ),
        .I4(\IP2Bus_Data[15]_i_30_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    \IP2Bus_Data[15]_i_70 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(bank13_read[139]),
        .I2(\IP2Bus_Data[15]_i_26_1 [15]),
        .I3(\IP2Bus_Data[15]_i_26_0 [15]),
        .I4(bank13_read[138]),
        .I5(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[15]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \IP2Bus_Data[15]_i_71 
       (.I0(\IP2Bus_Data[15]_i_98_n_0 ),
        .I1(\IP2Bus_Data[15]_i_99_n_0 ),
        .I2(\IP2Bus_Data[1]_i_17_n_0 ),
        .I3(\IP2Bus_Data[4]_i_27_n_0 ),
        .I4(bank13_read[129]),
        .I5(\IP2Bus_Data[15]_i_100_n_0 ),
        .O(\IP2Bus_Data[15]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \IP2Bus_Data[15]_i_72 
       (.I0(\IP2Bus_Data[2]_i_31 ),
        .I1(\bus2ip_addr_reg_reg[15]_0 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(axi_RdAck_r_reg),
        .O(\IP2Bus_Data[15]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008880)) 
    \IP2Bus_Data[15]_i_73 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(\IP2Bus_Data[15]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0F0F0002222)) 
    \IP2Bus_Data[15]_i_74 
       (.I0(\bus2ip_addr_reg_reg[14]_4 [3]),
        .I1(\IP2Bus_Data[15]_i_29_0 ),
        .I2(\IP2Bus_Data[15]_i_29_1 [3]),
        .I3(adc11_irq_sync[2]),
        .I4(\bus2ip_addr_reg_reg[14]_4 [2]),
        .I5(bank11_read[133]),
        .O(\IP2Bus_Data[15]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \IP2Bus_Data[15]_i_75 
       (.I0(axi_read_req_r_reg[2]),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg_5),
        .I4(\bus2ip_addr_reg_reg[15]_0 ),
        .O(\IP2Bus_Data[15]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \IP2Bus_Data[15]_i_76 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(axi_RdAck_r_reg),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[15]_0 ),
        .I4(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[15]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[15]_i_77 
       (.I0(\IP2Bus_Data[15]_i_30_0 [15]),
        .I1(bank11_read[138]),
        .I2(bank11_read[139]),
        .I3(\IP2Bus_Data[15]_i_30_1 [15]),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .I5(\IP2Bus_Data[15]_i_103_n_0 ),
        .O(\IP2Bus_Data[15]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[15]_i_78 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_4),
        .I2(\IP2Bus_Data[12]_i_26_1 ),
        .I3(axi_read_req_r_reg_6),
        .I4(axi_read_req_r_reg[7]),
        .O(bank3_read[194]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \IP2Bus_Data[15]_i_79 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_4),
        .I2(axi_read_req_r_reg_5),
        .I3(\IP2Bus_Data[14]_i_53_0 ),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(bank3_read[135]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[15]_i_8 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac0_do_mon[15]),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC8000000)) 
    \IP2Bus_Data[15]_i_80 
       (.I0(\dac0_sample_rate_reg[0] ),
        .I1(axi_read_req_r_reg_8),
        .I2(axi_read_req_r_reg_3),
        .I3(axi_read_req_r_reg_4),
        .I4(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[15]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hCACAC0C0C0CAC0C0)) 
    \IP2Bus_Data[15]_i_81 
       (.I0(\IP2Bus_Data[15]_i_80_n_0 ),
        .I1(\IP2Bus_Data[15]_i_11_2 [1]),
        .I2(bank3_read[135]),
        .I3(bank3_read[136]),
        .I4(\IP2Bus_Data[15]_i_32_0 [1]),
        .I5(dac13_irq_sync[1]),
        .O(\IP2Bus_Data[15]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hF888000000000000)) 
    \IP2Bus_Data[15]_i_82 
       (.I0(axi_read_req_r_reg_1),
        .I1(axi_read_req_r_reg_2),
        .I2(\IP2Bus_Data[15]_i_34_0 ),
        .I3(axi_read_req_r_reg_3),
        .I4(axi_read_req_r_reg_4),
        .I5(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[15]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[15]_i_83 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_reg[12]),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(axi_read_req_r_reg_5),
        .O(bank3_read[129]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[15]_i_84 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_4),
        .I2(axi_read_req_r_reg_5),
        .I3(axi_read_req_r_reg[4]),
        .I4(axi_read_req_r_reg[2]),
        .I5(axi_read_req_r_reg_10),
        .O(bank3_read[134]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[15]_i_85 
       (.I0(\IP2Bus_Data[15]_i_34_1 ),
        .I1(axi_read_req_r_reg[1]),
        .I2(axi_read_req_r_reg_5),
        .I3(axi_read_req_r_reg_4),
        .I4(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[15]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h1232000000000000)) 
    \IP2Bus_Data[15]_i_87 
       (.I0(axi_read_req_r_reg[2]),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg_5),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(\IP2Bus_Data[15]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    \IP2Bus_Data[15]_i_88 
       (.I0(\IP2Bus_Data[2]_i_31 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[6]_0 ),
        .O(\IP2Bus_Data[15]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hCACAC0C0C0CAC0C0)) 
    \IP2Bus_Data[15]_i_89 
       (.I0(\IP2Bus_Data[15]_i_105_n_0 ),
        .I1(\IP2Bus_Data[15]_i_45_0 [1]),
        .I2(bank1_read[135]),
        .I3(bank1_read[136]),
        .I4(\IP2Bus_Data[15]_i_43_0 [1]),
        .I5(dac03_irq_sync[1]),
        .O(\IP2Bus_Data[15]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F77FFFF)) 
    \IP2Bus_Data[15]_i_9 
       (.I0(bank3_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_1 [15]),
        .I2(\IP2Bus_Data[31]_i_3_0 [15]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[15]_i_31_n_0 ),
        .I5(\IP2Bus_Data[15]_i_32_n_0 ),
        .O(\IP2Bus_Data[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \IP2Bus_Data[15]_i_90 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\bus2ip_addr_reg_reg[14]_6 ),
        .I2(dac02_irq_sync),
        .I3(\IP2Bus_Data[15]_i_45_0 [1]),
        .O(\IP2Bus_Data[15]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[15]_i_91 
       (.I0(\IP2Bus_Data[2]_i_31 ),
        .I1(\bus2ip_addr_reg_reg[14]_6 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(axi_RdAck_r_reg),
        .O(\IP2Bus_Data[15]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCA000CCCCA0A0)) 
    \IP2Bus_Data[15]_i_92 
       (.I0(\IP2Bus_Data[15]_i_108_n_0 ),
        .I1(\IP2Bus_Data[15]_i_49_0 [3]),
        .I2(\IP2Bus_Data[15]_i_49_1 [3]),
        .I3(adc03_irq_sync[2]),
        .I4(bank9_read[135]),
        .I5(\bus2ip_addr_reg_reg[16]_6 ),
        .O(\IP2Bus_Data[15]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h5044000000000000)) 
    \IP2Bus_Data[15]_i_94 
       (.I0(\adc3_slice2_irq_en_reg[2] ),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .I2(adc33_irq_sync[2]),
        .I3(\IP2Bus_Data[12]_i_10_0 ),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(\IP2Bus_Data[15]_i_61_1 [3]),
        .O(\IP2Bus_Data[15]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[15]_i_95 
       (.I0(STATUS_COMMON[15]),
        .I1(bank15_read[138]),
        .I2(bank15_read[139]),
        .I3(\IP2Bus_Data[15]_i_61_0 [15]),
        .O(\IP2Bus_Data[15]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFF77FF)) 
    \IP2Bus_Data[15]_i_96 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[2]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[0]),
        .O(\IP2Bus_Data[15]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hCACAC0C0C0CAC0C0)) 
    \IP2Bus_Data[15]_i_97 
       (.I0(\IP2Bus_Data[15]_i_110_n_0 ),
        .I1(\IP2Bus_Data[15]_i_70_0 [3]),
        .I2(bank13_read[135]),
        .I3(\bus2ip_addr_reg_reg[14]_3 [4]),
        .I4(\IP2Bus_Data[15]_i_70_1 [3]),
        .I5(adc23_irq_sync[2]),
        .O(\IP2Bus_Data[15]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h0000CF008A8A8A8A)) 
    \IP2Bus_Data[15]_i_98 
       (.I0(\IP2Bus_Data[15]_i_71_1 [3]),
        .I1(adc21_irq_sync[2]),
        .I2(\bus2ip_addr_reg_reg[14]_3 [2]),
        .I3(\bus2ip_addr_reg_reg[14]_3 [3]),
        .I4(\IP2Bus_Data[15]_i_71_2 ),
        .I5(\IP2Bus_Data[15]_i_113_n_0 ),
        .O(\IP2Bus_Data[15]_i_98_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \IP2Bus_Data[15]_i_99 
       (.I0(axi_read_req_r_reg[2]),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg_5),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[15]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF51)) 
    \IP2Bus_Data[16]_i_1 
       (.I0(\IP2Bus_Data[16]_i_2_n_0 ),
        .I1(\IP2Bus_Data[16]_i_3_n_0 ),
        .I2(\IP2Bus_Data[16]_i_4_n_0 ),
        .I3(\IP2Bus_Data[16]_i_5_n_0 ),
        .I4(\IP2Bus_Data[31]_i_8_n_0 ),
        .I5(\IP2Bus_Data[16]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \IP2Bus_Data[16]_i_2 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data[16]_i_7_n_0 ),
        .I2(\IP2Bus_Data_reg[0] ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[16]_i_3 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [16]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [16]),
        .O(\IP2Bus_Data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFAAAAAAAAAAA)) 
    \IP2Bus_Data[16]_i_4 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\IP2Bus_Data[31]_i_7_2 [16]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [16]),
        .I4(bank13_read[192]),
        .I5(\IP2Bus_Data[29]_i_10_n_0 ),
        .O(\IP2Bus_Data[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2022200020002000)) 
    \IP2Bus_Data[16]_i_5 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[8] ),
        .I2(\IP2Bus_Data_reg[31]_1 [16]),
        .I3(bank9_read[192]),
        .I4(\IP2Bus_Data_reg[31]_2 [16]),
        .I5(bank9_read[193]),
        .O(\IP2Bus_Data[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F88888888)) 
    \IP2Bus_Data[16]_i_6 
       (.I0(bank0_read[0]),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[16]_i_8_n_0 ),
        .I3(\IP2Bus_Data[16]_i_9_n_0 ),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[16]_i_7 
       (.I0(\IP2Bus_Data[31]_i_7_0 [16]),
        .I1(bank15_read[192]),
        .I2(bank15_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_1 [16]),
        .O(\IP2Bus_Data[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F77FFFFFFFF)) 
    \IP2Bus_Data[16]_i_8 
       (.I0(bank3_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_1 [16]),
        .I2(\IP2Bus_Data[31]_i_3_0 [16]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_27_n_0 ),
        .I5(\IP2Bus_Data[31]_i_28_n_0 ),
        .O(\IP2Bus_Data[16]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAEBFBFBF)) 
    \IP2Bus_Data[16]_i_9 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(bank1_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_3 [16]),
        .I3(\IP2Bus_Data[31]_i_3_4 [16]),
        .I4(bank1_read[193]),
        .O(\IP2Bus_Data[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABFBB)) 
    \IP2Bus_Data[17]_i_1 
       (.I0(\IP2Bus_Data[17]_i_2_n_0 ),
        .I1(\IP2Bus_Data[17]_i_3_n_0 ),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .I4(\IP2Bus_Data[31]_i_8_n_0 ),
        .O(\adc0_sample_rate_reg[31] [17]));
  LUT5 #(
    .INIT(32'h2777FFFF)) 
    \IP2Bus_Data[17]_i_10 
       (.I0(bank15_read[192]),
        .I1(\IP2Bus_Data[31]_i_7_0 [17]),
        .I2(\IP2Bus_Data[31]_i_7_1 [17]),
        .I3(bank15_read[193]),
        .I4(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F88888888)) 
    \IP2Bus_Data[17]_i_2 
       (.I0(bank0_read[0]),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[17]_i_6_n_0 ),
        .I3(\IP2Bus_Data[17]_i_7_n_0 ),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBFBFFFFFFFFF)) 
    \IP2Bus_Data[17]_i_3 
       (.I0(\IP2Bus_Data_reg[8] ),
        .I1(\IP2Bus_Data_reg[31]_1 [17]),
        .I2(bank9_read[192]),
        .I3(\IP2Bus_Data_reg[31]_2 [17]),
        .I4(bank9_read[193]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD00000DDD0DDD)) 
    \IP2Bus_Data[17]_i_4 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data[17]_i_8_n_0 ),
        .I2(\IP2Bus_Data[29]_i_10_n_0 ),
        .I3(\IP2Bus_Data[17]_i_9_n_0 ),
        .I4(\IP2Bus_Data[17]_i_10_n_0 ),
        .I5(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \IP2Bus_Data[17]_i_5 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_reg[12]),
        .I4(axi_read_req_r_reg_3),
        .I5(\IP2Bus_Data[2]_i_8_1 ),
        .O(bank0_read[0]));
  LUT6 #(
    .INIT(64'hFFFF0F77FFFFFFFF)) 
    \IP2Bus_Data[17]_i_6 
       (.I0(bank3_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_1 [17]),
        .I2(\IP2Bus_Data[31]_i_3_0 [17]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_27_n_0 ),
        .I5(\IP2Bus_Data[31]_i_28_n_0 ),
        .O(\IP2Bus_Data[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAEBFBFBF)) 
    \IP2Bus_Data[17]_i_7 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(bank1_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_3 [17]),
        .I3(\IP2Bus_Data[31]_i_3_4 [17]),
        .I4(bank1_read[193]),
        .O(\IP2Bus_Data[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[17]_i_8 
       (.I0(\IP2Bus_Data_reg[31]_0 [17]),
        .I1(bank11_read[192]),
        .I2(bank11_read[193]),
        .I3(\IP2Bus_Data_reg[31] [17]),
        .O(\IP2Bus_Data[17]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[17]_i_9 
       (.I0(\IP2Bus_Data[31]_i_7_2 [17]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [17]),
        .O(\IP2Bus_Data[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABBBB)) 
    \IP2Bus_Data[18]_i_1 
       (.I0(\IP2Bus_Data[18]_i_2_n_0 ),
        .I1(\IP2Bus_Data[18]_i_3_n_0 ),
        .I2(\IP2Bus_Data[18]_i_4_n_0 ),
        .I3(\IP2Bus_Data[18]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[18]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [18]));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[18]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[18]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[18]_i_8_n_0 ),
        .O(\IP2Bus_Data[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    \IP2Bus_Data[18]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\IP2Bus_Data[18]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[18]_i_4 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [18]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [18]),
        .O(\IP2Bus_Data[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[18]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [18]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [18]),
        .O(\IP2Bus_Data[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800080008000)) 
    \IP2Bus_Data[18]_i_6 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [18]),
        .I3(bank15_read[192]),
        .I4(bank15_read[193]),
        .I5(\IP2Bus_Data[31]_i_7_1 [18]),
        .O(\IP2Bus_Data[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[18]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [18]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [18]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[18]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[18]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_4 [18]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [18]),
        .O(\IP2Bus_Data[18]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[18]_i_9 
       (.I0(\IP2Bus_Data_reg[31]_1 [18]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [18]),
        .O(\IP2Bus_Data[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABBBB)) 
    \IP2Bus_Data[19]_i_1 
       (.I0(\IP2Bus_Data[19]_i_2_n_0 ),
        .I1(\IP2Bus_Data[19]_i_3_n_0 ),
        .I2(\IP2Bus_Data[19]_i_4_n_0 ),
        .I3(\IP2Bus_Data[19]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[19]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [19]));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[19]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[19]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[19]_i_8_n_0 ),
        .O(\IP2Bus_Data[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    \IP2Bus_Data[19]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\IP2Bus_Data[19]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[19]_i_4 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [19]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [19]),
        .O(\IP2Bus_Data[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[19]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [19]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [19]),
        .O(\IP2Bus_Data[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800080008000)) 
    \IP2Bus_Data[19]_i_6 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [19]),
        .I3(bank15_read[192]),
        .I4(bank15_read[193]),
        .I5(\IP2Bus_Data[31]_i_7_1 [19]),
        .O(\IP2Bus_Data[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[19]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [19]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [19]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[19]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_4 [19]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [19]),
        .O(\IP2Bus_Data[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[19]_i_9 
       (.I0(\IP2Bus_Data_reg[31]_1 [19]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [19]),
        .O(\IP2Bus_Data[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEFEEEEEEEE)) 
    \IP2Bus_Data[1]_i_1 
       (.I0(\IP2Bus_Data[1]_i_2_n_0 ),
        .I1(\IP2Bus_Data[1]_i_3_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_n_0 ),
        .I3(\IP2Bus_Data[1]_i_4_n_0 ),
        .I4(\IP2Bus_Data[1]_i_5_n_0 ),
        .I5(\IP2Bus_Data[1]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [1]));
  LUT6 #(
    .INIT(64'h77777777F3F333F3)) 
    \IP2Bus_Data[1]_i_10 
       (.I0(\IP2Bus_Data[1]_i_28_n_0 ),
        .I1(\IP2Bus_Data[13]_i_20_n_0 ),
        .I2(\IP2Bus_Data[1]_i_29_n_0 ),
        .I3(p_36_in[1]),
        .I4(\IP2Bus_Data[4]_i_32_n_0 ),
        .I5(\IP2Bus_Data[3]_i_8_n_0 ),
        .O(\IP2Bus_Data[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hBABB)) 
    \IP2Bus_Data[1]_i_11 
       (.I0(\IP2Bus_Data[15]_i_68_n_0 ),
        .I1(\IP2Bus_Data[1]_i_30_n_0 ),
        .I2(\IP2Bus_Data[0]_i_18_n_0 ),
        .I3(adc31_irq_en),
        .O(\IP2Bus_Data[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \IP2Bus_Data[1]_i_12 
       (.I0(\IP2Bus_Data[3]_i_5_1 [1]),
        .I1(\IP2Bus_Data[0]_i_14_n_0 ),
        .I2(\IP2Bus_Data[1]_i_31_n_0 ),
        .I3(\IP2Bus_Data_reg[2]_0 ),
        .I4(\IP2Bus_Data[1]_i_32_n_0 ),
        .O(\IP2Bus_Data[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    \IP2Bus_Data[1]_i_13 
       (.I0(\IP2Bus_Data[31]_i_36_n_0 ),
        .I1(\IP2Bus_Data[1]_i_33_n_0 ),
        .I2(\IP2Bus_Data[14]_i_40_n_0 ),
        .I3(\IP2Bus_Data[1]_i_34_n_0 ),
        .I4(\IP2Bus_Data[1]_i_35_n_0 ),
        .I5(\IP2Bus_Data[0]_i_17_n_0 ),
        .O(\IP2Bus_Data[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \IP2Bus_Data[1]_i_14 
       (.I0(\IP2Bus_Data[12]_i_35_n_0 ),
        .I1(\IP2Bus_Data[1]_i_36_n_0 ),
        .I2(\IP2Bus_Data[1]_i_37_n_0 ),
        .I3(\IP2Bus_Data[7]_i_19_n_0 ),
        .I4(\IP2Bus_Data[12]_i_19_n_0 ),
        .I5(\IP2Bus_Data[1]_i_38_n_0 ),
        .O(\IP2Bus_Data[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000800088888888)) 
    \IP2Bus_Data[1]_i_15 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\IP2Bus_Data[15]_i_27_n_0 ),
        .I2(adc11_irq_en),
        .I3(bank11_read[129]),
        .I4(\IP2Bus_Data[15]_i_72_n_0 ),
        .I5(\IP2Bus_Data[1]_i_40_n_0 ),
        .O(\IP2Bus_Data[1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \IP2Bus_Data[1]_i_17 
       (.I0(\IP2Bus_Data[2]_i_8_1 ),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[2]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA200A2A2AAAAAAAA)) 
    \IP2Bus_Data[1]_i_18 
       (.I0(\IP2Bus_Data[1]_i_41_n_0 ),
        .I1(\IP2Bus_Data[12]_i_33_n_0 ),
        .I2(\IP2Bus_Data[1]_i_42_n_0 ),
        .I3(\IP2Bus_Data[1]_i_43_n_0 ),
        .I4(\IP2Bus_Data[31]_i_34_n_0 ),
        .I5(\IP2Bus_Data[13]_i_31_n_0 ),
        .O(\IP2Bus_Data[1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_19 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(adc3_reset_reg),
        .O(bank13_read[0]));
  LUT6 #(
    .INIT(64'h44F4F4F444444444)) 
    \IP2Bus_Data[1]_i_2 
       (.I0(\IP2Bus_Data[8]_i_6_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [1]),
        .I2(irq_enables[1]),
        .I3(\IP2Bus_Data_reg[1]_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDCDFFFFFDFDFFFFF)) 
    \IP2Bus_Data[1]_i_20 
       (.I0(\IP2Bus_Data[3]_i_6_0 [1]),
        .I1(adc3_restart_reg),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\IP2Bus_Data[0]_i_46_0 ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(adc2_status[0]),
        .O(\IP2Bus_Data[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hA200A2A2AAAAAAAA)) 
    \IP2Bus_Data[1]_i_21 
       (.I0(\IP2Bus_Data[1]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_54_n_0 ),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[1]_i_46_n_0 ),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[11]_i_28_n_0 ),
        .O(\IP2Bus_Data[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h44444F444F444F44)) 
    \IP2Bus_Data[1]_i_22 
       (.I0(\IP2Bus_Data[11]_i_10_n_0 ),
        .I1(\IP2Bus_Data[3]_i_4_0 [1]),
        .I2(\IP2Bus_Data[1]_i_47_n_0 ),
        .I3(adc0_status[0]),
        .I4(adc3_reset_reg),
        .I5(\bus2ip_addr_reg_reg[14]_5 ),
        .O(\IP2Bus_Data[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[1]_i_23 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[1]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(dac1_do_mon[1]),
        .I4(\IP2Bus_Data[15]_i_56_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \IP2Bus_Data[1]_i_24 
       (.I0(dac11_irq_en),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(adc3_cmn_irq_en_reg),
        .I3(\IP2Bus_Data[15]_i_88_n_0 ),
        .O(\IP2Bus_Data[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0F550F550FCC0FFF)) 
    \IP2Bus_Data[1]_i_25 
       (.I0(\IP2Bus_Data[1]_i_7_0 [1]),
        .I1(\IP2Bus_Data[1]_i_7_1 ),
        .I2(\IP2Bus_Data[7]_i_3_0 [1]),
        .I3(\bus2ip_addr_reg_reg[6]_0 ),
        .I4(\bus2ip_addr_reg_reg[16]_4 ),
        .I5(bank3_read[64]),
        .O(\IP2Bus_Data[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBABBAAA)) 
    \IP2Bus_Data[1]_i_26 
       (.I0(\IP2Bus_Data[1]_i_49_n_0 ),
        .I1(\IP2Bus_Data[15]_i_36_n_0 ),
        .I2(bank3_read[192]),
        .I3(\IP2Bus_Data[31]_i_3_0 [1]),
        .I4(\IP2Bus_Data[1]_i_50_n_0 ),
        .I5(\IP2Bus_Data[15]_i_35_n_0 ),
        .O(\IP2Bus_Data[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEFFAEAE)) 
    \IP2Bus_Data[1]_i_27 
       (.I0(\IP2Bus_Data_reg[13]_0 ),
        .I1(\IP2Bus_Data[3]_i_11_0 [1]),
        .I2(\IP2Bus_Data[1]_i_51_n_0 ),
        .I3(\IP2Bus_Data[2]_i_28_n_0 ),
        .I4(dac1_status[0]),
        .I5(bank3_read[0]),
        .O(\IP2Bus_Data[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBAAABA)) 
    \IP2Bus_Data[1]_i_28 
       (.I0(\IP2Bus_Data[1]_i_52_n_0 ),
        .I1(\IP2Bus_Data[13]_i_17_n_0 ),
        .I2(\IP2Bus_Data[1]_i_53_n_0 ),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [1]),
        .I5(\IP2Bus_Data[13]_i_19_n_0 ),
        .O(\IP2Bus_Data[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hCDFFCFFFFDFFFFFF)) 
    \IP2Bus_Data[1]_i_29 
       (.I0(\IP2Bus_Data[1]_i_10_0 ),
        .I1(axi_RdAck_r_reg),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .I4(\IP2Bus_Data[2]_i_31 ),
        .I5(\IP2Bus_Data[1]_i_10_1 [1]),
        .O(\IP2Bus_Data[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h5504555504040404)) 
    \IP2Bus_Data[1]_i_3 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[1]_i_7_n_0 ),
        .I2(\IP2Bus_Data[1]_i_8_n_0 ),
        .I3(\IP2Bus_Data[1]_i_9_n_0 ),
        .I4(\IP2Bus_Data[1]_i_10_n_0 ),
        .I5(\IP2Bus_Data_reg[2]_2 ),
        .O(\IP2Bus_Data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3000220030000000)) 
    \IP2Bus_Data[1]_i_30 
       (.I0(\IP2Bus_Data[1]_i_11_1 ),
        .I1(axi_RdAck_r_reg),
        .I2(\IP2Bus_Data[1]_i_11_0 [1]),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \IP2Bus_Data[1]_i_31 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(adc3_restart_reg),
        .I2(\IP2Bus_Data[0]_i_46_0 ),
        .I3(adc3_status[0]),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(adc3_reset_reg),
        .O(\IP2Bus_Data[1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[1]_i_32 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(adc2_do_mon[1]),
        .I2(\IP2Bus_Data[11]_i_29_n_0 ),
        .I3(adc3_do_mon[1]),
        .O(\IP2Bus_Data[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[1]_i_33 
       (.I0(\IP2Bus_Data[31]_i_7_1 [1]),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[2]_i_18_0 [1]),
        .I3(bank15_read[194]),
        .I4(\IP2Bus_Data[31]_i_7_0 [1]),
        .I5(bank15_read[192]),
        .O(\IP2Bus_Data[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[1]_i_34 
       (.I0(STATUS_COMMON[1]),
        .I1(bank15_read[138]),
        .I2(\IP2Bus_Data[15]_i_61_0 [1]),
        .I3(bank15_read[139]),
        .I4(\IP2Bus_Data[1]_i_13_0 [1]),
        .I5(bank15_read[140]),
        .O(\IP2Bus_Data[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF10FFFF)) 
    \IP2Bus_Data[1]_i_35 
       (.I0(\IP2Bus_Data[14]_i_38_n_0 ),
        .I1(\IP2Bus_Data[14]_i_39_n_0 ),
        .I2(\IP2Bus_Data[14]_i_40_n_0 ),
        .I3(\IP2Bus_Data[15]_i_67_n_0 ),
        .I4(\IP2Bus_Data[15]_i_96_n_0 ),
        .I5(\IP2Bus_Data[14]_i_36_n_0 ),
        .O(\IP2Bus_Data[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[1]_i_36 
       (.I0(\IP2Bus_Data[15]_i_30_0 [1]),
        .I1(bank11_read[138]),
        .I2(\IP2Bus_Data[15]_i_30_1 [1]),
        .I3(bank11_read[139]),
        .I4(\IP2Bus_Data[1]_i_14_0 [1]),
        .I5(bank11_read[140]),
        .O(\IP2Bus_Data[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[1]_i_37 
       (.I0(\IP2Bus_Data_reg[31] [1]),
        .I1(bank11_read[193]),
        .I2(\IP2Bus_Data[2]_i_47_0 [1]),
        .I3(bank11_read[194]),
        .I4(\IP2Bus_Data_reg[31]_0 [1]),
        .I5(bank11_read[192]),
        .O(\IP2Bus_Data[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h11F11111FFFFFFFF)) 
    \IP2Bus_Data[1]_i_38 
       (.I0(\IP2Bus_Data[1]_i_57_n_0 ),
        .I1(\IP2Bus_Data[3]_i_50_n_0 ),
        .I2(adc1_do_mon[1]),
        .I3(\IP2Bus_Data_reg[13] ),
        .I4(\IP2Bus_Data[0]_i_20_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[1]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_39 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank11_read[129]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \IP2Bus_Data[1]_i_4 
       (.I0(\IP2Bus_Data[1]_i_11_n_0 ),
        .I1(\IP2Bus_Data[1]_i_12_n_0 ),
        .I2(\IP2Bus_Data[1]_i_13_n_0 ),
        .I3(\IP2Bus_Data_reg[0] ),
        .I4(\IP2Bus_Data[1]_i_14_n_0 ),
        .I5(\IP2Bus_Data[1]_i_15_n_0 ),
        .O(\IP2Bus_Data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCDFFCFFFFDFFFFFF)) 
    \IP2Bus_Data[1]_i_40 
       (.I0(\IP2Bus_Data[1]_i_15_1 ),
        .I1(axi_RdAck_r_reg),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[15]_0 ),
        .I4(\IP2Bus_Data[2]_i_31 ),
        .I5(\IP2Bus_Data[1]_i_15_0 [1]),
        .O(\IP2Bus_Data[1]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \IP2Bus_Data[1]_i_41 
       (.I0(\IP2Bus_Data[1]_i_58_n_0 ),
        .I1(adc3_cmn_irq_en_reg),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\IP2Bus_Data[4]_i_27_n_0 ),
        .I4(adc21_irq_en),
        .O(\IP2Bus_Data[1]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[1]_i_42 
       (.I0(\IP2Bus_Data[15]_i_26_0 [1]),
        .I1(bank13_read[138]),
        .I2(\IP2Bus_Data[15]_i_26_1 [1]),
        .I3(bank13_read[139]),
        .I4(\IP2Bus_Data[1]_i_18_0 [1]),
        .I5(bank13_read[140]),
        .O(\IP2Bus_Data[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[1]_i_43 
       (.I0(\IP2Bus_Data[31]_i_7_3 [1]),
        .I1(bank13_read[193]),
        .I2(\IP2Bus_Data[2]_i_22_0 [1]),
        .I3(bank13_read[194]),
        .I4(\IP2Bus_Data[31]_i_7_2 [1]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \IP2Bus_Data[1]_i_44 
       (.I0(adc01_irq_en),
        .I1(\IP2Bus_Data[4]_i_8_n_0 ),
        .I2(\IP2Bus_Data[0]_i_29_n_0 ),
        .I3(\IP2Bus_Data[1]_i_21_0 [1]),
        .I4(bank9_read[64]),
        .I5(\IP2Bus_Data[1]_i_21_1 ),
        .O(\IP2Bus_Data[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[1]_i_45 
       (.I0(\IP2Bus_Data[15]_i_17_0 [1]),
        .I1(bank9_read[138]),
        .I2(\IP2Bus_Data[15]_i_17_1 [1]),
        .I3(bank9_read[139]),
        .I4(\IP2Bus_Data[1]_i_21_2 [1]),
        .I5(bank9_read[140]),
        .O(\IP2Bus_Data[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[1]_i_46 
       (.I0(\IP2Bus_Data_reg[31]_2 [1]),
        .I1(bank9_read[193]),
        .I2(\IP2Bus_Data[2]_i_14_0 [1]),
        .I3(bank9_read[194]),
        .I4(\IP2Bus_Data_reg[31]_1 [1]),
        .I5(bank9_read[192]),
        .O(\IP2Bus_Data[1]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[1]_i_47 
       (.I0(\IP2Bus_Data[2]_i_8_1 ),
        .I1(axi_read_req_r_reg[2]),
        .I2(axi_read_req_r_reg[4]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg[1]),
        .I5(\bus2ip_addr_reg_reg[14]_5 ),
        .O(\IP2Bus_Data[1]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \IP2Bus_Data[1]_i_48 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_4),
        .I2(axi_read_req_r_reg_3),
        .I3(\IP2Bus_Data[12]_i_26_1 ),
        .I4(axi_read_req_r_reg[7]),
        .O(bank3_read[64]));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[1]_i_49 
       (.I0(\IP2Bus_Data[15]_i_9_0 [1]),
        .I1(bank3_read[138]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[15]_i_9_1 [1]),
        .O(\IP2Bus_Data[1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDFDDDD)) 
    \IP2Bus_Data[1]_i_5 
       (.I0(\IP2Bus_Data_reg[1] ),
        .I1(\IP2Bus_Data_reg[13] ),
        .I2(\IP2Bus_Data[1]_i_17_n_0 ),
        .I3(\IP2Bus_Data[1]_i_18_n_0 ),
        .I4(bank13_read[0]),
        .I5(\IP2Bus_Data[1]_i_20_n_0 ),
        .O(\IP2Bus_Data[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[1]_i_50 
       (.I0(\IP2Bus_Data[31]_i_3_1 [1]),
        .I1(bank3_read[193]),
        .I2(\adc3_multi_band_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data[2]_i_27_0 [1]),
        .O(\IP2Bus_Data[1]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[1]_i_51 
       (.I0(adc3_restart_reg),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(\IP2Bus_Data[1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[1]_i_52 
       (.I0(\IP2Bus_Data[15]_i_12_0 [1]),
        .I1(bank1_read[138]),
        .I2(bank1_read[139]),
        .I3(\IP2Bus_Data[15]_i_12_1 [1]),
        .O(\IP2Bus_Data[1]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[1]_i_53 
       (.I0(\IP2Bus_Data[31]_i_3_4 [1]),
        .I1(bank1_read[193]),
        .I2(\adc3_multi_band_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .I4(\IP2Bus_Data[2]_i_30_0 [1]),
        .O(\IP2Bus_Data[1]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[1]_i_54 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[14]),
        .I2(axi_read_req_r_reg_0),
        .I3(axi_read_req_r_reg_7),
        .I4(axi_read_req_r_reg_8),
        .I5(axi_read_req_r_reg_9),
        .O(bank15_read[140]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_55 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank11_read[140]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_56 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank11_read[194]));
  LUT6 #(
    .INIT(64'hDCDFFFFFDFDFFFFF)) 
    \IP2Bus_Data[1]_i_57 
       (.I0(\IP2Bus_Data[3]_i_23_0 [1]),
        .I1(adc3_restart_reg),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\IP2Bus_Data[0]_i_46_0 ),
        .I4(\bus2ip_addr_reg_reg[15]_0 ),
        .I5(\IP2Bus_Data[0]_i_41_0 [0]),
        .O(\IP2Bus_Data[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFDDFFCFFFFFFF)) 
    \IP2Bus_Data[1]_i_58 
       (.I0(\IP2Bus_Data[1]_i_41_0 ),
        .I1(axi_RdAck_r_reg),
        .I2(\IP2Bus_Data[1]_i_41_1 [1]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\adc3_sim_level_reg[0] ),
        .I5(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[1]_i_59 
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_8),
        .I5(axi_read_req_r_reg_9),
        .O(bank13_read[140]));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \IP2Bus_Data[1]_i_6 
       (.I0(\IP2Bus_Data[14]_i_13_n_0 ),
        .I1(\IP2Bus_Data[1]_i_21_n_0 ),
        .I2(\IP2Bus_Data[1]_i_22_n_0 ),
        .I3(\IP2Bus_Data_reg[2]_1 ),
        .I4(\IP2Bus_Data[1]_i_23_n_0 ),
        .O(\IP2Bus_Data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[1]_i_60 
       (.I0(axi_read_req_r_reg[11]),
        .I1(\IP2Bus_Data[15]_i_98_0 ),
        .I2(axi_read_req_r_i_2__5_n_0),
        .I3(\IP2Bus_Data[12]_i_26_1 ),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_reg[7]),
        .O(bank13_read[194]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_61 
       (.I0(\bus2ip_addr_reg_reg[14]_5 ),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank9_read[140]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_62 
       (.I0(\bus2ip_addr_reg_reg[14]_5 ),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank9_read[194]));
  LUT6 #(
    .INIT(64'hFFFFFFFF54551011)) 
    \IP2Bus_Data[1]_i_7 
       (.I0(\IP2Bus_Data[11]_i_24_n_0 ),
        .I1(\IP2Bus_Data[15]_i_34_n_0 ),
        .I2(\IP2Bus_Data[1]_i_24_n_0 ),
        .I3(\IP2Bus_Data[1]_i_25_n_0 ),
        .I4(\IP2Bus_Data[1]_i_26_n_0 ),
        .I5(\IP2Bus_Data[1]_i_27_n_0 ),
        .O(\IP2Bus_Data[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[1]_i_8 
       (.I0(\IP2Bus_Data[11]_i_2_1 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac0_do_mon[1]),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF444444444444)) 
    \IP2Bus_Data[1]_i_9 
       (.I0(\IP2Bus_Data[11]_i_21_n_0 ),
        .I1(p_46_in[1]),
        .I2(adc3_reset_reg),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .I4(dac0_status[1]),
        .I5(\IP2Bus_Data[3]_i_28_n_0 ),
        .O(\IP2Bus_Data[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABBBB)) 
    \IP2Bus_Data[20]_i_1 
       (.I0(\IP2Bus_Data[20]_i_2_n_0 ),
        .I1(\IP2Bus_Data[20]_i_3_n_0 ),
        .I2(\IP2Bus_Data[20]_i_4_n_0 ),
        .I3(\IP2Bus_Data[20]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[20]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [20]));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[20]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[20]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[20]_i_8_n_0 ),
        .O(\IP2Bus_Data[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    \IP2Bus_Data[20]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\IP2Bus_Data[20]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[20]_i_4 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [20]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [20]),
        .O(\IP2Bus_Data[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[20]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [20]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [20]),
        .O(\IP2Bus_Data[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800080008000)) 
    \IP2Bus_Data[20]_i_6 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [20]),
        .I3(bank15_read[192]),
        .I4(bank15_read[193]),
        .I5(\IP2Bus_Data[31]_i_7_1 [20]),
        .O(\IP2Bus_Data[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[20]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [20]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [20]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[20]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_4 [20]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [20]),
        .O(\IP2Bus_Data[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[20]_i_9 
       (.I0(\IP2Bus_Data_reg[31]_1 [20]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [20]),
        .O(\IP2Bus_Data[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABBBB)) 
    \IP2Bus_Data[21]_i_1 
       (.I0(\IP2Bus_Data[21]_i_2_n_0 ),
        .I1(\IP2Bus_Data[21]_i_3_n_0 ),
        .I2(\IP2Bus_Data[21]_i_4_n_0 ),
        .I3(\IP2Bus_Data[21]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[21]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [21]));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[21]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[21]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[21]_i_8_n_0 ),
        .O(\IP2Bus_Data[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    \IP2Bus_Data[21]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\IP2Bus_Data[21]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[21]_i_4 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [21]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [21]),
        .O(\IP2Bus_Data[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[21]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [21]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [21]),
        .O(\IP2Bus_Data[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800080008000)) 
    \IP2Bus_Data[21]_i_6 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [21]),
        .I3(bank15_read[192]),
        .I4(bank15_read[193]),
        .I5(\IP2Bus_Data[31]_i_7_1 [21]),
        .O(\IP2Bus_Data[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[21]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [21]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [21]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[21]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[21]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_4 [21]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [21]),
        .O(\IP2Bus_Data[21]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[21]_i_9 
       (.I0(\IP2Bus_Data_reg[31]_1 [21]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [21]),
        .O(\IP2Bus_Data[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBBAB)) 
    \IP2Bus_Data[22]_i_1 
       (.I0(\IP2Bus_Data[22]_i_2_n_0 ),
        .I1(\IP2Bus_Data[22]_i_3_n_0 ),
        .I2(\IP2Bus_Data[22]_i_4_n_0 ),
        .I3(\IP2Bus_Data[22]_i_5_n_0 ),
        .I4(\IP2Bus_Data[22]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_8_n_0 ),
        .O(\adc0_sample_rate_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[22]_i_10 
       (.I0(\IP2Bus_Data[22]_i_12_n_0 ),
        .I1(\IP2Bus_Data[22]_i_13_n_0 ),
        .I2(bank0_read[42]),
        .O(\IP2Bus_Data[22]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[22]_i_11 
       (.I0(\IP2Bus_Data[31]_i_7_0 [22]),
        .I1(bank15_read[192]),
        .I2(bank15_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_1 [22]),
        .O(\IP2Bus_Data[22]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[22]_i_12 
       (.I0(\IP2Bus_Data[5]_i_23_n_0 ),
        .I1(\IP2Bus_Data[31]_i_38_n_0 ),
        .O(\IP2Bus_Data[22]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h11551555)) 
    \IP2Bus_Data[22]_i_13 
       (.I0(\IP2Bus_Data[22]_i_15_n_0 ),
        .I1(axi_read_req_r_i_2__0_n_0),
        .I2(\dac0_sample_rate_reg[0] ),
        .I3(\IP2Bus_Data[6]_i_15_0 ),
        .I4(axi_read_req_r_reg_3),
        .O(\IP2Bus_Data[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[22]_i_14 
       (.I0(axi_read_req_r_i_2__0_n_0),
        .I1(axi_read_req_r_reg[6]),
        .I2(axi_read_req_r_reg[5]),
        .I3(axi_read_req_r_reg[7]),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_reg[3]),
        .O(bank0_read[42]));
  LUT4 #(
    .INIT(16'h8000)) 
    \IP2Bus_Data[22]_i_15 
       (.I0(\IP2Bus_Data[25]_i_11_0 ),
        .I1(axi_read_req_r_reg[1]),
        .I2(axi_read_req_r_reg_0),
        .I3(axi_read_req_r_i_2__5_n_0),
        .O(\IP2Bus_Data[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000AEFFFF00AE)) 
    \IP2Bus_Data[22]_i_2 
       (.I0(\IP2Bus_Data[22]_i_7_n_0 ),
        .I1(\IP2Bus_Data[31]_i_11_n_0 ),
        .I2(\IP2Bus_Data[22]_i_8_n_0 ),
        .I3(\IP2Bus_Data_reg[22] ),
        .I4(\IP2Bus_Data_reg[2] ),
        .I5(\IP2Bus_Data[22]_i_10_n_0 ),
        .O(\IP2Bus_Data[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \IP2Bus_Data[22]_i_3 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data[22]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[0] ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h07F7FFFF)) 
    \IP2Bus_Data[22]_i_4 
       (.I0(\IP2Bus_Data_reg[31] [22]),
        .I1(bank11_read[193]),
        .I2(bank11_read[192]),
        .I3(\IP2Bus_Data_reg[31]_0 [22]),
        .I4(\IP2Bus_Data[30]_i_12_n_0 ),
        .O(\IP2Bus_Data[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFAAAAAAAAAAA)) 
    \IP2Bus_Data[22]_i_5 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\IP2Bus_Data[31]_i_7_2 [22]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [22]),
        .I4(bank13_read[192]),
        .I5(\IP2Bus_Data[29]_i_10_n_0 ),
        .O(\IP2Bus_Data[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2022200020002000)) 
    \IP2Bus_Data[22]_i_6 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[8] ),
        .I2(\IP2Bus_Data_reg[31]_1 [22]),
        .I3(bank9_read[192]),
        .I4(\IP2Bus_Data_reg[31]_2 [22]),
        .I5(bank9_read[193]),
        .O(\IP2Bus_Data[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[22]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [22]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [22]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[22]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[22]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_4 [22]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [22]),
        .O(\IP2Bus_Data[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABBBB)) 
    \IP2Bus_Data[23]_i_1 
       (.I0(\IP2Bus_Data[23]_i_2_n_0 ),
        .I1(\IP2Bus_Data[23]_i_3_n_0 ),
        .I2(\IP2Bus_Data[23]_i_4_n_0 ),
        .I3(\IP2Bus_Data[23]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[23]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [23]));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[23]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[23]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[23]_i_8_n_0 ),
        .O(\IP2Bus_Data[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    \IP2Bus_Data[23]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\IP2Bus_Data[23]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[23]_i_4 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [23]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [23]),
        .O(\IP2Bus_Data[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[23]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [23]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [23]),
        .O(\IP2Bus_Data[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800080008000)) 
    \IP2Bus_Data[23]_i_6 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [23]),
        .I3(bank15_read[192]),
        .I4(bank15_read[193]),
        .I5(\IP2Bus_Data[31]_i_7_1 [23]),
        .O(\IP2Bus_Data[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[23]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [23]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [23]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[23]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_4 [23]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [23]),
        .O(\IP2Bus_Data[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[23]_i_9 
       (.I0(\IP2Bus_Data_reg[31]_1 [23]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [23]),
        .O(\IP2Bus_Data[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABBBB)) 
    \IP2Bus_Data[24]_i_1 
       (.I0(\IP2Bus_Data[24]_i_2_n_0 ),
        .I1(\IP2Bus_Data[24]_i_3_n_0 ),
        .I2(\IP2Bus_Data[24]_i_4_n_0 ),
        .I3(\IP2Bus_Data[24]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[24]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [24]));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[24]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[24]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[24]_i_8_n_0 ),
        .O(\IP2Bus_Data[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    \IP2Bus_Data[24]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\IP2Bus_Data[24]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[24]_i_4 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [24]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [24]),
        .O(\IP2Bus_Data[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[24]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [24]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [24]),
        .O(\IP2Bus_Data[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800080008000)) 
    \IP2Bus_Data[24]_i_6 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [24]),
        .I3(bank15_read[192]),
        .I4(bank15_read[193]),
        .I5(\IP2Bus_Data[31]_i_7_1 [24]),
        .O(\IP2Bus_Data[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[24]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [24]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [24]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h51404040)) 
    \IP2Bus_Data[24]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(bank1_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_3 [24]),
        .I3(\IP2Bus_Data[31]_i_3_4 [24]),
        .I4(bank1_read[193]),
        .O(\IP2Bus_Data[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[24]_i_9 
       (.I0(\IP2Bus_Data_reg[31]_1 [24]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [24]),
        .O(\IP2Bus_Data[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBBAB)) 
    \IP2Bus_Data[25]_i_1 
       (.I0(\IP2Bus_Data[25]_i_2_n_0 ),
        .I1(\IP2Bus_Data[25]_i_3_n_0 ),
        .I2(\IP2Bus_Data[25]_i_4_n_0 ),
        .I3(\IP2Bus_Data[25]_i_5_n_0 ),
        .I4(\IP2Bus_Data[25]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_8_n_0 ),
        .O(\adc0_sample_rate_reg[31] [25]));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[25]_i_10 
       (.I0(\IP2Bus_Data[31]_i_7_0 [25]),
        .I1(bank15_read[192]),
        .I2(bank15_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_1 [25]),
        .O(\IP2Bus_Data[25]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \IP2Bus_Data[25]_i_11 
       (.I0(\IP2Bus_Data[25]_i_12_n_0 ),
        .I1(\IP2Bus_Data[5]_i_23_n_0 ),
        .I2(\IP2Bus_Data[25]_i_13_n_0 ),
        .I3(\IP2Bus_Data[31]_i_38_n_0 ),
        .O(\IP2Bus_Data[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF00100000001000)) 
    \IP2Bus_Data[25]_i_12 
       (.I0(axi_read_req_r_reg[2]),
        .I1(axi_read_req_r_reg[4]),
        .I2(\IP2Bus_Data[25]_i_11_1 ),
        .I3(axi_read_req_r_i_2__0_n_0),
        .I4(axi_read_req_r_reg[1]),
        .I5(\IP2Bus_Data[25]_i_11_0 ),
        .O(\IP2Bus_Data[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    \IP2Bus_Data[25]_i_13 
       (.I0(axi_read_req_r_reg[2]),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[0]),
        .I3(axi_read_req_r_reg[1]),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_read_req_r_i_2__0_n_0),
        .O(\IP2Bus_Data[25]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \IP2Bus_Data[25]_i_2 
       (.I0(\IP2Bus_Data[25]_i_7_n_0 ),
        .I1(\IP2Bus_Data[25]_i_8_n_0 ),
        .I2(\IP2Bus_Data[25]_i_9_n_0 ),
        .I3(\IP2Bus_Data[31]_i_11_n_0 ),
        .I4(\IP2Bus_Data_reg[25] ),
        .O(\IP2Bus_Data[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \IP2Bus_Data[25]_i_3 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data[25]_i_10_n_0 ),
        .I2(\IP2Bus_Data_reg[0] ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[25]_i_4 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [25]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [25]),
        .O(\IP2Bus_Data[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFAAAAAAAAAAA)) 
    \IP2Bus_Data[25]_i_5 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\IP2Bus_Data[31]_i_7_2 [25]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [25]),
        .I4(bank13_read[192]),
        .I5(\IP2Bus_Data[29]_i_10_n_0 ),
        .O(\IP2Bus_Data[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2022200020002000)) 
    \IP2Bus_Data[25]_i_6 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[8] ),
        .I2(\IP2Bus_Data_reg[31]_1 [25]),
        .I3(bank9_read[192]),
        .I4(\IP2Bus_Data_reg[31]_2 [25]),
        .I5(bank9_read[193]),
        .O(\IP2Bus_Data[25]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[25]_i_7 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[25]_i_11_n_0 ),
        .I2(axi_read_req_r_i_2__0_n_0),
        .I3(adc3_reset_reg),
        .O(\IP2Bus_Data[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4777FFFFFFFF)) 
    \IP2Bus_Data[25]_i_8 
       (.I0(\IP2Bus_Data[31]_i_3_0 [25]),
        .I1(bank3_read[192]),
        .I2(bank3_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [25]),
        .I4(\IP2Bus_Data[31]_i_27_n_0 ),
        .I5(\IP2Bus_Data[31]_i_28_n_0 ),
        .O(\IP2Bus_Data[25]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[25]_i_9 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_4 [25]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [25]),
        .O(\IP2Bus_Data[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABBBB)) 
    \IP2Bus_Data[26]_i_1 
       (.I0(\IP2Bus_Data[26]_i_2_n_0 ),
        .I1(\IP2Bus_Data[26]_i_3_n_0 ),
        .I2(\IP2Bus_Data[26]_i_4_n_0 ),
        .I3(\IP2Bus_Data[26]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[26]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [26]));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[26]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[26]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[26]_i_8_n_0 ),
        .O(\IP2Bus_Data[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    \IP2Bus_Data[26]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\IP2Bus_Data[26]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[26]_i_4 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [26]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [26]),
        .O(\IP2Bus_Data[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[26]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [26]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [26]),
        .O(\IP2Bus_Data[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800080008000)) 
    \IP2Bus_Data[26]_i_6 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [26]),
        .I3(bank15_read[192]),
        .I4(bank15_read[193]),
        .I5(\IP2Bus_Data[31]_i_7_1 [26]),
        .O(\IP2Bus_Data[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[26]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [26]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [26]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[26]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_4 [26]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [26]),
        .O(\IP2Bus_Data[26]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[26]_i_9 
       (.I0(\IP2Bus_Data_reg[31]_1 [26]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [26]),
        .O(\IP2Bus_Data[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABBBB)) 
    \IP2Bus_Data[27]_i_1 
       (.I0(\IP2Bus_Data[27]_i_2_n_0 ),
        .I1(\IP2Bus_Data[27]_i_3_n_0 ),
        .I2(\IP2Bus_Data[27]_i_4_n_0 ),
        .I3(\IP2Bus_Data[27]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[27]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [27]));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[27]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[27]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[27]_i_8_n_0 ),
        .O(\IP2Bus_Data[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    \IP2Bus_Data[27]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\IP2Bus_Data[27]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[27]_i_4 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [27]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [27]),
        .O(\IP2Bus_Data[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[27]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [27]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [27]),
        .O(\IP2Bus_Data[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800080008000)) 
    \IP2Bus_Data[27]_i_6 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [27]),
        .I3(bank15_read[192]),
        .I4(bank15_read[193]),
        .I5(\IP2Bus_Data[31]_i_7_1 [27]),
        .O(\IP2Bus_Data[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[27]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [27]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [27]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[27]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_4 [27]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [27]),
        .O(\IP2Bus_Data[27]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[27]_i_9 
       (.I0(\IP2Bus_Data_reg[31]_1 [27]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [27]),
        .O(\IP2Bus_Data[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABBBB)) 
    \IP2Bus_Data[28]_i_1 
       (.I0(\IP2Bus_Data[28]_i_2_n_0 ),
        .I1(\IP2Bus_Data[28]_i_3_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_n_0 ),
        .I3(\IP2Bus_Data[28]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[28]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [28]));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[28]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[28]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[28]_i_8_n_0 ),
        .O(\IP2Bus_Data[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    \IP2Bus_Data[28]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\IP2Bus_Data[28]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[28]_i_4 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [28]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [28]),
        .O(\IP2Bus_Data[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[28]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [28]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [28]),
        .O(\IP2Bus_Data[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800080008000)) 
    \IP2Bus_Data[28]_i_6 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [28]),
        .I3(bank15_read[192]),
        .I4(bank15_read[193]),
        .I5(\IP2Bus_Data[31]_i_7_1 [28]),
        .O(\IP2Bus_Data[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[28]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [28]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [28]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[28]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_4 [28]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [28]),
        .O(\IP2Bus_Data[28]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[28]_i_9 
       (.I0(\IP2Bus_Data_reg[31]_1 [28]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [28]),
        .O(\IP2Bus_Data[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABBBB)) 
    \IP2Bus_Data[29]_i_1 
       (.I0(\IP2Bus_Data[29]_i_2_n_0 ),
        .I1(\IP2Bus_Data[29]_i_3_n_0 ),
        .I2(\IP2Bus_Data[29]_i_4_n_0 ),
        .I3(\IP2Bus_Data[29]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .I5(\IP2Bus_Data[29]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [29]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \IP2Bus_Data[29]_i_10 
       (.I0(\IP2Bus_Data[1]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_35_n_0 ),
        .I2(\IP2Bus_Data[31]_i_34_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_0 ),
        .I4(\IP2Bus_Data_reg[15] ),
        .I5(\IP2Bus_Data_reg[13] ),
        .O(\IP2Bus_Data[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[29]_i_11 
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(\IP2Bus_Data[31]_i_10_0 ),
        .O(bank13_read[193]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[29]_i_12 
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_3),
        .I5(\IP2Bus_Data[31]_i_10_0 ),
        .O(bank13_read[192]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[29]_i_13 
       (.I0(Bus2IP_RdCE),
        .I1(\IP2Bus_Data[2]_i_38_0 ),
        .I2(axi_read_req_r_reg_7),
        .I3(axi_read_req_r_reg_3),
        .I4(\IP2Bus_Data[12]_i_26_1 ),
        .I5(axi_read_req_r_reg[7]),
        .O(bank15_read[192]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[29]_i_14 
       (.I0(Bus2IP_RdCE),
        .I1(\IP2Bus_Data[2]_i_38_0 ),
        .I2(axi_read_req_r_reg_7),
        .I3(\dac0_sample_rate_reg[0] ),
        .I4(\IP2Bus_Data[12]_i_26_1 ),
        .I5(axi_read_req_r_reg[7]),
        .O(bank15_read[193]));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[29]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[29]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[29]_i_8_n_0 ),
        .O(\IP2Bus_Data[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    \IP2Bus_Data[29]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\IP2Bus_Data[29]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[29]_i_4 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [29]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [29]),
        .O(\IP2Bus_Data[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[29]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [29]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [29]),
        .O(\IP2Bus_Data[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800080008000)) 
    \IP2Bus_Data[29]_i_6 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data_reg[0] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [29]),
        .I3(bank15_read[192]),
        .I4(bank15_read[193]),
        .I5(\IP2Bus_Data[31]_i_7_1 [29]),
        .O(\IP2Bus_Data[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[29]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [29]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [29]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[29]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[29]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_4 [29]),
        .I2(bank1_read[193]),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [29]),
        .O(\IP2Bus_Data[29]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[29]_i_9 
       (.I0(\IP2Bus_Data_reg[31]_1 [29]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [29]),
        .O(\IP2Bus_Data[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFE2E2)) 
    \IP2Bus_Data[2]_i_1 
       (.I0(\IP2Bus_Data[2]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[2]_i_3_n_0 ),
        .I3(\IP2Bus_Data[2]_i_4_n_0 ),
        .I4(\IP2Bus_Data[2]_i_5_n_0 ),
        .I5(\IP2Bus_Data[2]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [2]));
  LUT6 #(
    .INIT(64'hD000DDDDDDDDDDDD)) 
    \IP2Bus_Data[2]_i_10 
       (.I0(p_46_in[2]),
        .I1(\IP2Bus_Data[11]_i_21_n_0 ),
        .I2(adc3_reset_reg),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .I4(dac0_status[2]),
        .I5(\IP2Bus_Data[3]_i_28_n_0 ),
        .O(\IP2Bus_Data[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8C8C8C8C80808C80)) 
    \IP2Bus_Data[2]_i_11 
       (.I0(\IP2Bus_Data[2]_i_30_n_0 ),
        .I1(\IP2Bus_Data[13]_i_20_n_0 ),
        .I2(\IP2Bus_Data[3]_i_8_n_0 ),
        .I3(p_36_in[2]),
        .I4(\IP2Bus_Data[4]_i_32_n_0 ),
        .I5(\IP2Bus_Data[2]_i_2_0 ),
        .O(\IP2Bus_Data[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[2]_i_12 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[2]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(dac1_do_mon[2]),
        .I4(\IP2Bus_Data[15]_i_56_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[2]_i_13 
       (.I0(\IP2Bus_Data[3]_i_33_n_0 ),
        .I1(\IP2Bus_Data[11]_i_10_n_0 ),
        .I2(\IP2Bus_Data[3]_i_4_0 [2]),
        .O(\IP2Bus_Data[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2222222202022202)) 
    \IP2Bus_Data[2]_i_14 
       (.I0(\IP2Bus_Data[4]_i_7_n_0 ),
        .I1(\IP2Bus_Data[2]_i_32_n_0 ),
        .I2(\IP2Bus_Data[12]_i_12_n_0 ),
        .I3(bank9_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [2]),
        .I5(\IP2Bus_Data[2]_i_33_n_0 ),
        .O(\IP2Bus_Data[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h45454500FFFFFFFF)) 
    \IP2Bus_Data[2]_i_15 
       (.I0(\IP2Bus_Data[2]_i_34_n_0 ),
        .I1(\IP2Bus_Data[4]_i_8_n_0 ),
        .I2(adc02_irq_en),
        .I3(\IP2Bus_Data[2]_i_35_n_0 ),
        .I4(\IP2Bus_Data[2]_i_36_n_0 ),
        .I5(\IP2Bus_Data[14]_i_13_n_0 ),
        .O(\IP2Bus_Data[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[2]_i_16 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(adc2_do_mon[2]),
        .I2(\IP2Bus_Data[11]_i_29_n_0 ),
        .I3(adc3_do_mon[2]),
        .O(\IP2Bus_Data[2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[2]_i_17 
       (.I0(\IP2Bus_Data[3]_i_39_n_0 ),
        .I1(\IP2Bus_Data[0]_i_14_n_0 ),
        .I2(\IP2Bus_Data[3]_i_5_1 [2]),
        .O(\IP2Bus_Data[2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h02020002)) 
    \IP2Bus_Data[2]_i_18 
       (.I0(\IP2Bus_Data[31]_i_37_n_0 ),
        .I1(\IP2Bus_Data[2]_i_37_n_0 ),
        .I2(\IP2Bus_Data[2]_i_38_n_0 ),
        .I3(\IP2Bus_Data[31]_i_36_n_0 ),
        .I4(\IP2Bus_Data[2]_i_39_n_0 ),
        .O(\IP2Bus_Data[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \IP2Bus_Data[2]_i_19 
       (.I0(\IP2Bus_Data[3]_i_43_n_0 ),
        .I1(\IP2Bus_Data[0]_i_18_n_0 ),
        .I2(adc32_irq_en),
        .I3(\IP2Bus_Data[3]_i_44_n_0 ),
        .I4(\IP2Bus_Data[2]_i_5_0 ),
        .I5(\IP2Bus_Data[2]_i_40_n_0 ),
        .O(\IP2Bus_Data[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF54FF54545454)) 
    \IP2Bus_Data[2]_i_2 
       (.I0(\IP2Bus_Data[2]_i_7_n_0 ),
        .I1(\IP2Bus_Data[2]_i_8_n_0 ),
        .I2(\IP2Bus_Data[2]_i_9_n_0 ),
        .I3(\IP2Bus_Data[2]_i_10_n_0 ),
        .I4(\IP2Bus_Data[2]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[2]_2 ),
        .O(\IP2Bus_Data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB3B3A3B3B3B3B3B3)) 
    \IP2Bus_Data[2]_i_20 
       (.I0(adc3_reset_reg),
        .I1(\IP2Bus_Data[3]_i_46_n_0 ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(adc3_restart_reg),
        .I5(\IP2Bus_Data[3]_i_6_0 [2]),
        .O(\IP2Bus_Data[2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h4500FFFF)) 
    \IP2Bus_Data[2]_i_21 
       (.I0(\IP2Bus_Data[31]_i_35_n_0 ),
        .I1(\IP2Bus_Data[2]_i_41_n_0 ),
        .I2(\IP2Bus_Data[2]_i_6_0 ),
        .I3(\IP2Bus_Data[2]_i_42_n_0 ),
        .I4(\IP2Bus_Data[1]_i_17_n_0 ),
        .O(\IP2Bus_Data[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEAEFFFFFFFF)) 
    \IP2Bus_Data[2]_i_22 
       (.I0(\IP2Bus_Data[2]_i_43_n_0 ),
        .I1(\IP2Bus_Data[31]_i_34_n_0 ),
        .I2(bank13_read[192]),
        .I3(\IP2Bus_Data[31]_i_7_2 [2]),
        .I4(\IP2Bus_Data[2]_i_44_n_0 ),
        .I5(\IP2Bus_Data[31]_i_35_n_0 ),
        .O(\IP2Bus_Data[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h11F11111FFFFFFFF)) 
    \IP2Bus_Data[2]_i_23 
       (.I0(\IP2Bus_Data[2]_i_45_n_0 ),
        .I1(\IP2Bus_Data[3]_i_50_n_0 ),
        .I2(adc1_do_mon[2]),
        .I3(\IP2Bus_Data_reg[13] ),
        .I4(\IP2Bus_Data[0]_i_20_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8088AAAA)) 
    \IP2Bus_Data[2]_i_24 
       (.I0(\IP2Bus_Data[3]_i_24_n_0 ),
        .I1(\IP2Bus_Data[3]_i_56_n_0 ),
        .I2(\IP2Bus_Data[2]_i_46_n_0 ),
        .I3(\IP2Bus_Data[2]_i_47_n_0 ),
        .I4(\IP2Bus_Data[2]_i_48_n_0 ),
        .I5(\IP2Bus_Data[2]_i_49_n_0 ),
        .O(\IP2Bus_Data[2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[2]_i_25 
       (.I0(\bus2ip_addr_reg_reg[6]_0 ),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\IP2Bus_Data[2]_i_31 ),
        .I3(adc3_cmn_irq_en_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(\IP2Bus_Data[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000000080)) 
    \IP2Bus_Data[2]_i_26 
       (.I0(\IP2Bus_Data[2]_i_31 ),
        .I1(\IP2Bus_Data[2]_i_8_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\bus2ip_addr_reg_reg[6]_0 ),
        .I5(\IP2Bus_Data[7]_i_3_0 [2]),
        .O(\IP2Bus_Data[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBAAABA)) 
    \IP2Bus_Data[2]_i_27 
       (.I0(\IP2Bus_Data[2]_i_50_n_0 ),
        .I1(\IP2Bus_Data[15]_i_36_n_0 ),
        .I2(\IP2Bus_Data[2]_i_51_n_0 ),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_0 [2]),
        .I5(\IP2Bus_Data[15]_i_35_n_0 ),
        .O(\IP2Bus_Data[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[2]_i_28 
       (.I0(\IP2Bus_Data[2]_i_8_1 ),
        .I1(axi_read_req_r_reg[2]),
        .I2(axi_read_req_r_reg[4]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg[1]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(\IP2Bus_Data[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[2]_i_29 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_reg[12]),
        .I4(axi_read_req_r_reg_3),
        .I5(\IP2Bus_Data[2]_i_8_1 ),
        .O(bank3_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[2]_i_3 
       (.I0(\IP2Bus_Data[15]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [2]),
        .I2(bank0_read[2]),
        .O(\IP2Bus_Data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBAAABA)) 
    \IP2Bus_Data[2]_i_30 
       (.I0(\IP2Bus_Data[2]_i_52_n_0 ),
        .I1(\IP2Bus_Data[13]_i_17_n_0 ),
        .I2(\IP2Bus_Data[2]_i_53_n_0 ),
        .I3(bank1_read[192]),
        .I4(\IP2Bus_Data[31]_i_3_3 [2]),
        .I5(\IP2Bus_Data[13]_i_19_n_0 ),
        .O(\IP2Bus_Data[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[2]_i_32 
       (.I0(\IP2Bus_Data[15]_i_17_0 [2]),
        .I1(bank9_read[138]),
        .I2(bank9_read[139]),
        .I3(\IP2Bus_Data[15]_i_17_1 [2]),
        .I4(\IP2Bus_Data[15]_i_54_n_0 ),
        .I5(\IP2Bus_Data[2]_i_54_n_0 ),
        .O(\IP2Bus_Data[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000000007FFF7F)) 
    \IP2Bus_Data[2]_i_33 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[14]_5 ),
        .I2(\IP2Bus_Data[2]_i_14_0 [2]),
        .I3(bank9_read[193]),
        .I4(\IP2Bus_Data_reg[31]_2 [2]),
        .I5(bank9_read[192]),
        .O(\IP2Bus_Data[2]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \IP2Bus_Data[2]_i_34 
       (.I0(\IP2Bus_Data[2]_i_15_0 ),
        .I1(\bus2ip_addr_reg_reg[14]_5 ),
        .I2(\IP2Bus_Data[2]_i_31 ),
        .I3(axi_RdAck_r_reg),
        .I4(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002222222)) 
    \IP2Bus_Data[2]_i_35 
       (.I0(\IP2Bus_Data[2]_i_55_n_0 ),
        .I1(\IP2Bus_Data[11]_i_38_n_0 ),
        .I2(\IP2Bus_Data[15]_i_21_0 [0]),
        .I3(adc01_overvol_irq),
        .I4(\bus2ip_addr_reg_reg[16]_5 ),
        .I5(\IP2Bus_Data[15]_i_59_n_0 ),
        .O(\IP2Bus_Data[2]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \IP2Bus_Data[2]_i_36 
       (.I0(\IP2Bus_Data[15]_i_50_n_0 ),
        .I1(\IP2Bus_Data[15]_i_5_0 [0]),
        .I2(adc00_overvol_irq),
        .I3(\bus2ip_addr_reg_reg[16]_3 ),
        .I4(\IP2Bus_Data[15]_i_59_n_0 ),
        .O(\IP2Bus_Data[2]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[2]_i_37 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [2]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[2]),
        .O(\IP2Bus_Data[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hF8F888F888888888)) 
    \IP2Bus_Data[2]_i_38 
       (.I0(bank15_read[135]),
        .I1(\IP2Bus_Data[15]_i_22_0 [0]),
        .I2(\IP2Bus_Data[15]_i_61_1 [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(adc33_overvol_irq),
        .I5(\IP2Bus_Data[14]_i_44_n_0 ),
        .O(\IP2Bus_Data[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[2]_i_39 
       (.I0(\IP2Bus_Data[31]_i_7_1 [2]),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[2]_i_18_0 [2]),
        .I3(bank15_read[194]),
        .I4(\IP2Bus_Data[31]_i_7_0 [2]),
        .I5(bank15_read[192]),
        .O(\IP2Bus_Data[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAABBBBBBBB)) 
    \IP2Bus_Data[2]_i_4 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[2]_i_12_n_0 ),
        .I2(\IP2Bus_Data[2]_i_13_n_0 ),
        .I3(\IP2Bus_Data[2]_i_14_n_0 ),
        .I4(\IP2Bus_Data[2]_i_15_n_0 ),
        .I5(\IP2Bus_Data_reg[2]_1 ),
        .O(\IP2Bus_Data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    \IP2Bus_Data[2]_i_40 
       (.I0(\IP2Bus_Data[3]_i_61_n_0 ),
        .I1(\IP2Bus_Data[2]_i_57_n_0 ),
        .I2(\IP2Bus_Data[2]_i_19_0 ),
        .I3(\IP2Bus_Data[15]_i_66_n_0 ),
        .I4(\IP2Bus_Data[2]_i_59_n_0 ),
        .I5(\IP2Bus_Data[14]_i_36_n_0 ),
        .O(\IP2Bus_Data[2]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \IP2Bus_Data[2]_i_41 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(axi_RdAck_r_reg),
        .I2(\IP2Bus_Data[2]_i_31 ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .O(\IP2Bus_Data[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h33F337F73FFF37F7)) 
    \IP2Bus_Data[2]_i_42 
       (.I0(\IP2Bus_Data[2]_i_60_n_0 ),
        .I1(\IP2Bus_Data[4]_i_27_n_0 ),
        .I2(bank13_read[129]),
        .I3(adc22_irq_en),
        .I4(\IP2Bus_Data[15]_i_99_n_0 ),
        .I5(\IP2Bus_Data[2]_i_21_0 ),
        .O(\IP2Bus_Data[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[2]_i_43 
       (.I0(\IP2Bus_Data[15]_i_26_0 [2]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [2]),
        .I4(\IP2Bus_Data[12]_i_33_n_0 ),
        .I5(\IP2Bus_Data[2]_i_62_n_0 ),
        .O(\IP2Bus_Data[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00000000007FFF7F)) 
    \IP2Bus_Data[2]_i_44 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\IP2Bus_Data[2]_i_22_0 [2]),
        .I3(bank13_read[193]),
        .I4(\IP2Bus_Data[31]_i_7_3 [2]),
        .I5(bank13_read[192]),
        .O(\IP2Bus_Data[2]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hDCDFFFFFDFDFFFFF)) 
    \IP2Bus_Data[2]_i_45 
       (.I0(\IP2Bus_Data[3]_i_23_0 [2]),
        .I1(adc3_restart_reg),
        .I2(\adc3_start_stage_reg[0] ),
        .I3(\IP2Bus_Data[0]_i_46_0 ),
        .I4(\bus2ip_addr_reg_reg[15]_0 ),
        .I5(\IP2Bus_Data[0]_i_41_0 [1]),
        .O(\IP2Bus_Data[2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[2]_i_46 
       (.I0(\IP2Bus_Data[15]_i_30_0 [2]),
        .I1(bank11_read[138]),
        .I2(bank11_read[139]),
        .I3(\IP2Bus_Data[15]_i_30_1 [2]),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .I5(\IP2Bus_Data[2]_i_63_n_0 ),
        .O(\IP2Bus_Data[2]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEFFFF)) 
    \IP2Bus_Data[2]_i_47 
       (.I0(\IP2Bus_Data[2]_i_64_n_0 ),
        .I1(bank11_read[192]),
        .I2(\IP2Bus_Data_reg[31]_0 [2]),
        .I3(\IP2Bus_Data[12]_i_36_n_0 ),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .O(\IP2Bus_Data[2]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \IP2Bus_Data[2]_i_48 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\IP2Bus_Data[2]_i_31 ),
        .I2(axi_RdAck_r_reg),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\IP2Bus_Data[2]_i_24_0 ),
        .O(\IP2Bus_Data[2]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h3033302230003022)) 
    \IP2Bus_Data[2]_i_49 
       (.I0(\IP2Bus_Data[2]_i_65_n_0 ),
        .I1(\IP2Bus_Data[15]_i_72_n_0 ),
        .I2(adc12_irq_en),
        .I3(bank11_read[129]),
        .I4(\IP2Bus_Data[15]_i_75_n_0 ),
        .I5(\IP2Bus_Data[2]_i_66_n_0 ),
        .O(\IP2Bus_Data[2]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \IP2Bus_Data[2]_i_5 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\IP2Bus_Data[2]_i_16_n_0 ),
        .I2(\IP2Bus_Data[2]_i_17_n_0 ),
        .I3(\IP2Bus_Data[2]_i_18_n_0 ),
        .I4(\IP2Bus_Data[2]_i_19_n_0 ),
        .I5(\IP2Bus_Data_reg[2]_0 ),
        .O(\IP2Bus_Data[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[2]_i_50 
       (.I0(\IP2Bus_Data[15]_i_9_0 [2]),
        .I1(bank3_read[138]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[15]_i_9_1 [2]),
        .O(\IP2Bus_Data[2]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[2]_i_51 
       (.I0(\IP2Bus_Data[31]_i_3_1 [2]),
        .I1(bank3_read[193]),
        .I2(\adc3_multi_band_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data[2]_i_27_0 [2]),
        .O(\IP2Bus_Data[2]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[2]_i_52 
       (.I0(\IP2Bus_Data[15]_i_12_0 [2]),
        .I1(bank1_read[138]),
        .I2(bank1_read[139]),
        .I3(\IP2Bus_Data[15]_i_12_1 [2]),
        .O(\IP2Bus_Data[2]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \IP2Bus_Data[2]_i_53 
       (.I0(\IP2Bus_Data[31]_i_3_4 [2]),
        .I1(bank1_read[193]),
        .I2(\adc3_multi_band_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .I4(\IP2Bus_Data[2]_i_30_0 [2]),
        .O(\IP2Bus_Data[2]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hCACAC0C0C0CAC0C0)) 
    \IP2Bus_Data[2]_i_54 
       (.I0(\IP2Bus_Data[15]_i_108_n_0 ),
        .I1(\IP2Bus_Data[15]_i_49_0 [0]),
        .I2(bank9_read[135]),
        .I3(\bus2ip_addr_reg_reg[16]_6 ),
        .I4(\IP2Bus_Data[15]_i_49_1 [0]),
        .I5(adc03_overvol_irq),
        .O(\IP2Bus_Data[2]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0FBBFFFF)) 
    \IP2Bus_Data[2]_i_55 
       (.I0(\IP2Bus_Data[2]_i_35_0 ),
        .I1(axi_RdAck_r_reg_0),
        .I2(\IP2Bus_Data[15]_i_21_0 [0]),
        .I3(\adc3_slice1_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[14]_5 ),
        .I5(\bus2ip_addr_reg_reg[16]_5 ),
        .O(\IP2Bus_Data[2]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[2]_i_56 
       (.I0(Bus2IP_RdCE),
        .I1(\IP2Bus_Data[2]_i_38_0 ),
        .I2(axi_read_req_r_reg_7),
        .I3(\IP2Bus_Data[12]_i_26_1 ),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_reg[7]),
        .O(bank15_read[194]));
  LUT5 #(
    .INIT(32'h73FF7FFF)) 
    \IP2Bus_Data[2]_i_57 
       (.I0(adc31_overvol_irq),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\IP2Bus_Data[15]_i_11_0 ),
        .I3(\IP2Bus_Data[15]_i_23_1 [0]),
        .I4(\adc3_slice1_irq_en_reg[2] ),
        .O(\IP2Bus_Data[2]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h00C0E0E0)) 
    \IP2Bus_Data[2]_i_59 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(\IP2Bus_Data[2]_i_49_0 ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(adc30_overvol_irq),
        .I4(\IP2Bus_Data[15]_i_23_0 [0]),
        .O(\IP2Bus_Data[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \IP2Bus_Data[2]_i_6 
       (.I0(\IP2Bus_Data[2]_i_20_n_0 ),
        .I1(\IP2Bus_Data[2]_i_21_n_0 ),
        .I2(\IP2Bus_Data[2]_i_22_n_0 ),
        .I3(\IP2Bus_Data_reg[3] ),
        .I4(\IP2Bus_Data[2]_i_23_n_0 ),
        .I5(\IP2Bus_Data[2]_i_24_n_0 ),
        .O(\IP2Bus_Data[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF300E222F300C000)) 
    \IP2Bus_Data[2]_i_60 
       (.I0(\IP2Bus_Data[2]_i_42_0 ),
        .I1(\bus2ip_addr_reg_reg[14]_3 [2]),
        .I2(adc21_overvol_irq),
        .I3(\IP2Bus_Data[15]_i_71_1 [0]),
        .I4(bank13_read[133]),
        .I5(\bus2ip_addr_reg_reg[14]_3 [3]),
        .O(\IP2Bus_Data[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hCACAC0C0C0CAC0C0)) 
    \IP2Bus_Data[2]_i_62 
       (.I0(\IP2Bus_Data[15]_i_110_n_0 ),
        .I1(\IP2Bus_Data[15]_i_70_0 [0]),
        .I2(bank13_read[135]),
        .I3(\bus2ip_addr_reg_reg[14]_3 [4]),
        .I4(\IP2Bus_Data[15]_i_70_1 [0]),
        .I5(adc23_overvol_irq),
        .O(\IP2Bus_Data[2]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACC0C0000)) 
    \IP2Bus_Data[2]_i_63 
       (.I0(\IP2Bus_Data[15]_i_77_0 [0]),
        .I1(\IP2Bus_Data[15]_i_77_1 [0]),
        .I2(\bus2ip_addr_reg_reg[14]_4 [4]),
        .I3(adc13_overvol_irq),
        .I4(\IP2Bus_Data[15]_i_115_n_0 ),
        .I5(bank11_read[135]),
        .O(\IP2Bus_Data[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h00000000007FFF7F)) 
    \IP2Bus_Data[2]_i_64 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15]_0 ),
        .I2(\IP2Bus_Data[2]_i_47_0 [2]),
        .I3(bank11_read[193]),
        .I4(\IP2Bus_Data_reg[31] [2]),
        .I5(bank11_read[192]),
        .O(\IP2Bus_Data[2]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFFEC00EC00200020)) 
    \IP2Bus_Data[2]_i_65 
       (.I0(\IP2Bus_Data[2]_i_49_1 ),
        .I1(bank11_read[133]),
        .I2(\bus2ip_addr_reg_reg[14]_4 [3]),
        .I3(\bus2ip_addr_reg_reg[14]_4 [2]),
        .I4(adc11_overvol_irq),
        .I5(\IP2Bus_Data[15]_i_29_1 [0]),
        .O(\IP2Bus_Data[2]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \IP2Bus_Data[2]_i_66 
       (.I0(\IP2Bus_Data[15]_i_7_0 [0]),
        .I1(adc10_overvol_irq),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(\IP2Bus_Data[2]_i_49_0 ),
        .O(\IP2Bus_Data[2]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[2]_i_7 
       (.I0(\IP2Bus_Data[11]_i_2_1 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac0_do_mon[2]),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF400F4)) 
    \IP2Bus_Data[2]_i_8 
       (.I0(\IP2Bus_Data[2]_i_25_n_0 ),
        .I1(dac12_irq_en),
        .I2(\IP2Bus_Data[2]_i_26_n_0 ),
        .I3(\IP2Bus_Data[15]_i_34_n_0 ),
        .I4(\IP2Bus_Data[2]_i_27_n_0 ),
        .I5(\IP2Bus_Data[11]_i_24_n_0 ),
        .O(\IP2Bus_Data[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040404)) 
    \IP2Bus_Data[2]_i_9 
       (.I0(\IP2Bus_Data[2]_i_28_n_0 ),
        .I1(dac1_status[1]),
        .I2(bank3_read[0]),
        .I3(\IP2Bus_Data[3]_i_11_0 [2]),
        .I4(\IP2Bus_Data[11]_i_26_n_0 ),
        .I5(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBABBBAAABA)) 
    \IP2Bus_Data[30]_i_1 
       (.I0(\IP2Bus_Data[30]_i_2_n_0 ),
        .I1(\IP2Bus_Data[31]_i_8_n_0 ),
        .I2(\IP2Bus_Data[30]_i_3_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .I4(\IP2Bus_Data[30]_i_4_n_0 ),
        .I5(\IP2Bus_Data[30]_i_5_n_0 ),
        .O(\adc0_sample_rate_reg[31] [30]));
  LUT6 #(
    .INIT(64'hEEEEEFFFFFFFEFFF)) 
    \IP2Bus_Data[30]_i_10 
       (.I0(\IP2Bus_Data[30]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_0 ),
        .I2(\IP2Bus_Data[31]_i_7_1 [30]),
        .I3(bank15_read[193]),
        .I4(bank15_read[192]),
        .I5(\IP2Bus_Data[31]_i_7_0 [30]),
        .O(\IP2Bus_Data[30]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF0800080)) 
    \IP2Bus_Data[30]_i_11 
       (.I0(bank13_read[193]),
        .I1(\IP2Bus_Data[31]_i_7_3 [30]),
        .I2(\IP2Bus_Data_reg[15]_0 ),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [30]),
        .O(\IP2Bus_Data[30]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \IP2Bus_Data[30]_i_12 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\IP2Bus_Data[15]_i_27_n_0 ),
        .I2(\IP2Bus_Data[7]_i_19_n_0 ),
        .I3(\IP2Bus_Data[15]_i_28_n_0 ),
        .O(\IP2Bus_Data[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD3FFFFFFCFFFF)) 
    \IP2Bus_Data[30]_i_13 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_reg[13]),
        .I4(axi_read_req_r_reg[14]),
        .I5(axi_read_req_r_reg[10]),
        .O(\IP2Bus_Data[30]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hA888)) 
    \IP2Bus_Data[30]_i_2 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[30]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data[30]_i_8_n_0 ),
        .O(\IP2Bus_Data[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2808080)) 
    \IP2Bus_Data[30]_i_3 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(bank9_read[192]),
        .I2(\IP2Bus_Data_reg[31]_1 [30]),
        .I3(\IP2Bus_Data_reg[31]_2 [30]),
        .I4(bank9_read[193]),
        .O(\IP2Bus_Data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1111001000100010)) 
    \IP2Bus_Data[30]_i_4 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\IP2Bus_Data_reg[15] ),
        .I2(\IP2Bus_Data[31]_i_23_n_0 ),
        .I3(\IP2Bus_Data[30]_i_10_n_0 ),
        .I4(\IP2Bus_Data[31]_i_22_n_0 ),
        .I5(\IP2Bus_Data[30]_i_11_n_0 ),
        .O(\IP2Bus_Data[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[30]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [30]),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data_reg[31]_0 [30]),
        .O(\IP2Bus_Data[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808080)) 
    \IP2Bus_Data[30]_i_7 
       (.I0(\IP2Bus_Data[31]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_0 [30]),
        .I2(bank3_read[192]),
        .I3(bank3_read[193]),
        .I4(\IP2Bus_Data[31]_i_3_1 [30]),
        .I5(\IP2Bus_Data[31]_i_27_n_0 ),
        .O(\IP2Bus_Data[30]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h51404040)) 
    \IP2Bus_Data[30]_i_8 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(bank1_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_3 [30]),
        .I3(\IP2Bus_Data[31]_i_3_4 [30]),
        .I4(bank1_read[193]),
        .O(\IP2Bus_Data[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAEBFBFBF)) 
    \IP2Bus_Data[31]_i_10 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(bank1_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_3 [31]),
        .I3(\IP2Bus_Data[31]_i_3_4 [31]),
        .I4(bank1_read[193]),
        .O(\IP2Bus_Data[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[31]_i_11 
       (.I0(\IP2Bus_Data[3]_i_8_n_0 ),
        .I1(\IP2Bus_Data[13]_i_9_n_0 ),
        .O(\IP2Bus_Data[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \IP2Bus_Data[31]_i_12 
       (.I0(irq_enables[6]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\IP2Bus_Data[31]_i_3_2 ),
        .O(\IP2Bus_Data[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IP2Bus_Data[31]_i_13 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_reg[10]),
        .I4(axi_read_req_r_reg[14]),
        .I5(\IP2Bus_Data[31]_i_32_n_0 ),
        .O(\IP2Bus_Data[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \IP2Bus_Data[31]_i_14 
       (.I0(\IP2Bus_Data[12]_i_12_n_0 ),
        .I1(\IP2Bus_Data[4]_i_7_n_0 ),
        .I2(\IP2Bus_Data[14]_i_13_n_0 ),
        .I3(\IP2Bus_Data_reg[2]_1 ),
        .O(\IP2Bus_Data[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \IP2Bus_Data[31]_i_15 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(\IP2Bus_Data[31]_i_10_0 ),
        .O(bank9_read[193]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \IP2Bus_Data[31]_i_16 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_3),
        .I5(\IP2Bus_Data[31]_i_10_0 ),
        .O(bank9_read[192]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[31]_i_18 
       (.I0(\IP2Bus_Data[15]_i_28_n_0 ),
        .I1(\IP2Bus_Data[7]_i_19_n_0 ),
        .I2(\IP2Bus_Data[15]_i_27_n_0 ),
        .O(\IP2Bus_Data[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[31]_i_19 
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_3),
        .I5(\IP2Bus_Data[31]_i_10_0 ),
        .O(bank11_read[192]));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBBBB)) 
    \IP2Bus_Data[31]_i_2 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data[31]_i_4_n_0 ),
        .I2(\IP2Bus_Data[31]_i_5_n_0 ),
        .I3(\IP2Bus_Data_reg[8] ),
        .I4(\IP2Bus_Data[31]_i_7_n_0 ),
        .I5(\IP2Bus_Data[31]_i_8_n_0 ),
        .O(\adc0_sample_rate_reg[31] [31]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[31]_i_20 
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(\IP2Bus_Data[31]_i_10_0 ),
        .O(bank11_read[193]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F77FFFF)) 
    \IP2Bus_Data[31]_i_21 
       (.I0(bank13_read[193]),
        .I1(\IP2Bus_Data[31]_i_7_3 [31]),
        .I2(\IP2Bus_Data[31]_i_7_2 [31]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data_reg[15]_0 ),
        .I5(\IP2Bus_Data_reg[15] ),
        .O(\IP2Bus_Data[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[31]_i_22 
       (.I0(\IP2Bus_Data[31]_i_34_n_0 ),
        .I1(\IP2Bus_Data[31]_i_35_n_0 ),
        .I2(\IP2Bus_Data[1]_i_17_n_0 ),
        .O(\IP2Bus_Data[31]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[31]_i_23 
       (.I0(\IP2Bus_Data[31]_i_36_n_0 ),
        .I1(\IP2Bus_Data[31]_i_37_n_0 ),
        .I2(\IP2Bus_Data[0]_i_17_n_0 ),
        .O(\IP2Bus_Data[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF07F7)) 
    \IP2Bus_Data[31]_i_24 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_7_1 [31]),
        .I2(bank15_read[192]),
        .I3(\IP2Bus_Data[31]_i_7_0 [31]),
        .I4(\IP2Bus_Data_reg[15]_0 ),
        .I5(\IP2Bus_Data_reg[15] ),
        .O(\IP2Bus_Data[31]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[31]_i_25 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_4),
        .I2(axi_read_req_r_reg_3),
        .I3(\IP2Bus_Data[12]_i_26_1 ),
        .I4(axi_read_req_r_reg[7]),
        .O(bank3_read[192]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \IP2Bus_Data[31]_i_26 
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_4),
        .I2(\dac0_sample_rate_reg[0] ),
        .I3(\IP2Bus_Data[12]_i_26_1 ),
        .I4(axi_read_req_r_reg[7]),
        .O(bank3_read[193]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \IP2Bus_Data[31]_i_27 
       (.I0(\IP2Bus_Data[11]_i_24_n_0 ),
        .I1(axi_read_req_r_reg[14]),
        .I2(axi_read_req_r_reg[10]),
        .I3(axi_read_req_r_reg[12]),
        .I4(axi_read_req_r_reg[11]),
        .I5(axi_read_req_r_reg[13]),
        .O(\IP2Bus_Data[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[31]_i_28 
       (.I0(\IP2Bus_Data[15]_i_34_n_0 ),
        .I1(\IP2Bus_Data[15]_i_31_n_0 ),
        .O(\IP2Bus_Data[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5F5F5F5D5)) 
    \IP2Bus_Data[31]_i_29 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\IP2Bus_Data[0]_i_46_0 ),
        .I2(\bus2ip_addr_reg_reg[14]_6 ),
        .I3(adc3_restart_reg),
        .I4(\adc3_start_stage_reg[0] ),
        .I5(adc3_reset_reg),
        .O(\IP2Bus_Data[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0075FFFF00750075)) 
    \IP2Bus_Data[31]_i_3 
       (.I0(\IP2Bus_Data[31]_i_9_n_0 ),
        .I1(\IP2Bus_Data[31]_i_10_n_0 ),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \IP2Bus_Data[31]_i_30 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_3),
        .I5(\IP2Bus_Data[31]_i_10_0 ),
        .O(bank1_read[192]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \IP2Bus_Data[31]_i_31 
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(\IP2Bus_Data[31]_i_10_0 ),
        .O(bank1_read[193]));
  LUT6 #(
    .INIT(64'hFDFDFDFFFFFFFFFF)) 
    \IP2Bus_Data[31]_i_32 
       (.I0(\IP2Bus_Data[31]_i_38_n_0 ),
        .I1(\IP2Bus_Data[5]_i_23_n_0 ),
        .I2(bank0_read[42]),
        .I3(bank0_read[65]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(\IP2Bus_Data[22]_i_13_n_0 ),
        .O(\IP2Bus_Data[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAA8A8A8)) 
    \IP2Bus_Data[31]_i_34 
       (.I0(\IP2Bus_Data[12]_i_33_n_0 ),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\adc3_multi_band_reg[0] ),
        .I5(\IP2Bus_Data[12]_i_32_n_0 ),
        .O(\IP2Bus_Data[31]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[31]_i_35 
       (.I0(\IP2Bus_Data[4]_i_27_n_0 ),
        .I1(\IP2Bus_Data[4]_i_14_n_0 ),
        .O(\IP2Bus_Data[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \IP2Bus_Data[31]_i_36 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(bank15_read[193]),
        .I3(bank15_read[192]),
        .I4(\IP2Bus_Data[14]_i_40_n_0 ),
        .I5(\IP2Bus_Data[14]_i_39_n_0 ),
        .O(\IP2Bus_Data[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000005050515)) 
    \IP2Bus_Data[31]_i_37 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(axi_RdAck_r_reg_0),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(\adc3_slice1_irq_en_reg[2] ),
        .I4(\IP2Bus_Data[15]_i_11_0 ),
        .I5(\IP2Bus_Data[15]_i_67_n_0 ),
        .O(\IP2Bus_Data[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h05FF15FF00000000)) 
    \IP2Bus_Data[31]_i_38 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(axi_read_req_r_reg_3),
        .I2(axi_read_req_r_reg_2),
        .I3(axi_read_req_r_i_2__0_n_0),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(\IP2Bus_Data[15]_i_14_n_0 ),
        .O(\IP2Bus_Data[31]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[31]_i_4 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [31]),
        .I2(bank9_read[193]),
        .I3(bank9_read[192]),
        .I4(\IP2Bus_Data_reg[31]_1 [31]),
        .O(\IP2Bus_Data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A888AAA8AAA8AAA)) 
    \IP2Bus_Data[31]_i_5 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\IP2Bus_Data[31]_i_18_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [31]),
        .I3(bank11_read[192]),
        .I4(bank11_read[193]),
        .I5(\IP2Bus_Data_reg[31] [31]),
        .O(\IP2Bus_Data[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[31]_i_7 
       (.I0(\IP2Bus_Data[31]_i_21_n_0 ),
        .I1(\IP2Bus_Data[31]_i_22_n_0 ),
        .I2(\IP2Bus_Data[31]_i_23_n_0 ),
        .I3(\IP2Bus_Data[31]_i_24_n_0 ),
        .I4(\IP2Bus_Data_reg[13] ),
        .O(\IP2Bus_Data[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCFFFFFFCF73)) 
    \IP2Bus_Data[31]_i_8 
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[14]),
        .I2(axi_read_req_r_reg[10]),
        .I3(axi_read_req_r_reg[12]),
        .I4(axi_read_req_r_reg[11]),
        .I5(axi_read_req_r_reg[13]),
        .O(\IP2Bus_Data[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4777FFFFFFFF)) 
    \IP2Bus_Data[31]_i_9 
       (.I0(\IP2Bus_Data[31]_i_3_0 [31]),
        .I1(bank3_read[192]),
        .I2(bank3_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [31]),
        .I4(\IP2Bus_Data[31]_i_27_n_0 ),
        .I5(\IP2Bus_Data[31]_i_28_n_0 ),
        .O(\IP2Bus_Data[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFE2E2)) 
    \IP2Bus_Data[3]_i_1 
       (.I0(\IP2Bus_Data[3]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[3]_i_3_n_0 ),
        .I3(\IP2Bus_Data[3]_i_4_n_0 ),
        .I4(\IP2Bus_Data[3]_i_5_n_0 ),
        .I5(\IP2Bus_Data[3]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [3]));
  LUT6 #(
    .INIT(64'h7000FFFF70007000)) 
    \IP2Bus_Data[3]_i_10 
       (.I0(adc3_reset_reg),
        .I1(\bus2ip_addr_reg_reg[14]_6 ),
        .I2(dac0_status[2]),
        .I3(\IP2Bus_Data[3]_i_28_n_0 ),
        .I4(\IP2Bus_Data[11]_i_21_n_0 ),
        .I5(p_46_in[3]),
        .O(\IP2Bus_Data[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAABFBB)) 
    \IP2Bus_Data[3]_i_11 
       (.I0(\IP2Bus_Data[3]_i_29_n_0 ),
        .I1(\IP2Bus_Data[3]_i_30_n_0 ),
        .I2(\IP2Bus_Data[3]_i_31_n_0 ),
        .I3(\IP2Bus_Data[15]_i_34_n_0 ),
        .I4(\IP2Bus_Data[11]_i_24_n_0 ),
        .I5(\IP2Bus_Data[3]_i_32_n_0 ),
        .O(\IP2Bus_Data[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[3]_i_12 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[3]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(dac1_do_mon[3]),
        .I4(\IP2Bus_Data[15]_i_56_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[3]_i_13 
       (.I0(\IP2Bus_Data[3]_i_33_n_0 ),
        .I1(\IP2Bus_Data[11]_i_10_n_0 ),
        .I2(\IP2Bus_Data[3]_i_4_0 [3]),
        .O(\IP2Bus_Data[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2202)) 
    \IP2Bus_Data[3]_i_14 
       (.I0(\IP2Bus_Data[4]_i_7_n_0 ),
        .I1(\IP2Bus_Data[3]_i_34_n_0 ),
        .I2(\IP2Bus_Data[12]_i_12_n_0 ),
        .I3(\IP2Bus_Data[3]_i_35_n_0 ),
        .O(\IP2Bus_Data[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h45454500FFFFFFFF)) 
    \IP2Bus_Data[3]_i_15 
       (.I0(\IP2Bus_Data[3]_i_36_n_0 ),
        .I1(\IP2Bus_Data[4]_i_8_n_0 ),
        .I2(adc03_irq_en),
        .I3(\IP2Bus_Data[3]_i_37_n_0 ),
        .I4(\IP2Bus_Data[3]_i_38_n_0 ),
        .I5(\IP2Bus_Data[14]_i_13_n_0 ),
        .O(\IP2Bus_Data[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[3]_i_16 
       (.I0(\IP2Bus_Data[11]_i_29_n_0 ),
        .I1(adc3_do_mon[3]),
        .I2(\IP2Bus_Data[7]_i_15_n_0 ),
        .I3(adc2_do_mon[3]),
        .O(\IP2Bus_Data[3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[3]_i_17 
       (.I0(\IP2Bus_Data[3]_i_39_n_0 ),
        .I1(\IP2Bus_Data[0]_i_14_n_0 ),
        .I2(\IP2Bus_Data[3]_i_5_1 [3]),
        .O(\IP2Bus_Data[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h02020002)) 
    \IP2Bus_Data[3]_i_18 
       (.I0(\IP2Bus_Data[31]_i_37_n_0 ),
        .I1(\IP2Bus_Data[3]_i_40_n_0 ),
        .I2(\IP2Bus_Data[3]_i_41_n_0 ),
        .I3(\IP2Bus_Data[31]_i_36_n_0 ),
        .I4(\IP2Bus_Data[3]_i_42_n_0 ),
        .O(\IP2Bus_Data[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \IP2Bus_Data[3]_i_19 
       (.I0(\IP2Bus_Data[3]_i_43_n_0 ),
        .I1(\IP2Bus_Data[3]_i_44_n_0 ),
        .I2(\IP2Bus_Data[3]_i_5_0 ),
        .I3(\IP2Bus_Data[0]_i_18_n_0 ),
        .I4(adc33_irq_en),
        .I5(\IP2Bus_Data[3]_i_45_n_0 ),
        .O(\IP2Bus_Data[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    \IP2Bus_Data[3]_i_2 
       (.I0(\IP2Bus_Data[3]_i_7_n_0 ),
        .I1(\IP2Bus_Data[3]_i_8_n_0 ),
        .I2(\IP2Bus_Data[3]_i_9_n_0 ),
        .I3(\IP2Bus_Data[3]_i_10_n_0 ),
        .I4(\IP2Bus_Data_reg[2]_2 ),
        .I5(\IP2Bus_Data[3]_i_11_n_0 ),
        .O(\IP2Bus_Data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB3B3A3B3B3B3B3B3)) 
    \IP2Bus_Data[3]_i_20 
       (.I0(adc3_reset_reg),
        .I1(\IP2Bus_Data[3]_i_46_n_0 ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(adc3_restart_reg),
        .I5(\IP2Bus_Data[3]_i_6_0 [3]),
        .O(\IP2Bus_Data[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFDDD555500000000)) 
    \IP2Bus_Data[3]_i_21 
       (.I0(\IP2Bus_Data[3]_i_47_n_0 ),
        .I1(\IP2Bus_Data[3]_i_48_n_0 ),
        .I2(\IP2Bus_Data[31]_i_34_n_0 ),
        .I3(\IP2Bus_Data[3]_i_49_n_0 ),
        .I4(\IP2Bus_Data[31]_i_35_n_0 ),
        .I5(\IP2Bus_Data[1]_i_17_n_0 ),
        .O(\IP2Bus_Data[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h44F44444FFFFFFFF)) 
    \IP2Bus_Data[3]_i_23 
       (.I0(\IP2Bus_Data[3]_i_50_n_0 ),
        .I1(\IP2Bus_Data[3]_i_51_n_0 ),
        .I2(adc1_do_mon[3]),
        .I3(\IP2Bus_Data_reg[13] ),
        .I4(\IP2Bus_Data[0]_i_20_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \IP2Bus_Data[3]_i_24 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(adc3_reset_reg),
        .I2(\IP2Bus_Data[0]_i_46_0 ),
        .I3(adc3_restart_reg),
        .I4(\adc3_start_stage_reg[0] ),
        .I5(\IP2Bus_Data_reg[13] ),
        .O(\IP2Bus_Data[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000044444444444)) 
    \IP2Bus_Data[3]_i_25 
       (.I0(\IP2Bus_Data[3]_i_52_n_0 ),
        .I1(\IP2Bus_Data[3]_i_53_n_0 ),
        .I2(\IP2Bus_Data[3]_i_54_n_0 ),
        .I3(\IP2Bus_Data[7]_i_19_n_0 ),
        .I4(\IP2Bus_Data[3]_i_55_n_0 ),
        .I5(\IP2Bus_Data[3]_i_56_n_0 ),
        .O(\IP2Bus_Data[3]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \IP2Bus_Data[3]_i_26 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(axi_RdAck_r_reg),
        .I2(\IP2Bus_Data[2]_i_31 ),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .O(\bus2ip_addr_reg_reg[9] ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[3]_i_27 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [3]),
        .I2(bank1_read[139]),
        .I3(bank1_read[138]),
        .I4(\IP2Bus_Data[15]_i_12_0 [3]),
        .O(\IP2Bus_Data[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[3]_i_28 
       (.I0(\bus2ip_addr_reg_reg[14]_6 ),
        .I1(axi_read_req_r_reg[1]),
        .I2(axi_read_req_r_reg[2]),
        .I3(axi_read_req_r_reg[4]),
        .I4(axi_read_req_r_reg[0]),
        .I5(\IP2Bus_Data[2]_i_8_1 ),
        .O(\IP2Bus_Data[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040404)) 
    \IP2Bus_Data[3]_i_29 
       (.I0(\IP2Bus_Data[2]_i_28_n_0 ),
        .I1(dac1_status[2]),
        .I2(bank3_read[0]),
        .I3(\IP2Bus_Data[3]_i_11_0 [3]),
        .I4(\IP2Bus_Data[11]_i_26_n_0 ),
        .I5(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[3]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[3]_i_3 
       (.I0(\IP2Bus_Data[15]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [3]),
        .I2(bank0_read[2]),
        .O(\IP2Bus_Data[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8BBBBBBB)) 
    \IP2Bus_Data[3]_i_30 
       (.I0(\IP2Bus_Data[3]_i_57_n_0 ),
        .I1(\IP2Bus_Data[15]_i_88_n_0 ),
        .I2(dac13_irq_en),
        .I3(adc3_cmn_irq_en_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(\IP2Bus_Data[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[3]_i_31 
       (.I0(\IP2Bus_Data[31]_i_3_0 [3]),
        .I1(bank3_read[192]),
        .I2(bank3_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_1 [3]),
        .I4(\IP2Bus_Data[15]_i_31_n_0 ),
        .I5(\IP2Bus_Data[3]_i_58_n_0 ),
        .O(\IP2Bus_Data[3]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[3]_i_32 
       (.I0(\IP2Bus_Data[11]_i_2_1 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac0_do_mon[3]),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \IP2Bus_Data[3]_i_33 
       (.I0(adc3_reset_reg),
        .I1(adc0_status[1]),
        .I2(\bus2ip_addr_reg_reg[14]_5 ),
        .I3(\IP2Bus_Data[0]_i_46_0 ),
        .I4(\adc3_start_stage_reg[0] ),
        .I5(adc3_restart_reg),
        .O(\IP2Bus_Data[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[3]_i_34 
       (.I0(\IP2Bus_Data[15]_i_17_0 [3]),
        .I1(bank9_read[138]),
        .I2(bank9_read[139]),
        .I3(\IP2Bus_Data[15]_i_17_1 [3]),
        .I4(\IP2Bus_Data[15]_i_54_n_0 ),
        .I5(\IP2Bus_Data[3]_i_59_n_0 ),
        .O(\IP2Bus_Data[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[3]_i_35 
       (.I0(bank9_read[193]),
        .I1(\IP2Bus_Data_reg[31]_2 [3]),
        .I2(\IP2Bus_Data_reg[31]_1 [3]),
        .I3(bank9_read[192]),
        .O(\IP2Bus_Data[3]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \IP2Bus_Data[3]_i_36 
       (.I0(\IP2Bus_Data[3]_i_15_0 ),
        .I1(\bus2ip_addr_reg_reg[14]_5 ),
        .I2(\IP2Bus_Data[2]_i_31 ),
        .I3(axi_RdAck_r_reg),
        .I4(\adc3_sim_level_reg[0] ),
        .O(\IP2Bus_Data[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002222222)) 
    \IP2Bus_Data[3]_i_37 
       (.I0(\IP2Bus_Data[3]_i_60_n_0 ),
        .I1(\IP2Bus_Data[11]_i_38_n_0 ),
        .I2(\IP2Bus_Data[15]_i_21_0 [1]),
        .I3(adc01_irq_sync[0]),
        .I4(\bus2ip_addr_reg_reg[16]_5 ),
        .I5(\IP2Bus_Data[15]_i_59_n_0 ),
        .O(\IP2Bus_Data[3]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \IP2Bus_Data[3]_i_38 
       (.I0(\IP2Bus_Data[15]_i_50_n_0 ),
        .I1(\IP2Bus_Data[15]_i_5_0 [1]),
        .I2(adc00_irq_sync[0]),
        .I3(\bus2ip_addr_reg_reg[16]_3 ),
        .I4(\IP2Bus_Data[15]_i_59_n_0 ),
        .O(\IP2Bus_Data[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \IP2Bus_Data[3]_i_39 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(adc3_restart_reg),
        .I2(\IP2Bus_Data[0]_i_46_0 ),
        .I3(adc3_status[1]),
        .I4(\bus2ip_addr_reg_reg[11] ),
        .I5(adc3_reset_reg),
        .O(\IP2Bus_Data[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAABBBBBBBB)) 
    \IP2Bus_Data[3]_i_4 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[3]_i_12_n_0 ),
        .I2(\IP2Bus_Data[3]_i_13_n_0 ),
        .I3(\IP2Bus_Data[3]_i_14_n_0 ),
        .I4(\IP2Bus_Data[3]_i_15_n_0 ),
        .I5(\IP2Bus_Data_reg[2]_1 ),
        .O(\IP2Bus_Data[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[3]_i_40 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [3]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[3]),
        .O(\IP2Bus_Data[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hF8F888F888888888)) 
    \IP2Bus_Data[3]_i_41 
       (.I0(bank15_read[135]),
        .I1(\IP2Bus_Data[15]_i_22_0 [1]),
        .I2(\IP2Bus_Data[15]_i_61_1 [1]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(adc33_irq_sync[0]),
        .I5(\IP2Bus_Data[14]_i_44_n_0 ),
        .O(\IP2Bus_Data[3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[3]_i_42 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_7_1 [3]),
        .I2(\IP2Bus_Data[31]_i_7_0 [3]),
        .I3(bank15_read[192]),
        .O(\IP2Bus_Data[3]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[3]_i_43 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(axi_read_req_r_reg[2]),
        .I2(axi_read_req_r_reg[4]),
        .I3(\IP2Bus_Data[2]_i_8_1 ),
        .O(\IP2Bus_Data[3]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \IP2Bus_Data[3]_i_44 
       (.I0(\adc3_sim_level_reg[0] ),
        .I1(axi_RdAck_r_reg),
        .I2(\IP2Bus_Data[2]_i_31 ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .O(\IP2Bus_Data[3]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    \IP2Bus_Data[3]_i_45 
       (.I0(\IP2Bus_Data[3]_i_61_n_0 ),
        .I1(\IP2Bus_Data[3]_i_62_n_0 ),
        .I2(\IP2Bus_Data[3]_i_19_0 ),
        .I3(\IP2Bus_Data[15]_i_66_n_0 ),
        .I4(\IP2Bus_Data[3]_i_64_n_0 ),
        .I5(\IP2Bus_Data[14]_i_36_n_0 ),
        .O(\IP2Bus_Data[3]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \IP2Bus_Data[3]_i_46 
       (.I0(adc2_status[1]),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\IP2Bus_Data[0]_i_46_0 ),
        .I3(\adc3_start_stage_reg[0] ),
        .I4(adc3_restart_reg),
        .O(\IP2Bus_Data[3]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hEEFE0000EEFEEEFE)) 
    \IP2Bus_Data[3]_i_47 
       (.I0(\IP2Bus_Data[3]_i_65_n_0 ),
        .I1(\IP2Bus_Data[3]_i_66_n_0 ),
        .I2(\IP2Bus_Data[3]_i_67_n_0 ),
        .I3(\IP2Bus_Data[3]_i_68_n_0 ),
        .I4(\IP2Bus_Data[2]_i_41_n_0 ),
        .I5(\IP2Bus_Data[3]_i_21_0 ),
        .O(\IP2Bus_Data[3]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[3]_i_48 
       (.I0(\IP2Bus_Data[15]_i_26_0 [3]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [3]),
        .I4(\IP2Bus_Data[12]_i_33_n_0 ),
        .I5(\IP2Bus_Data[3]_i_69_n_0 ),
        .O(\IP2Bus_Data[3]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[3]_i_49 
       (.I0(bank13_read[193]),
        .I1(\IP2Bus_Data[31]_i_7_3 [3]),
        .I2(\IP2Bus_Data[31]_i_7_2 [3]),
        .I3(bank13_read[192]),
        .O(\IP2Bus_Data[3]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \IP2Bus_Data[3]_i_5 
       (.I0(\IP2Bus_Data_reg[0] ),
        .I1(\IP2Bus_Data[3]_i_16_n_0 ),
        .I2(\IP2Bus_Data[3]_i_17_n_0 ),
        .I3(\IP2Bus_Data[3]_i_18_n_0 ),
        .I4(\IP2Bus_Data[3]_i_19_n_0 ),
        .I5(\IP2Bus_Data_reg[2]_0 ),
        .O(\IP2Bus_Data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5F5F5F7F)) 
    \IP2Bus_Data[3]_i_50 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\IP2Bus_Data[0]_i_46_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(adc3_restart_reg),
        .I4(\adc3_start_stage_reg[0] ),
        .I5(adc3_reset_reg),
        .O(\IP2Bus_Data[3]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h00F0008800000000)) 
    \IP2Bus_Data[3]_i_51 
       (.I0(\IP2Bus_Data[0]_i_46_0 ),
        .I1(\IP2Bus_Data[0]_i_41_0 [1]),
        .I2(\IP2Bus_Data[3]_i_23_0 [3]),
        .I3(adc3_restart_reg),
        .I4(\adc3_start_stage_reg[0] ),
        .I5(\bus2ip_addr_reg_reg[15]_0 ),
        .O(\IP2Bus_Data[3]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h3033302230003022)) 
    \IP2Bus_Data[3]_i_52 
       (.I0(\IP2Bus_Data[3]_i_70_n_0 ),
        .I1(\IP2Bus_Data[15]_i_72_n_0 ),
        .I2(adc13_irq_en),
        .I3(bank11_read[129]),
        .I4(\IP2Bus_Data[15]_i_75_n_0 ),
        .I5(\IP2Bus_Data[3]_i_71_n_0 ),
        .O(\IP2Bus_Data[3]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \IP2Bus_Data[3]_i_53 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\IP2Bus_Data[2]_i_31 ),
        .I2(axi_RdAck_r_reg),
        .I3(\adc3_sim_level_reg[0] ),
        .I4(\IP2Bus_Data[3]_i_25_0 ),
        .O(\IP2Bus_Data[3]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[3]_i_54 
       (.I0(bank11_read[193]),
        .I1(\IP2Bus_Data_reg[31] [3]),
        .I2(\IP2Bus_Data_reg[31]_0 [3]),
        .I3(bank11_read[192]),
        .O(\IP2Bus_Data[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[3]_i_55 
       (.I0(\IP2Bus_Data[15]_i_30_0 [3]),
        .I1(bank11_read[138]),
        .I2(bank11_read[139]),
        .I3(\IP2Bus_Data[15]_i_30_1 [3]),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .I5(\IP2Bus_Data[3]_i_72_n_0 ),
        .O(\IP2Bus_Data[3]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h11101111)) 
    \IP2Bus_Data[3]_i_56 
       (.I0(\IP2Bus_Data[12]_i_38_n_0 ),
        .I1(\IP2Bus_Data[15]_i_72_n_0 ),
        .I2(\IP2Bus_Data[12]_i_37_n_0 ),
        .I3(\IP2Bus_Data[12]_i_36_n_0 ),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .O(\IP2Bus_Data[3]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h74447777)) 
    \IP2Bus_Data[3]_i_57 
       (.I0(\IP2Bus_Data[7]_i_3_0 [3]),
        .I1(\bus2ip_addr_reg_reg[6]_0 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data[3]_i_30_0 ),
        .O(\IP2Bus_Data[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h1111100000001000)) 
    \IP2Bus_Data[3]_i_58 
       (.I0(\IP2Bus_Data[15]_i_80_n_0 ),
        .I1(bank3_read[135]),
        .I2(\IP2Bus_Data[15]_i_9_1 [3]),
        .I3(bank3_read[139]),
        .I4(bank3_read[138]),
        .I5(\IP2Bus_Data[15]_i_9_0 [3]),
        .O(\IP2Bus_Data[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hCACAC0C0C0CAC0C0)) 
    \IP2Bus_Data[3]_i_59 
       (.I0(\IP2Bus_Data[15]_i_108_n_0 ),
        .I1(\IP2Bus_Data[15]_i_49_0 [1]),
        .I2(bank9_read[135]),
        .I3(\bus2ip_addr_reg_reg[16]_6 ),
        .I4(\IP2Bus_Data[15]_i_49_1 [1]),
        .I5(adc03_irq_sync[0]),
        .O(\IP2Bus_Data[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFF0DFF0DFFFFFF0D)) 
    \IP2Bus_Data[3]_i_6 
       (.I0(\IP2Bus_Data[3]_i_20_n_0 ),
        .I1(\IP2Bus_Data[3]_i_21_n_0 ),
        .I2(\IP2Bus_Data_reg[3] ),
        .I3(\IP2Bus_Data[3]_i_23_n_0 ),
        .I4(\IP2Bus_Data[3]_i_24_n_0 ),
        .I5(\IP2Bus_Data[3]_i_25_n_0 ),
        .O(\IP2Bus_Data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0FBBFFFF)) 
    \IP2Bus_Data[3]_i_60 
       (.I0(\IP2Bus_Data[3]_i_37_0 ),
        .I1(axi_RdAck_r_reg_0),
        .I2(\IP2Bus_Data[15]_i_21_0 [1]),
        .I3(\adc3_slice1_irq_en_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[14]_5 ),
        .I5(\bus2ip_addr_reg_reg[16]_5 ),
        .O(\IP2Bus_Data[3]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF777FFFFFFFF)) 
    \IP2Bus_Data[3]_i_61 
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(\IP2Bus_Data[3]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'h73FF7FFF)) 
    \IP2Bus_Data[3]_i_62 
       (.I0(adc31_irq_sync[0]),
        .I1(\bus2ip_addr_reg_reg[11] ),
        .I2(\IP2Bus_Data[15]_i_11_0 ),
        .I3(\IP2Bus_Data[15]_i_23_1 [1]),
        .I4(\adc3_slice1_irq_en_reg[2] ),
        .O(\IP2Bus_Data[3]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h00C0E0E0)) 
    \IP2Bus_Data[3]_i_64 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(\IP2Bus_Data[2]_i_49_0 ),
        .I2(\bus2ip_addr_reg_reg[11] ),
        .I3(adc30_irq_sync[0]),
        .I4(\IP2Bus_Data[15]_i_23_0 [1]),
        .O(\IP2Bus_Data[3]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h0000500054005400)) 
    \IP2Bus_Data[3]_i_65 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .I2(\IP2Bus_Data[2]_i_49_0 ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(adc20_irq_sync[0]),
        .I5(\IP2Bus_Data[15]_i_71_0 [0]),
        .O(\IP2Bus_Data[3]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FE00FF00FE00)) 
    \IP2Bus_Data[3]_i_66 
       (.I0(axi_RdAck_r_reg),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\IP2Bus_Data[2]_i_31 ),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(adc3_cmn_irq_en_reg),
        .I5(adc23_irq_en),
        .O(\IP2Bus_Data[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF777F)) 
    \IP2Bus_Data[3]_i_67 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(\IP2Bus_Data[3]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hF300E222F300C000)) 
    \IP2Bus_Data[3]_i_68 
       (.I0(\IP2Bus_Data[3]_i_47_0 ),
        .I1(\bus2ip_addr_reg_reg[14]_3 [2]),
        .I2(adc21_irq_sync[0]),
        .I3(\IP2Bus_Data[15]_i_71_1 [1]),
        .I4(bank13_read[133]),
        .I5(\bus2ip_addr_reg_reg[14]_3 [3]),
        .O(\IP2Bus_Data[3]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hCACAC0C0C0CAC0C0)) 
    \IP2Bus_Data[3]_i_69 
       (.I0(\IP2Bus_Data[15]_i_110_n_0 ),
        .I1(\IP2Bus_Data[15]_i_70_0 [1]),
        .I2(bank13_read[135]),
        .I3(\bus2ip_addr_reg_reg[14]_3 [4]),
        .I4(\IP2Bus_Data[15]_i_70_1 [1]),
        .I5(adc23_irq_sync[0]),
        .O(\IP2Bus_Data[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h5F1F5F1F5F1F1F1F)) 
    \IP2Bus_Data[3]_i_7 
       (.I0(\IP2Bus_Data[3]_i_8_n_0 ),
        .I1(p_36_in[3]),
        .I2(\IP2Bus_Data[13]_i_20_n_0 ),
        .I3(\IP2Bus_Data[4]_i_32_n_0 ),
        .I4(\bus2ip_addr_reg_reg[9] ),
        .I5(\IP2Bus_Data[3]_i_2_0 ),
        .O(\IP2Bus_Data[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFEC00EC00200020)) 
    \IP2Bus_Data[3]_i_70 
       (.I0(\IP2Bus_Data[3]_i_52_0 ),
        .I1(bank11_read[133]),
        .I2(\bus2ip_addr_reg_reg[14]_4 [3]),
        .I3(\bus2ip_addr_reg_reg[14]_4 [2]),
        .I4(adc11_irq_sync[0]),
        .I5(\IP2Bus_Data[15]_i_29_1 [1]),
        .O(\IP2Bus_Data[3]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \IP2Bus_Data[3]_i_71 
       (.I0(\IP2Bus_Data[15]_i_7_0 [1]),
        .I1(adc10_irq_sync[0]),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(\IP2Bus_Data[2]_i_49_0 ),
        .O(\IP2Bus_Data[3]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACC0C0000)) 
    \IP2Bus_Data[3]_i_72 
       (.I0(\IP2Bus_Data[15]_i_77_0 [1]),
        .I1(\IP2Bus_Data[15]_i_77_1 [1]),
        .I2(\bus2ip_addr_reg_reg[14]_4 [4]),
        .I3(adc13_irq_sync[0]),
        .I4(\IP2Bus_Data[15]_i_115_n_0 ),
        .I5(bank11_read[135]),
        .O(\IP2Bus_Data[3]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \IP2Bus_Data[3]_i_75 
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_5),
        .I5(\IP2Bus_Data[15]_i_74_0 ),
        .O(bank13_read[133]));
  LUT6 #(
    .INIT(64'h0000000033333337)) 
    \IP2Bus_Data[3]_i_8 
       (.I0(\IP2Bus_Data[2]_i_31 ),
        .I1(\bus2ip_addr_reg_reg[14]_6 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(axi_RdAck_r_reg),
        .I4(adc3_cmn_irq_en_reg),
        .I5(\IP2Bus_Data[13]_i_22_n_0 ),
        .O(\IP2Bus_Data[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[3]_i_9 
       (.I0(\IP2Bus_Data[31]_i_3_3 [3]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_4 [3]),
        .I4(\IP2Bus_Data[13]_i_9_n_0 ),
        .I5(\IP2Bus_Data[3]_i_27_n_0 ),
        .O(\IP2Bus_Data[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    \IP2Bus_Data[4]_i_1 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[4]_i_2_n_0 ),
        .I2(\IP2Bus_Data[4]_i_3_n_0 ),
        .I3(\IP2Bus_Data[4]_i_4_n_0 ),
        .I4(\IP2Bus_Data[4]_i_5_n_0 ),
        .I5(\IP2Bus_Data[4]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[4]_i_10 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[4]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(dac1_do_mon[4]),
        .I4(\IP2Bus_Data[15]_i_56_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IP2Bus_Data[4]_i_11 
       (.I0(\IP2Bus_Data[15]_i_72_n_0 ),
        .I1(adc3_cmn_irq_en_reg),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .O(\IP2Bus_Data[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[4]_i_12 
       (.I0(\IP2Bus_Data_reg[31]_0 [4]),
        .I1(bank11_read[192]),
        .I2(bank11_read[193]),
        .I3(\IP2Bus_Data_reg[31] [4]),
        .I4(\IP2Bus_Data[7]_i_19_n_0 ),
        .I5(\IP2Bus_Data[4]_i_25_n_0 ),
        .O(\IP2Bus_Data[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFF00000000)) 
    \IP2Bus_Data[4]_i_13 
       (.I0(\IP2Bus_Data[15]_i_26_0 [4]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [4]),
        .I4(\IP2Bus_Data[4]_i_26_n_0 ),
        .I5(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0008080808080800)) 
    \IP2Bus_Data[4]_i_14 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_reg[4]),
        .I3(axi_read_req_r_reg[2]),
        .I4(axi_read_req_r_reg[0]),
        .I5(axi_read_req_r_reg[1]),
        .O(\IP2Bus_Data[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h777777777FFFFFFF)) 
    \IP2Bus_Data[4]_i_15 
       (.I0(\IP2Bus_Data_reg[15]_0 ),
        .I1(\IP2Bus_Data[1]_i_17_n_0 ),
        .I2(adc2_cmn_irq_en),
        .I3(\IP2Bus_Data[4]_i_27_n_0 ),
        .I4(bank13_read[129]),
        .I5(\IP2Bus_Data[31]_i_35_n_0 ),
        .O(\IP2Bus_Data[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_16 
       (.I0(\bus2ip_addr_reg_reg[14]_1 ),
        .I1(adc1_do_mon[4]),
        .O(\IP2Bus_Data[4]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \IP2Bus_Data[4]_i_17 
       (.I0(adc3_cmn_irq_en),
        .I1(\IP2Bus_Data[0]_i_18_n_0 ),
        .I2(\IP2Bus_Data[15]_i_68_n_0 ),
        .O(\IP2Bus_Data[4]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[4]_i_18 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(adc2_do_mon[4]),
        .I2(\IP2Bus_Data[13]_i_16_0 ),
        .I3(adc3_do_mon[4]),
        .O(\IP2Bus_Data[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F77FFFF)) 
    \IP2Bus_Data[4]_i_19 
       (.I0(bank15_read[193]),
        .I1(\IP2Bus_Data[31]_i_7_1 [4]),
        .I2(\IP2Bus_Data[31]_i_7_0 [4]),
        .I3(bank15_read[192]),
        .I4(\IP2Bus_Data[31]_i_36_n_0 ),
        .I5(\IP2Bus_Data[4]_i_29_n_0 ),
        .O(\IP2Bus_Data[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABBFEFF)) 
    \IP2Bus_Data[4]_i_2 
       (.I0(\IP2Bus_Data[15]_i_20_n_0 ),
        .I1(\IP2Bus_Data[4]_i_7_n_0 ),
        .I2(\IP2Bus_Data[4]_i_8_n_0 ),
        .I3(adc0_cmn_irq_en),
        .I4(\IP2Bus_Data[4]_i_9_n_0 ),
        .I5(\IP2Bus_Data[4]_i_10_n_0 ),
        .O(\IP2Bus_Data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0444FFFFFFFF)) 
    \IP2Bus_Data[4]_i_20 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(irq_enables[2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(\IP2Bus_Data[4]_i_6_0 ),
        .I4(\IP2Bus_Data[4]_i_30_n_0 ),
        .I5(\IP2Bus_Data[4]_i_31_n_0 ),
        .O(\IP2Bus_Data[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45440100)) 
    \IP2Bus_Data[4]_i_21 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[3]_i_8_n_0 ),
        .I2(\IP2Bus_Data[4]_i_32_n_0 ),
        .I3(p_36_in[4]),
        .I4(\IP2Bus_Data[4]_i_33_n_0 ),
        .I5(\IP2Bus_Data[4]_i_34_n_0 ),
        .O(\IP2Bus_Data[4]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \IP2Bus_Data[4]_i_22 
       (.I0(\IP2Bus_Data[31]_i_27_n_0 ),
        .I1(\IP2Bus_Data[11]_i_25_n_0 ),
        .I2(\IP2Bus_Data[4]_i_35_n_0 ),
        .I3(\IP2Bus_Data[4]_i_36_n_0 ),
        .I4(\IP2Bus_Data[4]_i_37_n_0 ),
        .O(\IP2Bus_Data[4]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \IP2Bus_Data[4]_i_23 
       (.I0(axi_read_req_r_reg[4]),
        .I1(axi_read_req_r_reg[2]),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg_5),
        .I4(\bus2ip_addr_reg_reg[14]_5 ),
        .O(\IP2Bus_Data[4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[4]_i_24 
       (.I0(\IP2Bus_Data[15]_i_54_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_1 [4]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(\IP2Bus_Data[15]_i_17_0 [4]),
        .O(\IP2Bus_Data[4]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[4]_i_25 
       (.I0(\IP2Bus_Data[12]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_30_1 [4]),
        .I2(bank11_read[139]),
        .I3(bank11_read[138]),
        .I4(\IP2Bus_Data[15]_i_30_0 [4]),
        .O(\IP2Bus_Data[4]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[4]_i_26 
       (.I0(\IP2Bus_Data[12]_i_32_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [4]),
        .I2(bank13_read[193]),
        .I3(bank13_read[192]),
        .I4(\IP2Bus_Data[31]_i_7_2 [4]),
        .O(\IP2Bus_Data[4]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \IP2Bus_Data[4]_i_27 
       (.I0(\IP2Bus_Data[2]_i_31 ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(axi_RdAck_r_reg),
        .O(\IP2Bus_Data[4]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_28 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank13_read[129]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[4]_i_29 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [4]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[4]),
        .O(\IP2Bus_Data[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \IP2Bus_Data[4]_i_3 
       (.I0(\IP2Bus_Data[4]_i_11_n_0 ),
        .I1(adc1_cmn_irq_en),
        .I2(\IP2Bus_Data[15]_i_27_n_0 ),
        .I3(\IP2Bus_Data_reg[13] ),
        .I4(\IP2Bus_Data[4]_i_12_n_0 ),
        .I5(\IP2Bus_Data[12]_i_19_n_0 ),
        .O(\IP2Bus_Data[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[4]_i_30 
       (.I0(\IP2Bus_Data[31]_i_38_n_0 ),
        .I1(\IP2Bus_Data[4]_i_38_n_0 ),
        .I2(bank0_read[13]),
        .O(\IP2Bus_Data[4]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \IP2Bus_Data[4]_i_31 
       (.I0(\IP2Bus_Data[15]_i_14_n_0 ),
        .I1(\IP2Bus_Data[4]_i_40_n_0 ),
        .I2(bank0_read[2]),
        .I3(\IP2Bus_Data_reg[15]_1 [4]),
        .O(\IP2Bus_Data[4]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \IP2Bus_Data[4]_i_32 
       (.I0(adc3_cmn_irq_en_reg),
        .I1(axi_RdAck_r_reg),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .I4(\IP2Bus_Data[2]_i_31 ),
        .O(\IP2Bus_Data[4]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h000001FF)) 
    \IP2Bus_Data[4]_i_33 
       (.I0(\IP2Bus_Data[4]_i_41_n_0 ),
        .I1(\IP2Bus_Data[13]_i_18_n_0 ),
        .I2(\IP2Bus_Data[13]_i_17_n_0 ),
        .I3(\IP2Bus_Data[4]_i_42_n_0 ),
        .I4(\IP2Bus_Data[13]_i_19_n_0 ),
        .O(\IP2Bus_Data[4]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \IP2Bus_Data[4]_i_34 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\IP2Bus_Data_reg[13]_0 ),
        .I2(dac0_do_mon[4]),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[4]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[4]_i_35 
       (.I0(\IP2Bus_Data[15]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_9_1 [4]),
        .I2(bank3_read[139]),
        .I3(bank3_read[138]),
        .I4(\IP2Bus_Data[15]_i_9_0 [4]),
        .O(\IP2Bus_Data[4]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h5D7F7F7F)) 
    \IP2Bus_Data[4]_i_36 
       (.I0(\IP2Bus_Data[15]_i_31_n_0 ),
        .I1(bank3_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_0 [4]),
        .I3(\IP2Bus_Data[31]_i_3_1 [4]),
        .I4(bank3_read[193]),
        .O(\IP2Bus_Data[4]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h8BBBBBBB)) 
    \IP2Bus_Data[4]_i_37 
       (.I0(\IP2Bus_Data[4]_i_43_n_0 ),
        .I1(\IP2Bus_Data[15]_i_88_n_0 ),
        .I2(dac1_cmn_irq_en),
        .I3(adc3_cmn_irq_en_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(\IP2Bus_Data[4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFF7F7F)) 
    \IP2Bus_Data[4]_i_38 
       (.I0(axi_read_req_r_i_2__0_n_0),
        .I1(axi_read_req_r_reg_2),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[0]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(\IP2Bus_Data[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \IP2Bus_Data[4]_i_39 
       (.I0(axi_read_req_r_i_2__0_n_0),
        .I1(axi_read_req_r_reg_2),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[2]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[0]),
        .O(bank0_read[13]));
  LUT6 #(
    .INIT(64'h00000000FF0E000E)) 
    \IP2Bus_Data[4]_i_4 
       (.I0(\IP2Bus_Data[4]_i_13_n_0 ),
        .I1(\IP2Bus_Data[4]_i_14_n_0 ),
        .I2(\IP2Bus_Data[4]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\IP2Bus_Data[4]_i_16_n_0 ),
        .I5(\IP2Bus_Data_reg[13] ),
        .O(\IP2Bus_Data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \IP2Bus_Data[4]_i_40 
       (.I0(axi_read_req_r_reg[0]),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg[2]),
        .I3(axi_read_req_r_reg[1]),
        .I4(axi_read_req_r_reg_2),
        .I5(axi_read_req_r_i_2__0_n_0),
        .O(\IP2Bus_Data[4]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[4]_i_41 
       (.I0(\IP2Bus_Data[31]_i_3_3 [4]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_4 [4]),
        .O(\IP2Bus_Data[4]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[4]_i_42 
       (.I0(\IP2Bus_Data[15]_i_12_0 [4]),
        .I1(bank1_read[138]),
        .I2(bank1_read[139]),
        .I3(\IP2Bus_Data[15]_i_12_1 [4]),
        .O(\IP2Bus_Data[4]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h7444777777777777)) 
    \IP2Bus_Data[4]_i_43 
       (.I0(\IP2Bus_Data[7]_i_3_0 [4]),
        .I1(\bus2ip_addr_reg_reg[6]_0 ),
        .I2(\adc3_sim_level_reg[0] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(dac1_cmn_irq_en),
        .I5(dac1_powerup_state_irq),
        .O(\IP2Bus_Data[4]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h55555555F7F7FFF7)) 
    \IP2Bus_Data[4]_i_5 
       (.I0(\IP2Bus_Data_reg[8] ),
        .I1(\IP2Bus_Data[4]_i_17_n_0 ),
        .I2(\IP2Bus_Data[4]_i_18_n_0 ),
        .I3(\IP2Bus_Data[14]_i_18_n_0 ),
        .I4(\IP2Bus_Data[4]_i_19_n_0 ),
        .I5(\IP2Bus_Data[12]_i_20_n_0 ),
        .O(\IP2Bus_Data[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \IP2Bus_Data[4]_i_6 
       (.I0(\IP2Bus_Data[4]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[4]_i_21_n_0 ),
        .I3(\IP2Bus_Data[4]_i_22_n_0 ),
        .O(\IP2Bus_Data[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \IP2Bus_Data[4]_i_7 
       (.I0(\IP2Bus_Data[15]_i_50_n_0 ),
        .I1(\bus2ip_addr_reg_reg[6] ),
        .I2(\IP2Bus_Data[4]_i_23_n_0 ),
        .I3(\IP2Bus_Data[15]_i_59_n_0 ),
        .O(\IP2Bus_Data[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[4]_i_8 
       (.I0(axi_RdAck_r_reg),
        .I1(\adc3_sim_level_reg[0] ),
        .I2(\IP2Bus_Data[2]_i_31 ),
        .I3(adc3_cmn_irq_en_reg),
        .I4(\bus2ip_addr_reg_reg[14]_5 ),
        .O(\IP2Bus_Data[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    \IP2Bus_Data[4]_i_9 
       (.I0(\IP2Bus_Data[4]_i_24_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [4]),
        .I2(bank9_read[192]),
        .I3(bank9_read[193]),
        .I4(\IP2Bus_Data_reg[31]_2 [4]),
        .I5(\IP2Bus_Data[12]_i_12_n_0 ),
        .O(\IP2Bus_Data[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE2FFE2FFE2FFE2E2)) 
    \IP2Bus_Data[5]_i_1 
       (.I0(\IP2Bus_Data[5]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[5]_i_3_n_0 ),
        .I3(\IP2Bus_Data[5]_i_4_n_0 ),
        .I4(\IP2Bus_Data[5]_i_5_n_0 ),
        .I5(\IP2Bus_Data[5]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \IP2Bus_Data[5]_i_10 
       (.I0(\IP2Bus_Data_reg[13]_0 ),
        .I1(\bus2ip_addr_reg_reg[6]_0 ),
        .I2(\IP2Bus_Data[7]_i_3_0 [5]),
        .I3(\IP2Bus_Data[15]_i_33_n_0 ),
        .O(\IP2Bus_Data[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAEFF)) 
    \IP2Bus_Data[5]_i_11 
       (.I0(\IP2Bus_Data[5]_i_23_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\IP2Bus_Data[5]_i_3_0 ),
        .I3(irq_enables[3]),
        .I4(\IP2Bus_Data[5]_i_24_n_0 ),
        .I5(\IP2Bus_Data[5]_i_25_n_0 ),
        .O(\IP2Bus_Data[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[5]_i_12 
       (.I0(axi_read_req_r_i_2__0_n_0),
        .I1(axi_read_req_r_reg_2),
        .I2(axi_read_req_r_reg[1]),
        .I3(axi_read_req_r_reg[2]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[0]),
        .O(bank0_read[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[5]_i_13 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[5]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(dac1_do_mon[5]),
        .I4(\IP2Bus_Data[15]_i_56_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h07F7FFFF)) 
    \IP2Bus_Data[5]_i_14 
       (.I0(\IP2Bus_Data[15]_i_17_1 [5]),
        .I1(bank9_read[139]),
        .I2(bank9_read[138]),
        .I3(\IP2Bus_Data[15]_i_17_0 [5]),
        .I4(\IP2Bus_Data[15]_i_54_n_0 ),
        .O(\IP2Bus_Data[5]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[5]_i_15 
       (.I0(bank9_read[193]),
        .I1(\IP2Bus_Data_reg[31]_2 [5]),
        .I2(\IP2Bus_Data_reg[31]_1 [5]),
        .I3(bank9_read[192]),
        .O(\IP2Bus_Data[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[5]_i_16 
       (.I0(\IP2Bus_Data[5]_i_26_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [5]),
        .I2(bank11_read[192]),
        .I3(bank11_read[193]),
        .I4(\IP2Bus_Data_reg[31] [5]),
        .I5(\IP2Bus_Data[7]_i_19_n_0 ),
        .O(\IP2Bus_Data[5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[5]_i_17 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\bus2ip_addr_reg_reg[14]_1 ),
        .I2(adc1_do_mon[5]),
        .I3(\IP2Bus_Data_reg[15] ),
        .O(\IP2Bus_Data[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h2777277727770000)) 
    \IP2Bus_Data[5]_i_18 
       (.I0(bank13_read[138]),
        .I1(\IP2Bus_Data[15]_i_26_0 [5]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [5]),
        .I4(\IP2Bus_Data[5]_i_27_n_0 ),
        .I5(\IP2Bus_Data[12]_i_32_n_0 ),
        .O(\IP2Bus_Data[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    \IP2Bus_Data[5]_i_19 
       (.I0(\IP2Bus_Data[5]_i_28_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [5]),
        .I2(bank15_read[192]),
        .I3(bank15_read[193]),
        .I4(\IP2Bus_Data[31]_i_7_1 [5]),
        .I5(\IP2Bus_Data[31]_i_36_n_0 ),
        .O(\IP2Bus_Data[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4F444444)) 
    \IP2Bus_Data[5]_i_2 
       (.I0(\IP2Bus_Data[5]_i_7_n_0 ),
        .I1(\IP2Bus_Data[12]_i_10_n_0 ),
        .I2(\IP2Bus_Data[5]_i_8_n_0 ),
        .I3(\IP2Bus_Data[5]_i_9_n_0 ),
        .I4(\IP2Bus_Data[15]_i_10_n_0 ),
        .I5(\IP2Bus_Data[5]_i_10_n_0 ),
        .O(\IP2Bus_Data[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[5]_i_20 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(adc2_do_mon[5]),
        .I2(\IP2Bus_Data[13]_i_16_0 ),
        .I3(adc3_do_mon[5]),
        .O(\IP2Bus_Data[5]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[5]_i_21 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [5]),
        .I2(bank1_read[139]),
        .I3(bank1_read[138]),
        .I4(\IP2Bus_Data[15]_i_12_0 [5]),
        .O(\IP2Bus_Data[5]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h5D7F7F7F)) 
    \IP2Bus_Data[5]_i_22 
       (.I0(\IP2Bus_Data[15]_i_31_n_0 ),
        .I1(bank3_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_0 [5]),
        .I3(\IP2Bus_Data[31]_i_3_1 [5]),
        .I4(bank3_read[193]),
        .O(\IP2Bus_Data[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0A080A000)) 
    \IP2Bus_Data[5]_i_23 
       (.I0(axi_read_req_r_i_2__0_n_0),
        .I1(axi_read_req_r_reg[4]),
        .I2(axi_read_req_r_reg_2),
        .I3(axi_read_req_r_reg[2]),
        .I4(axi_read_req_r_reg[0]),
        .I5(axi_read_req_r_reg[1]),
        .O(\IP2Bus_Data[5]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFF57)) 
    \IP2Bus_Data[5]_i_24 
       (.I0(\IP2Bus_Data[22]_i_13_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(bank0_read[65]),
        .I3(bank0_read[42]),
        .O(\IP2Bus_Data[5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \IP2Bus_Data[5]_i_25 
       (.I0(axi_read_req_r_reg[3]),
        .I1(\IP2Bus_Data[6]_i_15_0 ),
        .I2(axi_read_req_r_reg_3),
        .I3(axi_read_req_r_i_2__0_n_0),
        .I4(\IP2Bus_Data[25]_i_12_n_0 ),
        .O(\IP2Bus_Data[5]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h07F7FFFF)) 
    \IP2Bus_Data[5]_i_26 
       (.I0(\IP2Bus_Data[15]_i_30_1 [5]),
        .I1(bank11_read[139]),
        .I2(bank11_read[138]),
        .I3(\IP2Bus_Data[15]_i_30_0 [5]),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .O(\IP2Bus_Data[5]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[5]_i_27 
       (.I0(\IP2Bus_Data[31]_i_7_2 [5]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [5]),
        .O(\IP2Bus_Data[5]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[5]_i_28 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [5]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[5]),
        .O(\IP2Bus_Data[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hA0AFA0A300000000)) 
    \IP2Bus_Data[5]_i_3 
       (.I0(\IP2Bus_Data_reg[15]_1 [5]),
        .I1(\IP2Bus_Data[5]_i_11_n_0 ),
        .I2(bank0_read[2]),
        .I3(bank0_read[8]),
        .I4(bank0_read[9]),
        .I5(\IP2Bus_Data[15]_i_14_n_0 ),
        .O(\IP2Bus_Data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBABBBABABABBBAB)) 
    \IP2Bus_Data[5]_i_4 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[5]_i_13_n_0 ),
        .I2(\IP2Bus_Data[15]_i_18_n_0 ),
        .I3(\IP2Bus_Data[5]_i_14_n_0 ),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[5]_i_15_n_0 ),
        .O(\IP2Bus_Data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444F44)) 
    \IP2Bus_Data[5]_i_5 
       (.I0(\IP2Bus_Data[5]_i_16_n_0 ),
        .I1(\IP2Bus_Data[12]_i_19_n_0 ),
        .I2(\IP2Bus_Data[5]_i_17_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\IP2Bus_Data[5]_i_18_n_0 ),
        .I5(\IP2Bus_Data[12]_i_17_n_0 ),
        .O(\IP2Bus_Data[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5555FFD5)) 
    \IP2Bus_Data[5]_i_6 
       (.I0(\IP2Bus_Data_reg[8] ),
        .I1(\IP2Bus_Data[5]_i_19_n_0 ),
        .I2(\IP2Bus_Data[14]_i_18_n_0 ),
        .I3(\IP2Bus_Data[5]_i_20_n_0 ),
        .I4(\IP2Bus_Data[12]_i_20_n_0 ),
        .O(\IP2Bus_Data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00AA2A2AAAAAAAAA)) 
    \IP2Bus_Data[5]_i_7 
       (.I0(\IP2Bus_Data[5]_i_21_n_0 ),
        .I1(bank1_read[193]),
        .I2(\IP2Bus_Data[31]_i_3_4 [5]),
        .I3(\IP2Bus_Data[31]_i_3_3 [5]),
        .I4(bank1_read[192]),
        .I5(\IP2Bus_Data[13]_i_9_n_0 ),
        .O(\IP2Bus_Data[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[5]_i_8 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac0_do_mon[5]),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000B888FFFFFFFF)) 
    \IP2Bus_Data[5]_i_9 
       (.I0(\IP2Bus_Data[15]_i_9_0 [5]),
        .I1(bank3_read[138]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[15]_i_9_1 [5]),
        .I4(\IP2Bus_Data[15]_i_35_n_0 ),
        .I5(\IP2Bus_Data[5]_i_22_n_0 ),
        .O(\IP2Bus_Data[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF54FF54FF54FFFF)) 
    \IP2Bus_Data[6]_i_1 
       (.I0(\IP2Bus_Data[6]_i_2_n_0 ),
        .I1(\IP2Bus_Data[6]_i_3_n_0 ),
        .I2(\IP2Bus_Data[6]_i_4_n_0 ),
        .I3(\IP2Bus_Data[6]_i_5_n_0 ),
        .I4(\IP2Bus_Data_reg[2] ),
        .I5(\IP2Bus_Data[6]_i_6_n_0 ),
        .O(\adc0_sample_rate_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[6]_i_10 
       (.I0(\IP2Bus_Data_reg[13] ),
        .I1(\bus2ip_addr_reg_reg[14]_1 ),
        .I2(adc1_do_mon[6]),
        .I3(\IP2Bus_Data_reg[15] ),
        .O(\IP2Bus_Data[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4777477747770000)) 
    \IP2Bus_Data[6]_i_11 
       (.I0(\IP2Bus_Data[15]_i_26_0 [6]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [6]),
        .I4(\IP2Bus_Data[6]_i_19_n_0 ),
        .I5(\IP2Bus_Data[12]_i_32_n_0 ),
        .O(\IP2Bus_Data[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[6]_i_12 
       (.I0(\IP2Bus_Data[6]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [6]),
        .I2(bank11_read[192]),
        .I3(bank11_read[193]),
        .I4(\IP2Bus_Data_reg[31] [6]),
        .I5(\IP2Bus_Data[7]_i_19_n_0 ),
        .O(\IP2Bus_Data[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    \IP2Bus_Data[6]_i_13 
       (.I0(\IP2Bus_Data[6]_i_21_n_0 ),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[31]_i_7_1 [6]),
        .I3(\IP2Bus_Data[31]_i_7_0 [6]),
        .I4(bank15_read[192]),
        .I5(\IP2Bus_Data[31]_i_36_n_0 ),
        .O(\IP2Bus_Data[6]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[6]_i_14 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(adc2_do_mon[6]),
        .I2(\IP2Bus_Data[13]_i_16_0 ),
        .I3(adc3_do_mon[6]),
        .O(\IP2Bus_Data[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBFFFFFFFFF)) 
    \IP2Bus_Data[6]_i_15 
       (.I0(\IP2Bus_Data[22]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(bank0_read[42]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(bank0_read[65]),
        .I5(\IP2Bus_Data[22]_i_13_n_0 ),
        .O(\IP2Bus_Data[6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFB888)) 
    \IP2Bus_Data[6]_i_16 
       (.I0(\IP2Bus_Data[6]_i_5_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(bank0_read[65]),
        .I3(irq_enables[4]),
        .I4(bank0_read[42]),
        .O(\IP2Bus_Data[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFEEEFEEEFEE)) 
    \IP2Bus_Data[6]_i_17 
       (.I0(\IP2Bus_Data[31]_i_27_n_0 ),
        .I1(\IP2Bus_Data[11]_i_25_n_0 ),
        .I2(\IP2Bus_Data[6]_i_23_n_0 ),
        .I3(\IP2Bus_Data[6]_i_24_n_0 ),
        .I4(\bus2ip_addr_reg_reg[6]_0 ),
        .I5(\IP2Bus_Data[7]_i_3_0 [6]),
        .O(\IP2Bus_Data[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[6]_i_18 
       (.I0(\IP2Bus_Data[31]_i_3_3 [6]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_4 [6]),
        .I4(\IP2Bus_Data[13]_i_9_n_0 ),
        .I5(\IP2Bus_Data[6]_i_25_n_0 ),
        .O(\IP2Bus_Data[6]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[6]_i_19 
       (.I0(\IP2Bus_Data[31]_i_7_2 [6]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [6]),
        .O(\IP2Bus_Data[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABBBBBBB)) 
    \IP2Bus_Data[6]_i_2 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[6]_i_7_n_0 ),
        .I2(\IP2Bus_Data[15]_i_18_n_0 ),
        .I3(\IP2Bus_Data[12]_i_12_n_0 ),
        .I4(\IP2Bus_Data[6]_i_8_n_0 ),
        .I5(\IP2Bus_Data[6]_i_9_n_0 ),
        .O(\IP2Bus_Data[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h07F7FFFF)) 
    \IP2Bus_Data[6]_i_20 
       (.I0(\IP2Bus_Data[15]_i_30_1 [6]),
        .I1(bank11_read[139]),
        .I2(bank11_read[138]),
        .I3(\IP2Bus_Data[15]_i_30_0 [6]),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .O(\IP2Bus_Data[6]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[6]_i_21 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [6]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[6]),
        .O(\IP2Bus_Data[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \IP2Bus_Data[6]_i_22 
       (.I0(axi_read_req_r_i_2__0_n_0),
        .I1(\dac0_sample_rate_reg[0] ),
        .I2(axi_read_req_r_reg[6]),
        .I3(axi_read_req_r_reg[3]),
        .I4(axi_read_req_r_reg[5]),
        .I5(axi_read_req_r_reg[7]),
        .O(bank0_read[65]));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[6]_i_23 
       (.I0(\IP2Bus_Data[15]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_9_1 [6]),
        .I2(bank3_read[139]),
        .I3(bank3_read[138]),
        .I4(\IP2Bus_Data[15]_i_9_0 [6]),
        .O(\IP2Bus_Data[6]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h5D7F7F7F)) 
    \IP2Bus_Data[6]_i_24 
       (.I0(\IP2Bus_Data[15]_i_31_n_0 ),
        .I1(bank3_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_0 [6]),
        .I3(\IP2Bus_Data[31]_i_3_1 [6]),
        .I4(bank3_read[193]),
        .O(\IP2Bus_Data[6]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[6]_i_25 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [6]),
        .I2(bank1_read[139]),
        .I3(bank1_read[138]),
        .I4(\IP2Bus_Data[15]_i_12_0 [6]),
        .O(\IP2Bus_Data[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h4544FFFF45444544)) 
    \IP2Bus_Data[6]_i_3 
       (.I0(\IP2Bus_Data[6]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[15] ),
        .I2(\IP2Bus_Data[6]_i_11_n_0 ),
        .I3(\IP2Bus_Data[12]_i_17_n_0 ),
        .I4(\IP2Bus_Data[6]_i_12_n_0 ),
        .I5(\IP2Bus_Data[12]_i_19_n_0 ),
        .O(\IP2Bus_Data[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5555FFD5)) 
    \IP2Bus_Data[6]_i_4 
       (.I0(\IP2Bus_Data_reg[8] ),
        .I1(\IP2Bus_Data[6]_i_13_n_0 ),
        .I2(\IP2Bus_Data[14]_i_18_n_0 ),
        .I3(\IP2Bus_Data[6]_i_14_n_0 ),
        .I4(\IP2Bus_Data[12]_i_20_n_0 ),
        .O(\IP2Bus_Data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \IP2Bus_Data[6]_i_5 
       (.I0(\IP2Bus_Data[15]_i_14_n_0 ),
        .I1(bank0_read[2]),
        .I2(\IP2Bus_Data_reg[2] ),
        .I3(\IP2Bus_Data_reg[15]_1 [6]),
        .I4(\IP2Bus_Data[6]_i_15_n_0 ),
        .I5(\IP2Bus_Data[6]_i_16_n_0 ),
        .O(\IP2Bus_Data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A2A2A2A2A2)) 
    \IP2Bus_Data[6]_i_6 
       (.I0(\IP2Bus_Data[6]_i_17_n_0 ),
        .I1(\IP2Bus_Data[12]_i_10_n_0 ),
        .I2(\IP2Bus_Data[6]_i_18_n_0 ),
        .I3(\IP2Bus_Data_reg[6] ),
        .I4(dac0_do_mon[6]),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[6]_i_7 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[6]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(dac1_do_mon[6]),
        .I4(\IP2Bus_Data[15]_i_56_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[6]_i_8 
       (.I0(\IP2Bus_Data_reg[31]_1 [6]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [6]),
        .O(\IP2Bus_Data[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[6]_i_9 
       (.I0(\IP2Bus_Data[15]_i_54_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_1 [6]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(\IP2Bus_Data[15]_i_17_0 [6]),
        .O(\IP2Bus_Data[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEEEF)) 
    \IP2Bus_Data[7]_i_1 
       (.I0(\IP2Bus_Data[7]_i_2_n_0 ),
        .I1(\IP2Bus_Data[7]_i_3_n_0 ),
        .I2(\IP2Bus_Data[7]_i_4_n_0 ),
        .I3(\IP2Bus_Data[7]_i_5_n_0 ),
        .I4(\IP2Bus_Data[7]_i_6_n_0 ),
        .I5(\IP2Bus_Data[7]_i_7_n_0 ),
        .O(\adc0_sample_rate_reg[31] [7]));
  LUT6 #(
    .INIT(64'h0000B888FFFFFFFF)) 
    \IP2Bus_Data[7]_i_10 
       (.I0(\IP2Bus_Data[15]_i_9_0 [7]),
        .I1(bank3_read[138]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[15]_i_9_1 [7]),
        .I4(\IP2Bus_Data[15]_i_35_n_0 ),
        .I5(\IP2Bus_Data[7]_i_24_n_0 ),
        .O(\IP2Bus_Data[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \IP2Bus_Data[7]_i_11 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac0_do_mon[7]),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \IP2Bus_Data[7]_i_12 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[7]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(dac1_do_mon[7]),
        .I4(\IP2Bus_Data[15]_i_56_n_0 ),
        .I5(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[7]_i_13 
       (.I0(\IP2Bus_Data_reg[31]_1 [7]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [7]),
        .O(\IP2Bus_Data[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[7]_i_14 
       (.I0(\IP2Bus_Data[15]_i_54_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_1 [7]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(\IP2Bus_Data[15]_i_17_0 [7]),
        .O(\IP2Bus_Data[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[7]_i_15 
       (.I0(axi_read_req_r_reg[14]),
        .I1(axi_read_req_r_reg[10]),
        .I2(Bus2IP_RdCE),
        .I3(axi_read_req_r_reg[13]),
        .I4(axi_read_req_r_reg[12]),
        .I5(axi_read_req_r_reg[11]),
        .O(\IP2Bus_Data[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    \IP2Bus_Data[7]_i_17 
       (.I0(\IP2Bus_Data[7]_i_25_n_0 ),
        .I1(bank15_read[193]),
        .I2(\IP2Bus_Data[31]_i_7_1 [7]),
        .I3(\IP2Bus_Data[31]_i_7_0 [7]),
        .I4(bank15_read[192]),
        .I5(\IP2Bus_Data[31]_i_36_n_0 ),
        .O(\IP2Bus_Data[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[7]_i_18 
       (.I0(\IP2Bus_Data_reg[31]_0 [7]),
        .I1(bank11_read[192]),
        .I2(bank11_read[193]),
        .I3(\IP2Bus_Data_reg[31] [7]),
        .O(\IP2Bus_Data[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \IP2Bus_Data[7]_i_19 
       (.I0(\adc3_multi_band_reg[0] ),
        .I1(\bus2ip_addr_reg_reg[15]_0 ),
        .I2(bank11_read[193]),
        .I3(bank11_read[192]),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .I5(\IP2Bus_Data[12]_i_36_n_0 ),
        .O(\IP2Bus_Data[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h44F4F4F444444444)) 
    \IP2Bus_Data[7]_i_2 
       (.I0(\IP2Bus_Data[8]_i_6_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [7]),
        .I2(irq_enables[5]),
        .I3(\IP2Bus_Data_reg[7]_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[7]_i_20 
       (.I0(\IP2Bus_Data[12]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_30_1 [7]),
        .I2(bank11_read[139]),
        .I3(bank11_read[138]),
        .I4(\IP2Bus_Data[15]_i_30_0 [7]),
        .O(\IP2Bus_Data[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h2777277727770000)) 
    \IP2Bus_Data[7]_i_21 
       (.I0(bank13_read[138]),
        .I1(\IP2Bus_Data[15]_i_26_0 [7]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [7]),
        .I4(\IP2Bus_Data[7]_i_28_n_0 ),
        .I5(\IP2Bus_Data[12]_i_32_n_0 ),
        .O(\IP2Bus_Data[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[7]_i_22 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [7]),
        .I2(bank1_read[139]),
        .I3(bank1_read[138]),
        .I4(\IP2Bus_Data[15]_i_12_0 [7]),
        .O(\IP2Bus_Data[7]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[7]_i_23 
       (.I0(\IP2Bus_Data[31]_i_3_3 [7]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_4 [7]),
        .O(\IP2Bus_Data[7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h5D7F7F7F)) 
    \IP2Bus_Data[7]_i_24 
       (.I0(\IP2Bus_Data[15]_i_31_n_0 ),
        .I1(bank3_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_0 [7]),
        .I3(\IP2Bus_Data[31]_i_3_1 [7]),
        .I4(bank3_read[193]),
        .O(\IP2Bus_Data[7]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[7]_i_25 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [7]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[7]),
        .O(\IP2Bus_Data[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[7]_i_26 
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_8),
        .I5(\IP2Bus_Data[12]_i_26_0 ),
        .O(bank11_read[139]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \IP2Bus_Data[7]_i_27 
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_6),
        .I5(axi_read_req_r_reg_8),
        .O(bank11_read[138]));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[7]_i_28 
       (.I0(\IP2Bus_Data[31]_i_7_2 [7]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [7]),
        .O(\IP2Bus_Data[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4444444455545454)) 
    \IP2Bus_Data[7]_i_3 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\IP2Bus_Data[7]_i_8_n_0 ),
        .I2(\IP2Bus_Data[7]_i_9_n_0 ),
        .I3(\IP2Bus_Data[15]_i_10_n_0 ),
        .I4(\IP2Bus_Data[7]_i_10_n_0 ),
        .I5(\IP2Bus_Data[7]_i_11_n_0 ),
        .O(\IP2Bus_Data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABBBBBBB)) 
    \IP2Bus_Data[7]_i_4 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[7]_i_12_n_0 ),
        .I2(\IP2Bus_Data[15]_i_18_n_0 ),
        .I3(\IP2Bus_Data[12]_i_12_n_0 ),
        .I4(\IP2Bus_Data[7]_i_13_n_0 ),
        .I5(\IP2Bus_Data[7]_i_14_n_0 ),
        .O(\IP2Bus_Data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAEFAAEF)) 
    \IP2Bus_Data[7]_i_5 
       (.I0(\IP2Bus_Data[12]_i_20_n_0 ),
        .I1(\IP2Bus_Data[7]_i_15_n_0 ),
        .I2(adc2_do_mon[7]),
        .I3(\IP2Bus_Data_reg[7] ),
        .I4(\IP2Bus_Data[14]_i_18_n_0 ),
        .I5(\IP2Bus_Data[7]_i_17_n_0 ),
        .O(\IP2Bus_Data[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF800FFFF)) 
    \IP2Bus_Data[7]_i_6 
       (.I0(\IP2Bus_Data[7]_i_18_n_0 ),
        .I1(\IP2Bus_Data[7]_i_19_n_0 ),
        .I2(\IP2Bus_Data[7]_i_20_n_0 ),
        .I3(\IP2Bus_Data[12]_i_19_n_0 ),
        .I4(\IP2Bus_Data_reg[8] ),
        .O(\IP2Bus_Data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2020202)) 
    \IP2Bus_Data[7]_i_7 
       (.I0(\IP2Bus_Data[12]_i_17_n_0 ),
        .I1(\IP2Bus_Data[7]_i_21_n_0 ),
        .I2(\IP2Bus_Data_reg[15] ),
        .I3(adc1_do_mon[7]),
        .I4(\bus2ip_addr_reg_reg[14]_1 ),
        .I5(\IP2Bus_Data_reg[13] ),
        .O(\IP2Bus_Data[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h88808080)) 
    \IP2Bus_Data[7]_i_8 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\IP2Bus_Data[13]_i_7_n_0 ),
        .I2(\IP2Bus_Data[7]_i_22_n_0 ),
        .I3(\IP2Bus_Data[13]_i_9_n_0 ),
        .I4(\IP2Bus_Data[7]_i_23_n_0 ),
        .O(\IP2Bus_Data[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \IP2Bus_Data[7]_i_9 
       (.I0(\IP2Bus_Data_reg[13]_0 ),
        .I1(\bus2ip_addr_reg_reg[6]_0 ),
        .I2(\IP2Bus_Data[7]_i_3_0 [7]),
        .I3(\IP2Bus_Data[15]_i_33_n_0 ),
        .O(\IP2Bus_Data[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFBAAAAAAAA)) 
    \IP2Bus_Data[8]_i_1 
       (.I0(\IP2Bus_Data[8]_i_2_n_0 ),
        .I1(\IP2Bus_Data[8]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[8] ),
        .I3(\IP2Bus_Data[8]_i_4_n_0 ),
        .I4(\IP2Bus_Data[8]_i_5_n_0 ),
        .I5(\IP2Bus_Data_reg[14] ),
        .O(\adc0_sample_rate_reg[31] [8]));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[8]_i_10 
       (.I0(\IP2Bus_Data_reg[31]_1 [8]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [8]),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[8]_i_19_n_0 ),
        .O(\IP2Bus_Data[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \IP2Bus_Data[8]_i_11 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[8]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(\IP2Bus_Data[15]_i_56_n_0 ),
        .I4(dac1_do_mon[8]),
        .O(\IP2Bus_Data[8]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[8]_i_12 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(adc2_do_mon[8]),
        .I2(\IP2Bus_Data[11]_i_29_n_0 ),
        .I3(adc3_do_mon[7]),
        .O(\IP2Bus_Data[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000DDDDDDDDDDD)) 
    \IP2Bus_Data[8]_i_13 
       (.I0(\IP2Bus_Data[11]_i_4_0 [0]),
        .I1(\IP2Bus_Data[0]_i_14_n_0 ),
        .I2(\IP2Bus_Data[8]_i_20_n_0 ),
        .I3(\IP2Bus_Data[31]_i_36_n_0 ),
        .I4(\IP2Bus_Data[8]_i_21_n_0 ),
        .I5(\IP2Bus_Data[0]_i_12_n_0 ),
        .O(\IP2Bus_Data[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAA8A8888AAAAAAAA)) 
    \IP2Bus_Data[8]_i_14 
       (.I0(\IP2Bus_Data[8]_i_22_n_0 ),
        .I1(\IP2Bus_Data[15]_i_28_n_0 ),
        .I2(\IP2Bus_Data[7]_i_19_n_0 ),
        .I3(\IP2Bus_Data[8]_i_23_n_0 ),
        .I4(\IP2Bus_Data[8]_i_24_n_0 ),
        .I5(\IP2Bus_Data[15]_i_27_n_0 ),
        .O(\IP2Bus_Data[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFDFFFFF0FFF)) 
    \IP2Bus_Data[8]_i_15 
       (.I0(\IP2Bus_Data[13]_i_31_n_0 ),
        .I1(\IP2Bus_Data[8]_i_25_n_0 ),
        .I2(\IP2Bus_Data_reg[15]_0 ),
        .I3(\IP2Bus_Data[11]_i_5_0 [0]),
        .I4(\IP2Bus_Data[11]_i_36_n_0 ),
        .I5(\IP2Bus_Data[1]_i_17_n_0 ),
        .O(\IP2Bus_Data[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h0057)) 
    \IP2Bus_Data[8]_i_16 
       (.I0(\IP2Bus_Data[8]_i_26_n_0 ),
        .I1(\IP2Bus_Data[8]_i_27_n_0 ),
        .I2(\IP2Bus_Data[13]_i_17_n_0 ),
        .I3(\IP2Bus_Data[13]_i_19_n_0 ),
        .O(\IP2Bus_Data[8]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABFAA)) 
    \IP2Bus_Data[8]_i_17 
       (.I0(\IP2Bus_Data_reg[2] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac0_do_mon[8]),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .I4(\IP2Bus_Data_reg[2]_2 ),
        .O(\IP2Bus_Data[8]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[8]_i_18 
       (.I0(\IP2Bus_Data[15]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_9_1 [8]),
        .I2(bank3_read[139]),
        .I3(bank3_read[138]),
        .I4(\IP2Bus_Data[15]_i_9_0 [8]),
        .O(\IP2Bus_Data[8]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[8]_i_19 
       (.I0(\IP2Bus_Data[15]_i_54_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_1 [8]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(\IP2Bus_Data[15]_i_17_0 [8]),
        .O(\IP2Bus_Data[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \IP2Bus_Data[8]_i_2 
       (.I0(\IP2Bus_Data[8]_i_6_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [8]),
        .I2(\IP2Bus_Data[8]_i_7_n_0 ),
        .I3(\IP2Bus_Data[8]_i_8_n_0 ),
        .I4(\IP2Bus_Data[15]_i_10_n_0 ),
        .I5(\IP2Bus_Data[8]_i_9_n_0 ),
        .O(\IP2Bus_Data[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[8]_i_20 
       (.I0(\IP2Bus_Data[31]_i_7_0 [8]),
        .I1(bank15_read[192]),
        .I2(bank15_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_1 [8]),
        .O(\IP2Bus_Data[8]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[8]_i_21 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [8]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[8]),
        .O(\IP2Bus_Data[8]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \IP2Bus_Data[8]_i_22 
       (.I0(adc3_reset_reg),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(\IP2Bus_Data[11]_i_17_0 [0]),
        .I4(adc3_restart_reg),
        .O(\IP2Bus_Data[8]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[8]_i_23 
       (.I0(bank11_read[193]),
        .I1(\IP2Bus_Data_reg[31] [8]),
        .I2(\IP2Bus_Data_reg[31]_0 [8]),
        .I3(bank11_read[192]),
        .O(\IP2Bus_Data[8]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h07F7FFFF)) 
    \IP2Bus_Data[8]_i_24 
       (.I0(\IP2Bus_Data[15]_i_30_1 [8]),
        .I1(bank11_read[139]),
        .I2(bank11_read[138]),
        .I3(\IP2Bus_Data[15]_i_30_0 [8]),
        .I4(\IP2Bus_Data[12]_i_35_n_0 ),
        .O(\IP2Bus_Data[8]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[8]_i_25 
       (.I0(\IP2Bus_Data[8]_i_28_n_0 ),
        .I1(\IP2Bus_Data[12]_i_32_n_0 ),
        .I2(\IP2Bus_Data[8]_i_29_n_0 ),
        .I3(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[8]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[8]_i_26 
       (.I0(\IP2Bus_Data[15]_i_12_0 [8]),
        .I1(bank1_read[138]),
        .I2(bank1_read[139]),
        .I3(\IP2Bus_Data[15]_i_12_1 [8]),
        .O(\IP2Bus_Data[8]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[8]_i_27 
       (.I0(\IP2Bus_Data[31]_i_3_3 [8]),
        .I1(bank1_read[192]),
        .I2(bank1_read[193]),
        .I3(\IP2Bus_Data[31]_i_3_4 [8]),
        .O(\IP2Bus_Data[8]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[8]_i_28 
       (.I0(\IP2Bus_Data[15]_i_26_0 [8]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [8]),
        .O(\IP2Bus_Data[8]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[8]_i_29 
       (.I0(\IP2Bus_Data[31]_i_7_2 [8]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [8]),
        .O(\IP2Bus_Data[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F755F7F7)) 
    \IP2Bus_Data[8]_i_3 
       (.I0(\IP2Bus_Data_reg[2]_1 ),
        .I1(\IP2Bus_Data_reg[11] [0]),
        .I2(\IP2Bus_Data[11]_i_10_n_0 ),
        .I3(\IP2Bus_Data[8]_i_10_n_0 ),
        .I4(\IP2Bus_Data[11]_i_12_n_0 ),
        .I5(\IP2Bus_Data[8]_i_11_n_0 ),
        .O(\IP2Bus_Data[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[8]_i_4 
       (.I0(\IP2Bus_Data[8]_i_12_n_0 ),
        .I1(\IP2Bus_Data[8]_i_13_n_0 ),
        .I2(\IP2Bus_Data_reg[2]_0 ),
        .I3(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBB8BBB8BBB8)) 
    \IP2Bus_Data[8]_i_5 
       (.I0(\IP2Bus_Data[8]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[13] ),
        .I2(\IP2Bus_Data[8]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[14]_1 ),
        .I5(adc1_do_mon[8]),
        .O(\IP2Bus_Data[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \IP2Bus_Data[8]_i_6 
       (.I0(\IP2Bus_Data[15]_i_14_n_0 ),
        .I1(bank0_read[2]),
        .I2(\IP2Bus_Data_reg[2] ),
        .O(\IP2Bus_Data[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B0B0B0)) 
    \IP2Bus_Data[8]_i_7 
       (.I0(\IP2Bus_Data[11]_i_21_n_0 ),
        .I1(p_46_in[4]),
        .I2(\IP2Bus_Data_reg[2]_2 ),
        .I3(\IP2Bus_Data[13]_i_7_n_0 ),
        .I4(\IP2Bus_Data[8]_i_16_n_0 ),
        .I5(\IP2Bus_Data[8]_i_17_n_0 ),
        .O(\IP2Bus_Data[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F77FFFF)) 
    \IP2Bus_Data[8]_i_8 
       (.I0(bank3_read[193]),
        .I1(\IP2Bus_Data[31]_i_3_1 [8]),
        .I2(\IP2Bus_Data[31]_i_3_0 [8]),
        .I3(bank3_read[192]),
        .I4(\IP2Bus_Data[15]_i_31_n_0 ),
        .I5(\IP2Bus_Data[8]_i_18_n_0 ),
        .O(\IP2Bus_Data[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \IP2Bus_Data[8]_i_9 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\IP2Bus_Data_reg[13]_0 ),
        .I2(\IP2Bus_Data[8]_i_2_0 ),
        .I3(\IP2Bus_Data[11]_i_2_0 [0]),
        .I4(\IP2Bus_Data[11]_i_26_n_0 ),
        .O(\IP2Bus_Data[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DDD0000)) 
    \IP2Bus_Data[9]_i_1 
       (.I0(\IP2Bus_Data[9]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[8] ),
        .I2(\IP2Bus_Data[9]_i_3_n_0 ),
        .I3(\IP2Bus_Data[9]_i_4_n_0 ),
        .I4(\IP2Bus_Data_reg[14] ),
        .I5(\IP2Bus_Data[9]_i_5_n_0 ),
        .O(\adc0_sample_rate_reg[31] [9]));
  LUT6 #(
    .INIT(64'h888A8A8AAAAAAAAA)) 
    \IP2Bus_Data[9]_i_10 
       (.I0(\IP2Bus_Data[9]_i_20_n_0 ),
        .I1(\IP2Bus_Data[15]_i_28_n_0 ),
        .I2(\IP2Bus_Data[9]_i_21_n_0 ),
        .I3(\IP2Bus_Data[7]_i_19_n_0 ),
        .I4(\IP2Bus_Data[9]_i_22_n_0 ),
        .I5(\IP2Bus_Data[15]_i_27_n_0 ),
        .O(\IP2Bus_Data[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFDFFFFF0FFF)) 
    \IP2Bus_Data[9]_i_11 
       (.I0(\IP2Bus_Data[13]_i_31_n_0 ),
        .I1(\IP2Bus_Data[9]_i_23_n_0 ),
        .I2(\IP2Bus_Data_reg[15]_0 ),
        .I3(\IP2Bus_Data[11]_i_5_0 [1]),
        .I4(\IP2Bus_Data[11]_i_36_n_0 ),
        .I5(\IP2Bus_Data[1]_i_17_n_0 ),
        .O(\IP2Bus_Data[9]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \IP2Bus_Data[9]_i_12 
       (.I0(\IP2Bus_Data[25]_i_11_n_0 ),
        .I1(bank0_read[2]),
        .I2(\IP2Bus_Data[15]_i_14_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_1 [9]),
        .O(\IP2Bus_Data[9]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \IP2Bus_Data[9]_i_13 
       (.I0(\IP2Bus_Data_reg[2]_2 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac0_do_mon[9]),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .O(\IP2Bus_Data[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7070700077777777)) 
    \IP2Bus_Data[9]_i_15 
       (.I0(\IP2Bus_Data[11]_i_26_n_0 ),
        .I1(\IP2Bus_Data[11]_i_2_0 [1]),
        .I2(\IP2Bus_Data[9]_i_24_n_0 ),
        .I3(\IP2Bus_Data[9]_i_25_n_0 ),
        .I4(\IP2Bus_Data[15]_i_35_n_0 ),
        .I5(\IP2Bus_Data[9]_i_26_n_0 ),
        .O(\IP2Bus_Data[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5D005D0000005D00)) 
    \IP2Bus_Data[9]_i_16 
       (.I0(\IP2Bus_Data[13]_i_7_n_0 ),
        .I1(\IP2Bus_Data[9]_i_27_n_0 ),
        .I2(\IP2Bus_Data[9]_i_28_n_0 ),
        .I3(\IP2Bus_Data_reg[2]_2 ),
        .I4(p_46_in[5]),
        .I5(\IP2Bus_Data[11]_i_21_n_0 ),
        .O(\IP2Bus_Data[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[9]_i_17 
       (.I0(\IP2Bus_Data[15]_i_54_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_1 [9]),
        .I2(bank9_read[139]),
        .I3(bank9_read[138]),
        .I4(\IP2Bus_Data[15]_i_17_0 [9]),
        .O(\IP2Bus_Data[9]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[9]_i_18 
       (.I0(\IP2Bus_Data[31]_i_7_0 [9]),
        .I1(bank15_read[192]),
        .I2(bank15_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_1 [9]),
        .O(\IP2Bus_Data[9]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[9]_i_19 
       (.I0(\IP2Bus_Data[14]_i_40_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_0 [9]),
        .I2(bank15_read[139]),
        .I3(bank15_read[138]),
        .I4(STATUS_COMMON[9]),
        .O(\IP2Bus_Data[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F755F7F7)) 
    \IP2Bus_Data[9]_i_2 
       (.I0(\IP2Bus_Data_reg[2]_1 ),
        .I1(\IP2Bus_Data_reg[11] [1]),
        .I2(\IP2Bus_Data[11]_i_10_n_0 ),
        .I3(\IP2Bus_Data[9]_i_6_n_0 ),
        .I4(\IP2Bus_Data[11]_i_12_n_0 ),
        .I5(\IP2Bus_Data[9]_i_7_n_0 ),
        .O(\IP2Bus_Data[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \IP2Bus_Data[9]_i_20 
       (.I0(adc3_reset_reg),
        .I1(\adc3_start_stage_reg[0] ),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(\IP2Bus_Data[11]_i_17_0 [1]),
        .I4(adc3_restart_reg),
        .O(\IP2Bus_Data[9]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[9]_i_21 
       (.I0(\IP2Bus_Data[12]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_30_1 [9]),
        .I2(bank11_read[139]),
        .I3(bank11_read[138]),
        .I4(\IP2Bus_Data[15]_i_30_0 [9]),
        .O(\IP2Bus_Data[9]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[9]_i_22 
       (.I0(bank11_read[193]),
        .I1(\IP2Bus_Data_reg[31] [9]),
        .I2(\IP2Bus_Data_reg[31]_0 [9]),
        .I3(bank11_read[192]),
        .O(\IP2Bus_Data[9]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[9]_i_23 
       (.I0(\IP2Bus_Data[9]_i_29_n_0 ),
        .I1(\IP2Bus_Data[12]_i_32_n_0 ),
        .I2(\IP2Bus_Data[9]_i_30_n_0 ),
        .I3(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[9]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h5D7F7F7F)) 
    \IP2Bus_Data[9]_i_24 
       (.I0(\IP2Bus_Data[15]_i_31_n_0 ),
        .I1(bank3_read[192]),
        .I2(\IP2Bus_Data[31]_i_3_0 [9]),
        .I3(\IP2Bus_Data[31]_i_3_1 [9]),
        .I4(bank3_read[193]),
        .O(\IP2Bus_Data[9]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[9]_i_25 
       (.I0(\IP2Bus_Data[15]_i_9_0 [9]),
        .I1(bank3_read[138]),
        .I2(bank3_read[139]),
        .I3(\IP2Bus_Data[15]_i_9_1 [9]),
        .O(\IP2Bus_Data[9]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h44444440)) 
    \IP2Bus_Data[9]_i_26 
       (.I0(\IP2Bus_Data[11]_i_24_n_0 ),
        .I1(\IP2Bus_Data[15]_i_34_n_0 ),
        .I2(\IP2Bus_Data[15]_i_35_n_0 ),
        .I3(\IP2Bus_Data[15]_i_36_n_0 ),
        .I4(\IP2Bus_Data[15]_i_37_n_0 ),
        .O(\IP2Bus_Data[9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFFFFFFFEFFF)) 
    \IP2Bus_Data[9]_i_27 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[13]_i_17_n_0 ),
        .I2(\IP2Bus_Data[31]_i_3_4 [9]),
        .I3(bank1_read[193]),
        .I4(bank1_read[192]),
        .I5(\IP2Bus_Data[31]_i_3_3 [9]),
        .O(\IP2Bus_Data[9]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[9]_i_28 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_1 [9]),
        .I2(bank1_read[139]),
        .I3(bank1_read[138]),
        .I4(\IP2Bus_Data[15]_i_12_0 [9]),
        .O(\IP2Bus_Data[9]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[9]_i_29 
       (.I0(\IP2Bus_Data[15]_i_26_0 [9]),
        .I1(bank13_read[138]),
        .I2(bank13_read[139]),
        .I3(\IP2Bus_Data[15]_i_26_1 [9]),
        .O(\IP2Bus_Data[9]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h45FF)) 
    \IP2Bus_Data[9]_i_3 
       (.I0(\IP2Bus_Data[9]_i_8_n_0 ),
        .I1(\IP2Bus_Data[9]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[2]_0 ),
        .I3(\IP2Bus_Data_reg[0] ),
        .O(\IP2Bus_Data[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[9]_i_30 
       (.I0(\IP2Bus_Data[31]_i_7_2 [9]),
        .I1(bank13_read[192]),
        .I2(bank13_read[193]),
        .I3(\IP2Bus_Data[31]_i_7_3 [9]),
        .O(\IP2Bus_Data[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBB8BBB8BBB8)) 
    \IP2Bus_Data[9]_i_4 
       (.I0(\IP2Bus_Data[9]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[13] ),
        .I2(\IP2Bus_Data[9]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[14]_1 ),
        .I5(adc1_do_mon[9]),
        .O(\IP2Bus_Data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8B8B8BB)) 
    \IP2Bus_Data[9]_i_5 
       (.I0(\IP2Bus_Data[9]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[9]_i_13_n_0 ),
        .I3(\IP2Bus_Data_reg[9] ),
        .I4(\IP2Bus_Data[9]_i_15_n_0 ),
        .I5(\IP2Bus_Data[9]_i_16_n_0 ),
        .O(\IP2Bus_Data[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[9]_i_6 
       (.I0(\IP2Bus_Data_reg[31]_1 [9]),
        .I1(bank9_read[192]),
        .I2(bank9_read[193]),
        .I3(\IP2Bus_Data_reg[31]_2 [9]),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[9]_i_17_n_0 ),
        .O(\IP2Bus_Data[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \IP2Bus_Data[9]_i_7 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc0_do_mon[9]),
        .I2(\IP2Bus_Data[15]_i_5_1 ),
        .I3(\IP2Bus_Data[15]_i_56_n_0 ),
        .I4(dac1_do_mon[9]),
        .O(\IP2Bus_Data[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[9]_i_8 
       (.I0(\IP2Bus_Data[11]_i_29_n_0 ),
        .I1(adc3_do_mon[8]),
        .I2(\IP2Bus_Data[7]_i_15_n_0 ),
        .I3(adc2_do_mon[9]),
        .O(\IP2Bus_Data[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000DDDDDDDDDDD)) 
    \IP2Bus_Data[9]_i_9 
       (.I0(\IP2Bus_Data[11]_i_4_0 [1]),
        .I1(\IP2Bus_Data[0]_i_14_n_0 ),
        .I2(\IP2Bus_Data[9]_i_18_n_0 ),
        .I3(\IP2Bus_Data[31]_i_36_n_0 ),
        .I4(\IP2Bus_Data[9]_i_19_n_0 ),
        .I5(\IP2Bus_Data[0]_i_12_n_0 ),
        .O(\IP2Bus_Data[9]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I2(dac_disable),
        .I3(\FSM_onehot_state_reg[1]_5 [0]),
        .I4(access_type_reg_0),
        .O(\FSM_onehot_state_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h33FF0200)) 
    access_type_i_1__0
       (.I0(\bus2ip_addr_reg_reg[16]_0 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I4(access_type_reg),
        .O(\FSM_onehot_state_reg[0]_5 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__1
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I2(adc_disable),
        .I3(\FSM_onehot_state_reg[1]_11 [0]),
        .I4(access_type_reg_4),
        .O(\FSM_onehot_state_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h33FF0200)) 
    access_type_i_1__2
       (.I0(\bus2ip_addr_reg_reg[16]_2 ),
        .I1(\bus2ip_addr_reg_reg[16]_1 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(access_type_reg_1),
        .O(\FSM_onehot_state_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__3
       (.I0(\bus2ip_addr_reg_reg[14]_1 ),
        .I1(\bus2ip_addr_reg_reg[14]_2 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(access_type_reg_2),
        .O(\FSM_onehot_state_reg[0]_8 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__4
       (.I0(\bus2ip_addr_reg_reg[14]_0 ),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(adc_disable),
        .I3(\FSM_onehot_state_reg[1]_7 [0]),
        .I4(access_type_reg_3),
        .O(\FSM_onehot_state_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc00_irq_en_i_1
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank9_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    adc00_irq_en_i_2
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[12]),
        .I2(dac0_irq_en_i_3_n_0),
        .I3(axi_read_req_r_reg[13]),
        .O(adc00_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_cmn_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank9_write[7]));
  LUT4 #(
    .INIT(16'h3F2A)) 
    adc0_dreq_mon_INST_0
       (.I0(\bus2ip_addr_reg_reg[16]_2 ),
        .I1(\FSM_sequential_fsm_cs_reg[1]_0 [2]),
        .I2(\FSM_sequential_fsm_cs_reg[1]_0 [3]),
        .I3(\bus2ip_addr_reg_reg[16]_1 ),
        .O(adc0_dreq_mon));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    adc0_dreq_mon_INST_0_i_1
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(Bus2IP_WrCE),
        .I4(axi_read_req_r_reg[10]),
        .I5(axi_read_req_r_reg[14]),
        .O(\bus2ip_addr_reg_reg[16]_2 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    adc0_dreq_mon_INST_0_i_2
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(Bus2IP_RdCE),
        .I4(axi_read_req_r_reg[10]),
        .I5(axi_read_req_r_reg[14]),
        .O(\bus2ip_addr_reg_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_end_stage[3]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank9_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_fifo_disable[1]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank9_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_multi_band[2]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank9_write[11]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \adc0_ref_clk_freq[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(axi_read_req_r_reg_3),
        .I5(adc00_irq_en_i_2_n_0),
        .O(bank9_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc0_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(adc00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc0_reset));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc0_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(adc00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc0_restart));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \adc0_sample_rate[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(adc00_irq_en_i_2_n_0),
        .O(bank9_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_sim_level[1]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank9_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice0_irq_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank9_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice1_irq_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank9_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice2_irq_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank9_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice3_irq_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank9_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc10_irq_en_i_1
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank11_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    adc10_irq_en_i_2
       (.I0(axi_read_req_r_reg[12]),
        .I1(axi_read_req_r_reg[13]),
        .I2(dac0_irq_en_i_3_n_0),
        .I3(axi_read_req_r_reg[11]),
        .O(adc10_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_cmn_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank11_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    adc1_dreq_mon_INST_0
       (.I0(\bus2ip_addr_reg_reg[14]_1 ),
        .I1(\FSM_sequential_fsm_cs_reg[1]_1 [2]),
        .I2(\FSM_sequential_fsm_cs_reg[1]_1 [3]),
        .I3(\bus2ip_addr_reg_reg[14]_2 ),
        .O(adc1_dreq_mon));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    adc1_dreq_mon_INST_0_i_1
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[13]),
        .I3(Bus2IP_RdCE),
        .I4(axi_read_req_r_reg[10]),
        .I5(axi_read_req_r_reg[14]),
        .O(\bus2ip_addr_reg_reg[14]_1 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    adc1_dreq_mon_INST_0_i_2
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[13]),
        .I3(Bus2IP_WrCE),
        .I4(axi_read_req_r_reg[10]),
        .I5(axi_read_req_r_reg[14]),
        .O(\bus2ip_addr_reg_reg[14]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_end_stage[3]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank11_write[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_fifo_disable[1]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank11_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_multi_band[2]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank11_write[11]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \adc1_ref_clk_freq[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(axi_read_req_r_reg_3),
        .I5(adc10_irq_en_i_2_n_0),
        .O(bank11_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc1_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(adc10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc1_reset));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc1_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(adc10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc1_restart));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \adc1_sample_rate[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(adc10_irq_en_i_2_n_0),
        .O(bank11_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_sim_level[1]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank11_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice0_irq_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank11_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice1_irq_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank11_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice2_irq_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank11_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice3_irq_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank11_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc20_irq_en_i_1
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank13_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    adc20_irq_en_i_2
       (.I0(axi_read_req_r_reg[12]),
        .I1(axi_read_req_r_reg[13]),
        .I2(dac0_irq_en_i_3_n_0),
        .I3(axi_read_req_r_reg[11]),
        .O(adc20_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_cmn_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank13_write[7]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    adc2_dreq_mon_INST_0_i_1
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[13]),
        .I3(Bus2IP_WrCE),
        .I4(axi_read_req_r_reg[10]),
        .I5(axi_read_req_r_reg[14]),
        .O(\bus2ip_addr_reg_reg[14] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    adc2_dreq_mon_INST_0_i_2
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[13]),
        .I3(Bus2IP_RdCE),
        .I4(axi_read_req_r_reg[10]),
        .I5(axi_read_req_r_reg[14]),
        .O(\bus2ip_addr_reg_reg[14]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    adc2_dwe_mon_INST_0_i_1
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(\FSM_onehot_state_reg[1]_7 [1]),
        .O(adc2_drp_we));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_end_stage[3]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank13_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_fifo_disable[1]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank13_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_multi_band[2]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank13_write[11]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \adc2_ref_clk_freq[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(axi_read_req_r_reg_3),
        .I5(adc20_irq_en_i_2_n_0),
        .O(bank13_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc2_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(adc20_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc2_reset));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc2_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(adc20_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc2_restart));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \adc2_sample_rate[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(adc20_irq_en_i_2_n_0),
        .O(bank13_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_sim_level[1]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank13_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice0_irq_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank13_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice1_irq_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank13_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice2_irq_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank13_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice3_irq_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank13_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc30_irq_en_i_1
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank15_write[2]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    adc30_irq_en_i_2
       (.I0(axi_read_req_r_reg[9]),
        .I1(axi_read_req_r_reg[8]),
        .I2(axi_read_req_r_reg[10]),
        .I3(axi_read_req_r_reg_0),
        .I4(axi_read_req_r_reg[14]),
        .I5(Bus2IP_WrCE),
        .O(adc30_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_cmn_en[15]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank15_write[7]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    adc3_dreq_mon_INST_0_i_1
       (.I0(Bus2IP_WrCE),
        .I1(axi_read_req_r_reg[10]),
        .I2(axi_read_req_r_reg[14]),
        .I3(axi_read_req_r_reg[13]),
        .I4(axi_read_req_r_reg[11]),
        .I5(axi_read_req_r_reg[12]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    adc3_dreq_mon_INST_0_i_2
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[10]),
        .I2(axi_read_req_r_reg[14]),
        .I3(axi_read_req_r_reg[13]),
        .I4(axi_read_req_r_reg[11]),
        .I5(axi_read_req_r_reg[12]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_end_stage[3]_i_2 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank15_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_fifo_disable[1]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_fifo_disable_reg[0] ),
        .O(bank15_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_multi_band[2]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank15_write[11]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \adc3_ref_clk_freq[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(axi_read_req_r_reg_3),
        .I5(adc30_irq_en_i_2_n_0),
        .O(bank15_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc3_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(adc30_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc3_reset));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc3_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(adc30_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(adc3_restart));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \adc3_sample_rate[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(adc30_irq_en_i_2_n_0),
        .O(bank15_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_sim_level[1]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank15_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice0_irq_en[15]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank15_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice1_irq_en[15]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank15_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice2_irq_en[15]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank15_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc3_slice3_irq_en[15]_i_1 
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank15_write[6]));
  LUT6 #(
    .INIT(64'hEEEEEEE8FFFFFFFF)) 
    axi_RdAck_r_i_1
       (.I0(axi_read_req_r_reg[10]),
        .I1(axi_read_req_r_reg[14]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_reg[11]),
        .I4(axi_read_req_r_reg[13]),
        .I5(Bus2IP_RdCE),
        .O(\bus2ip_addr_reg_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    axi_RdAck_r_i_2
       (.I0(axi_RdAck_r_i_3_n_0),
        .I1(\bus2ip_addr_reg_reg[14]_3 [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(\bus2ip_addr_reg_reg[14]_3 [1]),
        .I4(\bus2ip_addr_reg_reg[6]_0 ),
        .I5(axi_RdAck_r_i_4_n_0),
        .O(\bus2ip_addr_reg_reg[14]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFCCCFCCC)) 
    axi_RdAck_r_i_3
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\bus2ip_addr_reg_reg[14]_4 [2]),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(axi_RdAck_r_reg),
        .I4(\bus2ip_addr_reg_reg[14]_5 ),
        .I5(axi_RdAck_r_reg_0),
        .O(axi_RdAck_r_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    axi_RdAck_r_i_4
       (.I0(axi_RdAck_r_i_6_n_0),
        .I1(axi_RdAck_r_i_7_n_0),
        .I2(\bus2ip_addr_reg_reg[16]_3 ),
        .I3(\bus2ip_addr_reg_reg[14]_6 ),
        .I4(axi_RdAck_r_reg),
        .I5(\bus2ip_addr_reg_reg[6]_1 [3]),
        .O(axi_RdAck_r_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFEFFFFFEEE)) 
    axi_RdAck_r_i_6
       (.I0(axi_RdAck_r_i_8_n_0),
        .I1(\bus2ip_addr_reg_reg[14]_3 [3]),
        .I2(axi_RdAck_r_reg),
        .I3(\bus2ip_addr_reg_reg[15]_0 ),
        .I4(\bus2ip_addr_reg_reg[16]_5 ),
        .I5(\bus2ip_addr_reg_reg[11] ),
        .O(axi_RdAck_r_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC8C8C8)) 
    axi_RdAck_r_i_7
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\IP2Bus_Data[12]_i_10_0 ),
        .I2(\bus2ip_addr_reg_reg[15] ),
        .I3(\bus2ip_addr_reg_reg[11] ),
        .I4(\IP2Bus_Data[15]_i_11_0 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(axi_RdAck_r_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFA00FECCFA00)) 
    axi_RdAck_r_i_8
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(axi_RdAck_r_reg),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(\IP2Bus_Data[2]_i_49_0 ),
        .I4(\bus2ip_addr_reg_reg[14]_5 ),
        .I5(\IP2Bus_Data[12]_i_10_0 ),
        .O(axi_RdAck_r_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_read_req_r_i_1
       (.I0(axi_read_req_r_i_2__0_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__0
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[14]),
        .I2(axi_read_req_r_reg_0),
        .I3(axi_read_req_r_reg_7),
        .I4(axi_read_req_r_reg_3),
        .I5(axi_read_req_r_reg_5),
        .O(\bus2ip_addr_reg_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    axi_read_req_r_i_1__1
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(axi_read_req_r_reg_3),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[5]),
        .I4(axi_read_req_r_reg[6]),
        .I5(axi_read_req_r_reg[7]),
        .O(\bus2ip_addr_reg_reg[14]_3 [0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__10
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[14]),
        .I2(axi_read_req_r_reg_0),
        .I3(axi_read_req_r_reg_7),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_6),
        .O(\bus2ip_addr_reg_reg[6]_1 [1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__11
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_6),
        .O(\bus2ip_addr_reg_reg[14]_3 [1]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    axi_read_req_r_i_1__12
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_reg[0]),
        .I3(axi_read_req_r_reg[1]),
        .I4(axi_read_req_r_reg[4]),
        .I5(axi_read_req_r_reg[2]),
        .O(\bus2ip_addr_reg_reg[14]_4 [1]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    axi_read_req_r_i_1__13
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_6),
        .O(\bus2ip_addr_reg_reg[16]_3 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    axi_read_req_r_i_1__14
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg_4),
        .I2(axi_read_req_r_reg_2),
        .I3(axi_read_req_r_reg[4]),
        .I4(axi_read_req_r_reg[2]),
        .I5(axi_read_req_r_reg_10),
        .O(\bus2ip_addr_reg_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    axi_read_req_r_i_1__15
       (.I0(\bus2ip_addr_reg_reg[11] ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_reg[4]),
        .I3(axi_read_req_r_reg[2]),
        .I4(axi_read_req_r_reg[0]),
        .I5(axi_read_req_r_reg[1]),
        .O(\bus2ip_addr_reg_reg[6]_1 [3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__16
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_1),
        .O(\bus2ip_addr_reg_reg[14]_3 [3]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    axi_read_req_r_i_1__17
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_1),
        .O(\bus2ip_addr_reg_reg[14]_4 [3]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    axi_read_req_r_i_1__18
       (.I0(\bus2ip_addr_reg_reg[14]_5 ),
        .I1(axi_read_req_r_reg_5),
        .I2(axi_read_req_r_reg[4]),
        .I3(axi_read_req_r_reg[2]),
        .I4(axi_read_req_r_reg[0]),
        .I5(axi_read_req_r_reg[1]),
        .O(\bus2ip_addr_reg_reg[6] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__19
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[14]),
        .I2(axi_read_req_r_reg_0),
        .I3(axi_read_req_r_reg_7),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_9),
        .O(\bus2ip_addr_reg_reg[6]_1 [2]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    axi_read_req_r_i_1__2
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(axi_read_req_r_reg_3),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[5]),
        .I4(axi_read_req_r_reg[6]),
        .I5(axi_read_req_r_reg[7]),
        .O(\bus2ip_addr_reg_reg[14]_4 [0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__20
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_9),
        .O(\bus2ip_addr_reg_reg[14]_3 [2]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    axi_read_req_r_i_1__21
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_9),
        .O(\bus2ip_addr_reg_reg[14]_4 [2]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    axi_read_req_r_i_1__22
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_5),
        .I5(axi_read_req_r_reg_9),
        .O(\bus2ip_addr_reg_reg[16]_5 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    axi_read_req_r_i_1__3
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_3),
        .I5(axi_read_req_r_reg_5),
        .O(\bus2ip_addr_reg_reg[16]_7 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    axi_read_req_r_i_1__4
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_reg[12]),
        .I4(axi_read_req_r_reg_3),
        .I5(axi_read_req_r_reg_5),
        .O(\bus2ip_addr_reg_reg[16]_4 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    axi_read_req_r_i_1__5
       (.I0(\bus2ip_addr_reg_reg[14]_6 ),
        .I1(axi_read_req_r_reg_3),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[5]),
        .I4(axi_read_req_r_reg[6]),
        .I5(axi_read_req_r_reg[7]),
        .O(\bus2ip_addr_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__6
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[14]),
        .I2(axi_read_req_r_reg_0),
        .I3(axi_read_req_r_reg_7),
        .I4(axi_read_req_r_reg_3),
        .I5(axi_read_req_r_reg_8),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_read_req_r_i_1__7
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_3),
        .I5(axi_read_req_r_reg_8),
        .O(\bus2ip_addr_reg_reg[14]_3 [4]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    axi_read_req_r_i_1__8
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_3),
        .I5(axi_read_req_r_reg_8),
        .O(\bus2ip_addr_reg_reg[14]_4 [4]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    axi_read_req_r_i_1__9
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_i_2__5_n_0),
        .I4(axi_read_req_r_reg_3),
        .I5(axi_read_req_r_reg_8),
        .O(\bus2ip_addr_reg_reg[16]_6 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    axi_read_req_r_i_2__0
       (.I0(axi_read_req_r_reg_0),
        .I1(Bus2IP_RdCE),
        .I2(axi_read_req_r_reg[10]),
        .I3(axi_read_req_r_reg[8]),
        .I4(axi_read_req_r_reg[9]),
        .I5(axi_read_req_r_reg[14]),
        .O(axi_read_req_r_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    axi_read_req_r_i_2__2
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[13]),
        .I3(axi_read_req_r_reg[11]),
        .O(\bus2ip_addr_reg_reg[15] ));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_read_req_r_i_2__3
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[13]),
        .I3(axi_read_req_r_reg[11]),
        .O(\bus2ip_addr_reg_reg[15]_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    axi_read_req_r_i_2__4
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_reg[13]),
        .O(\bus2ip_addr_reg_reg[14]_6 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    axi_read_req_r_i_2__5
       (.I0(axi_read_req_r_reg[14]),
        .I1(axi_read_req_r_reg[9]),
        .I2(axi_read_req_r_reg[8]),
        .I3(axi_read_req_r_reg[10]),
        .I4(Bus2IP_RdCE),
        .O(axi_read_req_r_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    axi_read_req_tog_i_2
       (.I0(axi_read_req_r_reg_4),
        .I1(Bus2IP_RdCE),
        .I2(axi_read_req_r_reg[10]),
        .I3(axi_read_req_r_reg[8]),
        .I4(axi_read_req_r_reg[9]),
        .I5(axi_read_req_r_reg[14]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    axi_read_req_tog_i_2__0
       (.I0(axi_read_req_r_reg[9]),
        .I1(axi_read_req_r_reg[8]),
        .I2(axi_read_req_r_reg[10]),
        .I3(axi_read_req_r_reg_0),
        .I4(axi_read_req_r_reg[14]),
        .I5(Bus2IP_RdCE),
        .O(\bus2ip_addr_reg_reg[11] ));
  LUT4 #(
    .INIT(16'h0800)) 
    axi_read_req_tog_i_2__1
       (.I0(axi_read_req_r_i_2__5_n_0),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_reg[13]),
        .O(\bus2ip_addr_reg_reg[14]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac00_irq_en_i_1
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank1_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    dac00_irq_en_i_2
       (.I0(axi_read_req_r_reg[11]),
        .I1(axi_read_req_r_reg[12]),
        .I2(dac0_irq_en_i_3_n_0),
        .I3(axi_read_req_r_reg[13]),
        .O(dac00_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_cmn_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank1_write[7]));
  LUT4 #(
    .INIT(16'h3F2A)) 
    dac0_dreq_mon_INST_0
       (.I0(\bus2ip_addr_reg_reg[16]_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[1] [2]),
        .I2(\FSM_sequential_fsm_cs_reg[1] [3]),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .O(\FSM_onehot_state_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    dac0_dreq_mon_INST_0_i_1
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(Bus2IP_WrCE),
        .I4(axi_read_req_r_reg[10]),
        .I5(axi_read_req_r_reg[14]),
        .O(\bus2ip_addr_reg_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    dac0_dreq_mon_INST_0_i_2
       (.I0(axi_read_req_r_reg[13]),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[12]),
        .I3(Bus2IP_RdCE),
        .I4(axi_read_req_r_reg[10]),
        .I5(axi_read_req_r_reg[14]),
        .O(\bus2ip_addr_reg_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dac0_end_stage[3]_i_1 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(\dac1_end_stage_reg[0] ),
        .O(master_reset_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac0_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(dac0_fifo_disable),
        .O(\s_axi_wdata[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    dac0_irq_en_i_1
       (.I0(axi_timeout_en_reg),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_reg[12]),
        .I4(dac0_irq_en_i_3_n_0),
        .O(bank0_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    dac0_irq_en_i_3
       (.I0(axi_read_req_r_reg[14]),
        .I1(axi_read_req_r_reg[9]),
        .I2(axi_read_req_r_reg[8]),
        .I3(axi_read_req_r_reg[10]),
        .I4(Bus2IP_WrCE),
        .O(dac0_irq_en_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_multi_band[2]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank1_write[10]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \dac0_ref_clk_freq[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(axi_read_req_r_reg_3),
        .I5(dac00_irq_en_i_2_n_0),
        .O(bank1_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac0_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac0_reset));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac0_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(dac00_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac0_restart));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \dac0_sample_rate[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(dac00_irq_en_i_2_n_0),
        .O(bank1_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_sim_level[1]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank1_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice0_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank1_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice1_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank1_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice2_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank1_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_slice3_irq_en[15]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank1_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac0_start_stage[3]_i_1 
       (.I0(dac00_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank1_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac10_irq_en_i_1
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(adc3_cmn_irq_en_reg),
        .O(bank3_write[2]));
  LUT4 #(
    .INIT(16'h0200)) 
    dac10_irq_en_i_2
       (.I0(axi_read_req_r_reg[12]),
        .I1(axi_read_req_r_reg[11]),
        .I2(axi_read_req_r_reg[13]),
        .I3(dac0_irq_en_i_3_n_0),
        .O(dac10_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_cmn_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_cmn_en_reg[0] ),
        .O(bank3_write[7]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    dac1_dreq_mon_INST_0_i_1
       (.I0(Bus2IP_RdCE),
        .I1(axi_read_req_r_reg[10]),
        .I2(axi_read_req_r_reg[14]),
        .I3(axi_read_req_r_reg[12]),
        .I4(axi_read_req_r_reg[11]),
        .I5(axi_read_req_r_reg[13]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    dac1_dwe_mon_INST_0_i_2
       (.I0(Bus2IP_WrCE),
        .I1(axi_read_req_r_reg[10]),
        .I2(axi_read_req_r_reg[14]),
        .I3(axi_read_req_r_reg[12]),
        .I4(axi_read_req_r_reg[11]),
        .I5(axi_read_req_r_reg[13]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dac1_end_stage[3]_i_1 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(\dac1_end_stage_reg[0] ),
        .O(master_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac1_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(\adc3_fifo_disable_reg[0] ),
        .I3(dac1_fifo_disable),
        .O(s_axi_wdata_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_multi_band[2]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_multi_band_reg[0] ),
        .O(bank3_write[10]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \dac1_ref_clk_freq[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(axi_read_req_r_reg_3),
        .I5(dac10_irq_en_i_2_n_0),
        .O(bank3_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac1_reset_i_1
       (.I0(adc3_reset_reg),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac1_reset));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dac1_restart_i_1
       (.I0(adc3_restart_reg),
        .I1(dac10_irq_en_i_2_n_0),
        .I2(s_axi_wdata),
        .O(dac1_restart));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \dac1_sample_rate[31]_i_1 
       (.I0(axi_read_req_r_reg[7]),
        .I1(axi_read_req_r_reg[5]),
        .I2(axi_read_req_r_reg[3]),
        .I3(axi_read_req_r_reg[6]),
        .I4(\dac0_sample_rate_reg[0] ),
        .I5(dac10_irq_en_i_2_n_0),
        .O(bank3_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_sim_level[1]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_sim_level_reg[0] ),
        .O(bank3_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice0_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .O(bank3_write[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice1_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice1_irq_en_reg[2] ),
        .O(bank3_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice2_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice2_irq_en_reg[2] ),
        .O(bank3_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_slice3_irq_en[15]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_slice3_irq_en_reg[2] ),
        .O(bank3_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_start_stage[3]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\adc3_start_stage_reg[0] ),
        .O(bank3_write[0]));
  LUT6 #(
    .INIT(64'h4444444444404040)) 
    icount_out0_carry_i_13
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\icount_out_reg[11] ),
        .I3(Bus2IP_WrCE),
        .I4(\icount_out_reg[11]_1 ),
        .I5(IP2Bus_WrAck0),
        .O(\FSM_sequential_access_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA0200)) 
    \icount_out[11]_i_1 
       (.I0(counter_en_reg),
        .I1(Q[1]),
        .I2(\icount_out_reg[11] ),
        .I3(\icount_out[11]_i_3_n_0 ),
        .I4(\icount_out_reg[11]_0 ),
        .I5(cs_ce_ld_enable_i),
        .O(counter_en_reg_reg));
  LUT6 #(
    .INIT(64'h0700FFFF07000700)) 
    \icount_out[11]_i_3 
       (.I0(Bus2IP_WrCE),
        .I1(\icount_out_reg[11]_1 ),
        .I2(IP2Bus_WrAck0),
        .I3(Q[2]),
        .I4(IP2Bus_RdAck),
        .I5(Q[0]),
        .O(\icount_out[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222F200000000)) 
    \icount_out[12]_i_2 
       (.I0(Q[0]),
        .I1(IP2Bus_RdAck),
        .I2(Q[2]),
        .I3(IP2Bus_WrAck0),
        .I4(axi_wrce),
        .I5(\icount_out_reg[12] ),
        .O(\FSM_sequential_access_cs_reg[0] ));
  LUT6 #(
    .INIT(64'h1111111700000000)) 
    \icount_out[12]_i_4 
       (.I0(axi_read_req_r_reg[10]),
        .I1(axi_read_req_r_reg[14]),
        .I2(axi_read_req_r_reg[12]),
        .I3(axi_read_req_r_reg[11]),
        .I4(axi_read_req_r_reg[13]),
        .I5(Bus2IP_WrCE),
        .O(axi_wrce));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    master_reset_i_1
       (.I0(dac0_irq_en_i_3_n_0),
        .I1(axi_read_req_r_reg[12]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_reg[13]),
        .I4(adc3_restart_reg),
        .I5(s_axi_wdata),
        .O(master_reset));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    s_axi_awready_reg_i_2
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(s_axi_awready_i));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00540000)) 
    s_axi_wready_reg_i_1
       (.I0(Q[1]),
        .I1(IP2Bus_WrAck),
        .I2(\icount_out_reg[11] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(s_axi_wready_i));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_11
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(dac_disable),
        .I2(\FSM_onehot_state_reg[1]_5 [0]),
        .I3(access_type_reg_0),
        .I4(dac1_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_6 ),
        .O(drp_WrAck[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    s_axi_wready_reg_i_2
       (.I0(Bus2IP_WrCE),
        .I1(\icount_out_reg[11]_1 ),
        .I2(s_axi_wready_reg_i_4_n_0),
        .I3(drp_WrAck[7]),
        .I4(drp_WrAck[6]),
        .I5(s_axi_wready_reg_i_7_n_0),
        .O(IP2Bus_WrAck));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    s_axi_wready_reg_i_4
       (.I0(s_axi_wready_reg_i_2_3),
        .I1(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I2(adc_disable),
        .I3(\bus2ip_addr_reg_reg[16]_2 ),
        .I4(drp_WrAck[5]),
        .O(s_axi_wready_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_5
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .I1(adc_disable),
        .I2(\FSM_onehot_state_reg[1]_11 [0]),
        .I3(access_type_reg_4),
        .I4(s_axi_wready_reg_i_2_1),
        .I5(\FSM_onehot_state_reg[1]_12 ),
        .O(drp_WrAck[7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_6
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(adc_disable),
        .I2(\FSM_onehot_state_reg[1]_7 [0]),
        .I3(access_type_reg_3),
        .I4(s_axi_wready_reg_i_2_0),
        .I5(\FSM_onehot_state_reg[1]_8 ),
        .O(drp_WrAck[6]));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    s_axi_wready_reg_i_7
       (.I0(s_axi_wready_reg_i_2_2),
        .I1(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I2(dac_disable),
        .I3(\bus2ip_addr_reg_reg[16]_0 ),
        .I4(drp_WrAck[1]),
        .O(s_axi_wready_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_9
       (.I0(\bus2ip_addr_reg_reg[14]_2 ),
        .I1(adc_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I3(access_type_reg_2),
        .I4(\FSM_sequential_access_cs[2]_i_7_0 ),
        .I5(\FSM_onehot_state_reg[1]_10 ),
        .O(drp_WrAck[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \startup_delay[15]_i_1 
       (.I0(\adc3_start_stage_reg[0] ),
        .I1(axi_read_req_r_reg[13]),
        .I2(axi_read_req_r_reg[11]),
        .I3(axi_read_req_r_reg[12]),
        .I4(dac0_irq_en_i_3_n_0),
        .O(bank0_write[0]));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_axi_lite_ipif" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_axi_lite_ipif
   (axi_timeout,
    s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_bvalid,
    Q,
    D,
    bank2_read,
    bank2_write,
    \FSM_onehot_state_reg[0] ,
    bank4_read,
    bank4_write,
    \FSM_onehot_state_reg[3] ,
    \FSM_onehot_state_reg[0]_0 ,
    bank14_write,
    bank14_read,
    \FSM_onehot_state_reg[0]_1 ,
    bank10_read,
    bank10_write,
    \FSM_onehot_state_reg[0]_2 ,
    bank12_read,
    bank12_write,
    \FSM_onehot_state_reg[0]_3 ,
    bank16_read,
    bank16_write,
    adc0_dreq_mon,
    adc2_drp_we,
    adc1_dreq_mon,
    \FSM_onehot_state_reg[0]_4 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    \adc0_sample_rate_reg[31] ,
    \bus2ip_addr_reg_reg[11] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ,
    \bus2ip_addr_reg_reg[14] ,
    \bus2ip_addr_reg_reg[15] ,
    \bus2ip_addr_reg_reg[15]_0 ,
    \bus2ip_addr_reg_reg[14]_0 ,
    \bus2ip_addr_reg_reg[14]_1 ,
    \bus2ip_addr_reg_reg[16] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    \bus2ip_addr_reg_reg[16]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    \bus2ip_addr_reg_reg[14]_2 ,
    \bus2ip_addr_reg_reg[5] ,
    \bus2ip_addr_reg_reg[9] ,
    \bus2ip_addr_reg_reg[14]_3 ,
    E,
    master_reset_reg,
    \bus2ip_addr_reg_reg[16]_1 ,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \bus2ip_addr_reg_reg[13] ,
    axi_timeout_r20,
    SR,
    bank1_write,
    bank3_write,
    bank9_write,
    bank11_write,
    bank13_write,
    bank15_write,
    s_axi_rdata,
    bank0_write,
    adc3_reset,
    adc2_reset,
    adc1_reset,
    adc0_reset,
    dac1_reset,
    dac0_reset,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    dac1_restart,
    dac0_restart,
    master_reset,
    s_axi_aclk,
    s_axi_rvalid_reg_reg,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    \s_axi_rdata_reg_reg[31] ,
    drp_RdAck_r,
    axi_RdAck,
    \FSM_onehot_state_reg[1] ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    \FSM_sequential_fsm_cs_reg[1] ,
    \FSM_onehot_state_reg[4] ,
    \FSM_onehot_state_reg[1]_4 ,
    access_type_reg,
    dac0_drp_rdy,
    \FSM_onehot_state_reg[1]_5 ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[1]_6 ,
    access_type_reg_0,
    dac1_drp_rdy,
    \FSM_onehot_state_reg[1]_7 ,
    \FSM_onehot_state_reg[1]_8 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[1]_9 ,
    access_type_reg_1,
    user_drp_drdy,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[4]_2 ,
    \FSM_onehot_state_reg[1]_10 ,
    access_type_reg_2,
    \FSM_sequential_access_cs[2]_i_7 ,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_3,
    s_axi_wready_reg_i_2,
    \FSM_onehot_state_reg[1]_11 ,
    \FSM_onehot_state_reg[4]_4 ,
    \FSM_onehot_state_reg[1]_12 ,
    access_type_reg_4,
    s_axi_wready_reg_i_2_0,
    adc32_irq_en,
    \IP2Bus_Data[2]_i_5 ,
    \IP2Bus_Data[3]_i_5 ,
    adc33_irq_en,
    \adc3_sim_level_reg[0] ,
    axi_RdAck_r_reg,
    \IP2Bus_Data[2]_i_31 ,
    adc30_irq_en,
    \IP2Bus_Data[0]_i_4 ,
    \IP2Bus_Data[1]_i_11 ,
    adc31_irq_en,
    \IP2Bus_Data[1]_i_11_0 ,
    adc3_cmn_irq_en,
    adc3_cmn_irq_en_reg,
    \IP2Bus_Data[2]_i_19 ,
    \IP2Bus_Data[3]_i_19 ,
    \IP2Bus_Data[15]_i_23 ,
    adc30_irq_sync,
    \IP2Bus_Data[2]_i_49 ,
    \adc3_slice0_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_6 ,
    \IP2Bus_Data[11]_i_4 ,
    adc2_do_mon,
    \IP2Bus_Data[31]_i_7 ,
    \IP2Bus_Data[31]_i_7_0 ,
    axi_RdAck_r_reg_0,
    \adc3_slice1_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_11 ,
    adc2_cmn_irq_en,
    adc1_do_mon,
    \IP2Bus_Data[11]_i_5 ,
    \IP2Bus_Data[31]_i_7_1 ,
    \IP2Bus_Data[31]_i_7_2 ,
    adc20_irq_en,
    adc21_irq_en,
    \IP2Bus_Data[3]_i_21 ,
    adc23_irq_en,
    adc22_irq_en,
    \IP2Bus_Data[2]_i_21 ,
    \IP2Bus_Data[1]_i_41 ,
    \IP2Bus_Data[1]_i_41_0 ,
    \IP2Bus_Data[0]_i_34 ,
    adc20_irq_sync,
    \IP2Bus_Data[15]_i_71 ,
    \IP2Bus_Data[2]_i_24 ,
    \IP2Bus_Data[3]_i_25 ,
    adc10_irq_en,
    \IP2Bus_Data[0]_i_38 ,
    \IP2Bus_Data[1]_i_15 ,
    adc11_irq_en,
    \IP2Bus_Data[1]_i_15_0 ,
    adc12_irq_en,
    adc13_irq_en,
    adc1_cmn_irq_en,
    \IP2Bus_Data[15]_i_7 ,
    adc10_irq_sync,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data[2]_i_15 ,
    \IP2Bus_Data[3]_i_15 ,
    adc00_irq_en,
    \IP2Bus_Data[1]_i_21 ,
    \IP2Bus_Data[0]_i_2 ,
    adc01_irq_en,
    \IP2Bus_Data[1]_i_21_0 ,
    adc0_cmn_irq_en,
    \IP2Bus_Data[15]_i_5 ,
    adc00_overvol_irq,
    adc00_irq_sync,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[11] ,
    \IP2Bus_Data_reg[31]_2 ,
    dac12_irq_en,
    \IP2Bus_Data[2]_i_8 ,
    \IP2Bus_Data[7]_i_3 ,
    dac13_irq_en,
    \IP2Bus_Data[3]_i_30 ,
    dac1_cmn_irq_en,
    dac1_powerup_state_irq,
    dac10_irq_en,
    \IP2Bus_Data[1]_i_7 ,
    \IP2Bus_Data[1]_i_7_0 ,
    dac11_irq_en,
    dac0_do_mon,
    \IP2Bus_Data[11]_i_2 ,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data[31]_i_3 ,
    \IP2Bus_Data[31]_i_3_0 ,
    axi_read_req_r_reg,
    axi_read_req_r_reg_0,
    \IP2Bus_Data[15]_i_34 ,
    axi_read_req_r_reg_1,
    \IP2Bus_Data[0]_i_48 ,
    p_36_in,
    \IP2Bus_Data[1]_i_10 ,
    \IP2Bus_Data[1]_i_10_0 ,
    \IP2Bus_Data[0]_i_45 ,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_2 ,
    \IP2Bus_Data[2]_i_2 ,
    \IP2Bus_Data[3]_i_2 ,
    p_46_in,
    \IP2Bus_Data[6]_i_5 ,
    irq_enables,
    \IP2Bus_Data[5]_i_3 ,
    \IP2Bus_Data[12]_i_10 ,
    \IP2Bus_Data[31]_i_3_1 ,
    \IP2Bus_Data[0]_i_7 ,
    \IP2Bus_Data[4]_i_6 ,
    \IP2Bus_Data_reg[1] ,
    \IP2Bus_Data_reg[7] ,
    STATUS_COMMON,
    \adc3_multi_band_reg[0] ,
    \IP2Bus_Data[2]_i_18 ,
    \IP2Bus_Data[15]_i_26 ,
    \IP2Bus_Data[15]_i_26_0 ,
    \IP2Bus_Data[2]_i_22 ,
    \IP2Bus_Data[2]_i_47 ,
    \IP2Bus_Data[2]_i_14 ,
    \IP2Bus_Data[15]_i_9 ,
    \IP2Bus_Data[15]_i_9_0 ,
    \adc3_fifo_disable_reg[0] ,
    \IP2Bus_Data[2]_i_27 ,
    \IP2Bus_Data[31]_i_3_2 ,
    \IP2Bus_Data[31]_i_3_3 ,
    \IP2Bus_Data[2]_i_30 ,
    \IP2Bus_Data[3]_i_5_0 ,
    \adc3_start_stage_reg[0] ,
    adc3_restart_reg,
    \IP2Bus_Data[0]_i_46 ,
    adc3_status,
    adc3_reset_reg,
    \IP2Bus_Data[0]_i_3 ,
    \IP2Bus_Data[0]_i_3_0 ,
    \IP2Bus_Data[0]_i_21 ,
    \IP2Bus_Data[2]_i_8_0 ,
    \IP2Bus_Data[3]_i_6 ,
    adc2_status,
    \IP2Bus_Data[0]_i_22 ,
    \IP2Bus_Data[3]_i_23 ,
    \IP2Bus_Data[0]_i_41 ,
    \IP2Bus_Data[3]_i_4 ,
    adc0_status,
    \IP2Bus_Data[0]_i_26 ,
    \IP2Bus_Data[0]_i_26_0 ,
    \IP2Bus_Data[3]_i_11 ,
    dac1_status,
    \IP2Bus_Data[0]_i_25 ,
    \IP2Bus_Data[0]_i_25_0 ,
    dac0_status,
    \dac1_end_stage_reg[0] ,
    adc30_overvol_irq,
    axi_read_req_r_reg_2,
    adc32_irq_sync,
    \IP2Bus_Data[15]_i_22 ,
    axi_read_req_r_reg_3,
    \IP2Bus_Data[12]_i_26 ,
    \IP2Bus_Data[15]_i_21 ,
    adc01_overvol_irq,
    adc01_irq_sync,
    \IP2Bus_Data[15]_i_11_0 ,
    dac10_irq_sync,
    axi_read_req_r_reg_4,
    \adc3_slice2_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_61 ,
    \IP2Bus_Data[1]_i_13 ,
    \adc3_cmn_en_reg[0] ,
    \IP2Bus_Data[1]_i_18 ,
    \IP2Bus_Data[15]_i_30 ,
    \IP2Bus_Data[15]_i_30_0 ,
    \IP2Bus_Data[1]_i_14 ,
    \IP2Bus_Data[15]_i_17 ,
    \IP2Bus_Data[15]_i_17_0 ,
    \IP2Bus_Data[1]_i_21_1 ,
    dac1_fifo_disable,
    axi_read_req_r_reg_5,
    \IP2Bus_Data[15]_i_12 ,
    \IP2Bus_Data[15]_i_12_0 ,
    dac0_fifo_disable,
    \IP2Bus_Data[11]_i_17 ,
    \dac0_sample_rate_reg[0] ,
    \IP2Bus_Data[6]_i_15 ,
    \IP2Bus_Data[15]_i_61_0 ,
    adc33_overvol_irq,
    adc33_irq_sync,
    \adc3_slice3_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_70 ,
    \IP2Bus_Data[15]_i_70_0 ,
    adc23_overvol_irq,
    adc23_irq_sync,
    \IP2Bus_Data[15]_i_77 ,
    \IP2Bus_Data[15]_i_77_0 ,
    adc13_overvol_irq,
    adc13_irq_sync,
    \IP2Bus_Data[15]_i_49 ,
    \IP2Bus_Data[15]_i_49_0 ,
    adc03_overvol_irq,
    adc03_irq_sync,
    \IP2Bus_Data[15]_i_11_1 ,
    \IP2Bus_Data[15]_i_32 ,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_45 ,
    \IP2Bus_Data[15]_i_43 ,
    dac03_irq_sync,
    \IP2Bus_Data[0]_i_37 ,
    \IP2Bus_Data[0]_i_41_0 ,
    \IP2Bus_Data[0]_i_11 ,
    \IP2Bus_Data[0]_i_47 ,
    adc10_overvol_irq,
    \IP2Bus_Data[2]_i_42 ,
    adc21_overvol_irq,
    \IP2Bus_Data[15]_i_71_0 ,
    \IP2Bus_Data[3]_i_47 ,
    adc21_irq_sync,
    \IP2Bus_Data[15]_i_71_1 ,
    \IP2Bus_Data[14]_i_47 ,
    \IP2Bus_Data[15]_i_29 ,
    \IP2Bus_Data[15]_i_29_0 ,
    adc11_irq_sync,
    \IP2Bus_Data[14]_i_23 ,
    \IP2Bus_Data[2]_i_49_0 ,
    adc11_overvol_irq,
    \IP2Bus_Data[3]_i_52 ,
    \IP2Bus_Data[15]_i_21_0 ,
    \IP2Bus_Data[3]_i_37 ,
    \IP2Bus_Data[2]_i_35 ,
    \IP2Bus_Data[14]_i_12 ,
    dac12_irq_sync,
    \IP2Bus_Data[14]_i_27 ,
    \IP2Bus_Data[15]_i_11_2 ,
    dac11_irq_sync,
    \IP2Bus_Data[15]_i_13 ,
    dac01_irq_sync,
    dac02_irq_sync,
    \IP2Bus_Data[14]_i_28 ,
    adc31_irq_sync,
    \IP2Bus_Data[15]_i_23_0 ,
    adc31_overvol_irq,
    adc0_do_mon,
    dac1_do_mon,
    adc3_do_mon,
    \IP2Bus_Data[25]_i_11 ,
    \IP2Bus_Data[14]_i_52 ,
    \IP2Bus_Data[15]_i_34_0 ,
    \IP2Bus_Data[2]_i_6 ,
    adc02_irq_en,
    adc03_irq_en,
    \IP2Bus_Data[0]_i_2_0 ,
    s_axi_wdata,
    axi_timeout_r,
    \IP2Bus_Data[25]_i_11_0 ,
    \IP2Bus_Data[12]_i_26_0 ,
    axi_timeout_en_reg,
    \IP2Bus_Data[31]_i_10 ,
    axi_read_req_r_reg_6,
    \IP2Bus_Data[15]_i_74 ,
    \IP2Bus_Data[14]_i_53 ,
    s_axi_wready_reg_i_2_1,
    s_axi_wready_reg_i_2_2);
  output axi_timeout;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_arready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [10:0]Q;
  output [1:0]D;
  output bank2_read;
  output bank2_write;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output bank4_read;
  output bank4_write;
  output \FSM_onehot_state_reg[3] ;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output bank14_write;
  output bank14_read;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output bank10_read;
  output bank10_write;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output bank12_read;
  output bank12_write;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output bank16_read;
  output bank16_write;
  output adc0_dreq_mon;
  output adc2_drp_we;
  output adc1_dreq_mon;
  output \FSM_onehot_state_reg[0]_4 ;
  output \FSM_onehot_state_reg[0]_5 ;
  output \FSM_onehot_state_reg[0]_6 ;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output [31:0]\adc0_sample_rate_reg[31] ;
  output \bus2ip_addr_reg_reg[11] ;
  output [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  output [4:0]\bus2ip_addr_reg_reg[14] ;
  output \bus2ip_addr_reg_reg[15] ;
  output \bus2ip_addr_reg_reg[15]_0 ;
  output [4:0]\bus2ip_addr_reg_reg[14]_0 ;
  output \bus2ip_addr_reg_reg[14]_1 ;
  output [4:0]\bus2ip_addr_reg_reg[16] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output [1:0]\bus2ip_addr_reg_reg[16]_0 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output \bus2ip_addr_reg_reg[14]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[5] ;
  output \bus2ip_addr_reg_reg[9] ;
  output \bus2ip_addr_reg_reg[14]_3 ;
  output [0:0]E;
  output [0:0]master_reset_reg;
  output [0:0]\bus2ip_addr_reg_reg[16]_1 ;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \bus2ip_addr_reg_reg[13] ;
  output axi_timeout_r20;
  output [0:0]SR;
  output [10:0]bank1_write;
  output [10:0]bank3_write;
  output [11:0]bank9_write;
  output [11:0]bank11_write;
  output [11:0]bank13_write;
  output [11:0]bank15_write;
  output [31:0]s_axi_rdata;
  output [1:0]bank0_write;
  output adc3_reset;
  output adc2_reset;
  output adc1_reset;
  output adc0_reset;
  output dac1_reset;
  output dac0_reset;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output dac1_restart;
  output dac0_restart;
  output master_reset;
  input s_axi_aclk;
  input s_axi_rvalid_reg_reg;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input [15:0]s_axi_awaddr;
  input [15:0]s_axi_araddr;
  input [31:0]\s_axi_rdata_reg_reg[31] ;
  input drp_RdAck_r;
  input axi_RdAck;
  input \FSM_onehot_state_reg[1] ;
  input \FSM_onehot_state_reg[1]_0 ;
  input \FSM_onehot_state_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_2 ;
  input [1:0]\FSM_onehot_state_reg[1]_3 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  input \FSM_onehot_state_reg[4] ;
  input \FSM_onehot_state_reg[1]_4 ;
  input access_type_reg;
  input dac0_drp_rdy;
  input [1:0]\FSM_onehot_state_reg[1]_5 ;
  input \FSM_onehot_state_reg[4]_0 ;
  input \FSM_onehot_state_reg[1]_6 ;
  input access_type_reg_0;
  input dac1_drp_rdy;
  input [1:0]\FSM_onehot_state_reg[1]_7 ;
  input \FSM_onehot_state_reg[1]_8 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[4]_1 ;
  input \FSM_onehot_state_reg[1]_9 ;
  input access_type_reg_1;
  input user_drp_drdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[4]_2 ;
  input \FSM_onehot_state_reg[1]_10 ;
  input access_type_reg_2;
  input \FSM_sequential_access_cs[2]_i_7 ;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_3;
  input s_axi_wready_reg_i_2;
  input [1:0]\FSM_onehot_state_reg[1]_11 ;
  input \FSM_onehot_state_reg[4]_4 ;
  input \FSM_onehot_state_reg[1]_12 ;
  input access_type_reg_4;
  input s_axi_wready_reg_i_2_0;
  input adc32_irq_en;
  input \IP2Bus_Data[2]_i_5 ;
  input \IP2Bus_Data[3]_i_5 ;
  input adc33_irq_en;
  input \adc3_sim_level_reg[0] ;
  input axi_RdAck_r_reg;
  input \IP2Bus_Data[2]_i_31 ;
  input adc30_irq_en;
  input \IP2Bus_Data[0]_i_4 ;
  input [1:0]\IP2Bus_Data[1]_i_11 ;
  input adc31_irq_en;
  input \IP2Bus_Data[1]_i_11_0 ;
  input adc3_cmn_irq_en;
  input adc3_cmn_irq_en_reg;
  input \IP2Bus_Data[2]_i_19 ;
  input \IP2Bus_Data[3]_i_19 ;
  input [3:0]\IP2Bus_Data[15]_i_23 ;
  input [2:0]adc30_irq_sync;
  input \IP2Bus_Data[2]_i_49 ;
  input \adc3_slice0_irq_en_reg[2] ;
  input \IP2Bus_Data[15]_i_6 ;
  input [3:0]\IP2Bus_Data[11]_i_4 ;
  input [15:0]adc2_do_mon;
  input [31:0]\IP2Bus_Data[31]_i_7 ;
  input [31:0]\IP2Bus_Data[31]_i_7_0 ;
  input axi_RdAck_r_reg_0;
  input \adc3_slice1_irq_en_reg[2] ;
  input \IP2Bus_Data[15]_i_11 ;
  input adc2_cmn_irq_en;
  input [15:0]adc1_do_mon;
  input [3:0]\IP2Bus_Data[11]_i_5 ;
  input [31:0]\IP2Bus_Data[31]_i_7_1 ;
  input [31:0]\IP2Bus_Data[31]_i_7_2 ;
  input adc20_irq_en;
  input adc21_irq_en;
  input \IP2Bus_Data[3]_i_21 ;
  input adc23_irq_en;
  input adc22_irq_en;
  input \IP2Bus_Data[2]_i_21 ;
  input \IP2Bus_Data[1]_i_41 ;
  input [1:0]\IP2Bus_Data[1]_i_41_0 ;
  input \IP2Bus_Data[0]_i_34 ;
  input [2:0]adc20_irq_sync;
  input [2:0]\IP2Bus_Data[15]_i_71 ;
  input \IP2Bus_Data[2]_i_24 ;
  input \IP2Bus_Data[3]_i_25 ;
  input adc10_irq_en;
  input \IP2Bus_Data[0]_i_38 ;
  input [1:0]\IP2Bus_Data[1]_i_15 ;
  input adc11_irq_en;
  input \IP2Bus_Data[1]_i_15_0 ;
  input adc12_irq_en;
  input adc13_irq_en;
  input adc1_cmn_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_7 ;
  input [2:0]adc10_irq_sync;
  input [31:0]\IP2Bus_Data_reg[31] ;
  input [31:0]\IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data[2]_i_15 ;
  input \IP2Bus_Data[3]_i_15 ;
  input adc00_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_21 ;
  input \IP2Bus_Data[0]_i_2 ;
  input adc01_irq_en;
  input \IP2Bus_Data[1]_i_21_0 ;
  input adc0_cmn_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_5 ;
  input adc00_overvol_irq;
  input [2:0]adc00_irq_sync;
  input [31:0]\IP2Bus_Data_reg[31]_1 ;
  input [3:0]\IP2Bus_Data_reg[11] ;
  input [31:0]\IP2Bus_Data_reg[31]_2 ;
  input dac12_irq_en;
  input \IP2Bus_Data[2]_i_8 ;
  input [7:0]\IP2Bus_Data[7]_i_3 ;
  input dac13_irq_en;
  input \IP2Bus_Data[3]_i_30 ;
  input dac1_cmn_irq_en;
  input dac1_powerup_state_irq;
  input dac10_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_7 ;
  input \IP2Bus_Data[1]_i_7_0 ;
  input dac11_irq_en;
  input [15:0]dac0_do_mon;
  input [3:0]\IP2Bus_Data[11]_i_2 ;
  input [15:0]\IP2Bus_Data_reg[15] ;
  input [31:0]\IP2Bus_Data[31]_i_3 ;
  input [31:0]\IP2Bus_Data[31]_i_3_0 ;
  input axi_read_req_r_reg;
  input axi_read_req_r_reg_0;
  input \IP2Bus_Data[15]_i_34 ;
  input axi_read_req_r_reg_1;
  input \IP2Bus_Data[0]_i_48 ;
  input [4:0]p_36_in;
  input \IP2Bus_Data[1]_i_10 ;
  input [1:0]\IP2Bus_Data[1]_i_10_0 ;
  input \IP2Bus_Data[0]_i_45 ;
  input [1:0]dac00_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_2 ;
  input \IP2Bus_Data[2]_i_2 ;
  input \IP2Bus_Data[3]_i_2 ;
  input [7:0]p_46_in;
  input \IP2Bus_Data[6]_i_5 ;
  input [6:0]irq_enables;
  input \IP2Bus_Data[5]_i_3 ;
  input \IP2Bus_Data[12]_i_10 ;
  input \IP2Bus_Data[31]_i_3_1 ;
  input \IP2Bus_Data[0]_i_7 ;
  input \IP2Bus_Data[4]_i_6 ;
  input \IP2Bus_Data_reg[1] ;
  input \IP2Bus_Data_reg[7] ;
  input [15:0]STATUS_COMMON;
  input \adc3_multi_band_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_18 ;
  input [15:0]\IP2Bus_Data[15]_i_26 ;
  input [15:0]\IP2Bus_Data[15]_i_26_0 ;
  input [2:0]\IP2Bus_Data[2]_i_22 ;
  input [2:0]\IP2Bus_Data[2]_i_47 ;
  input [2:0]\IP2Bus_Data[2]_i_14 ;
  input [15:0]\IP2Bus_Data[15]_i_9 ;
  input [15:0]\IP2Bus_Data[15]_i_9_0 ;
  input \adc3_fifo_disable_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_27 ;
  input [31:0]\IP2Bus_Data[31]_i_3_2 ;
  input [31:0]\IP2Bus_Data[31]_i_3_3 ;
  input [2:0]\IP2Bus_Data[2]_i_30 ;
  input [3:0]\IP2Bus_Data[3]_i_5_0 ;
  input \adc3_start_stage_reg[0] ;
  input adc3_restart_reg;
  input \IP2Bus_Data[0]_i_46 ;
  input [1:0]adc3_status;
  input adc3_reset_reg;
  input \IP2Bus_Data[0]_i_3 ;
  input \IP2Bus_Data[0]_i_3_0 ;
  input \IP2Bus_Data[0]_i_21 ;
  input \IP2Bus_Data[2]_i_8_0 ;
  input [3:0]\IP2Bus_Data[3]_i_6 ;
  input [1:0]adc2_status;
  input \IP2Bus_Data[0]_i_22 ;
  input [3:0]\IP2Bus_Data[3]_i_23 ;
  input [1:0]\IP2Bus_Data[0]_i_41 ;
  input [3:0]\IP2Bus_Data[3]_i_4 ;
  input [1:0]adc0_status;
  input \IP2Bus_Data[0]_i_26 ;
  input \IP2Bus_Data[0]_i_26_0 ;
  input [3:0]\IP2Bus_Data[3]_i_11 ;
  input [2:0]dac1_status;
  input \IP2Bus_Data[0]_i_25 ;
  input \IP2Bus_Data[0]_i_25_0 ;
  input [2:0]dac0_status;
  input \dac1_end_stage_reg[0] ;
  input adc30_overvol_irq;
  input axi_read_req_r_reg_2;
  input [0:0]adc32_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_22 ;
  input axi_read_req_r_reg_3;
  input \IP2Bus_Data[12]_i_26 ;
  input [3:0]\IP2Bus_Data[15]_i_21 ;
  input adc01_overvol_irq;
  input [2:0]adc01_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_11_0 ;
  input [1:0]dac10_irq_sync;
  input axi_read_req_r_reg_4;
  input \adc3_slice2_irq_en_reg[2] ;
  input [15:0]\IP2Bus_Data[15]_i_61 ;
  input [1:0]\IP2Bus_Data[1]_i_13 ;
  input \adc3_cmn_en_reg[0] ;
  input [1:0]\IP2Bus_Data[1]_i_18 ;
  input [15:0]\IP2Bus_Data[15]_i_30 ;
  input [15:0]\IP2Bus_Data[15]_i_30_0 ;
  input [1:0]\IP2Bus_Data[1]_i_14 ;
  input [15:0]\IP2Bus_Data[15]_i_17 ;
  input [15:0]\IP2Bus_Data[15]_i_17_0 ;
  input [1:0]\IP2Bus_Data[1]_i_21_1 ;
  input [0:0]dac1_fifo_disable;
  input axi_read_req_r_reg_5;
  input [15:0]\IP2Bus_Data[15]_i_12 ;
  input [15:0]\IP2Bus_Data[15]_i_12_0 ;
  input [0:0]dac0_fifo_disable;
  input [3:0]\IP2Bus_Data[11]_i_17 ;
  input \dac0_sample_rate_reg[0] ;
  input \IP2Bus_Data[6]_i_15 ;
  input [3:0]\IP2Bus_Data[15]_i_61_0 ;
  input adc33_overvol_irq;
  input [2:0]adc33_irq_sync;
  input \adc3_slice3_irq_en_reg[2] ;
  input [3:0]\IP2Bus_Data[15]_i_70 ;
  input [3:0]\IP2Bus_Data[15]_i_70_0 ;
  input adc23_overvol_irq;
  input [2:0]adc23_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_77 ;
  input [3:0]\IP2Bus_Data[15]_i_77_0 ;
  input adc13_overvol_irq;
  input [2:0]adc13_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_49 ;
  input [3:0]\IP2Bus_Data[15]_i_49_0 ;
  input adc03_overvol_irq;
  input [2:0]adc03_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_11_1 ;
  input [1:0]\IP2Bus_Data[15]_i_32 ;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_45 ;
  input [1:0]\IP2Bus_Data[15]_i_43 ;
  input [1:0]dac03_irq_sync;
  input \IP2Bus_Data[0]_i_37 ;
  input \IP2Bus_Data[0]_i_41_0 ;
  input \IP2Bus_Data[0]_i_11 ;
  input \IP2Bus_Data[0]_i_47 ;
  input adc10_overvol_irq;
  input \IP2Bus_Data[2]_i_42 ;
  input adc21_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_71_0 ;
  input \IP2Bus_Data[3]_i_47 ;
  input [2:0]adc21_irq_sync;
  input \IP2Bus_Data[15]_i_71_1 ;
  input \IP2Bus_Data[14]_i_47 ;
  input \IP2Bus_Data[15]_i_29 ;
  input [3:0]\IP2Bus_Data[15]_i_29_0 ;
  input [2:0]adc11_irq_sync;
  input \IP2Bus_Data[14]_i_23 ;
  input \IP2Bus_Data[2]_i_49_0 ;
  input adc11_overvol_irq;
  input \IP2Bus_Data[3]_i_52 ;
  input \IP2Bus_Data[15]_i_21_0 ;
  input \IP2Bus_Data[3]_i_37 ;
  input \IP2Bus_Data[2]_i_35 ;
  input \IP2Bus_Data[14]_i_12 ;
  input [0:0]dac12_irq_sync;
  input \IP2Bus_Data[14]_i_27 ;
  input [1:0]\IP2Bus_Data[15]_i_11_2 ;
  input [1:0]dac11_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_13 ;
  input [1:0]dac01_irq_sync;
  input [0:0]dac02_irq_sync;
  input \IP2Bus_Data[14]_i_28 ;
  input [2:0]adc31_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_23_0 ;
  input adc31_overvol_irq;
  input [15:0]adc0_do_mon;
  input [15:0]dac1_do_mon;
  input [15:0]adc3_do_mon;
  input \IP2Bus_Data[25]_i_11 ;
  input \IP2Bus_Data[14]_i_52 ;
  input \IP2Bus_Data[15]_i_34_0 ;
  input \IP2Bus_Data[2]_i_6 ;
  input adc02_irq_en;
  input adc03_irq_en;
  input \IP2Bus_Data[0]_i_2_0 ;
  input [0:0]s_axi_wdata;
  input axi_timeout_r;
  input \IP2Bus_Data[25]_i_11_0 ;
  input \IP2Bus_Data[12]_i_26_0 ;
  input axi_timeout_en_reg;
  input \IP2Bus_Data[31]_i_10 ;
  input axi_read_req_r_reg_6;
  input \IP2Bus_Data[15]_i_74 ;
  input \IP2Bus_Data[14]_i_53 ;
  input s_axi_wready_reg_i_2_1;
  input s_axi_wready_reg_i_2_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire \FSM_onehot_state_reg[0]_4 ;
  wire \FSM_onehot_state_reg[0]_5 ;
  wire \FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_10 ;
  wire [1:0]\FSM_onehot_state_reg[1]_11 ;
  wire \FSM_onehot_state_reg[1]_12 ;
  wire \FSM_onehot_state_reg[1]_2 ;
  wire [1:0]\FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_state_reg[1]_4 ;
  wire [1:0]\FSM_onehot_state_reg[1]_5 ;
  wire \FSM_onehot_state_reg[1]_6 ;
  wire [1:0]\FSM_onehot_state_reg[1]_7 ;
  wire \FSM_onehot_state_reg[1]_8 ;
  wire \FSM_onehot_state_reg[1]_9 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire \FSM_sequential_access_cs[2]_i_7 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [4:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire \IP2Bus_Data[0]_i_11 ;
  wire \IP2Bus_Data[0]_i_2 ;
  wire \IP2Bus_Data[0]_i_21 ;
  wire \IP2Bus_Data[0]_i_22 ;
  wire \IP2Bus_Data[0]_i_25 ;
  wire \IP2Bus_Data[0]_i_25_0 ;
  wire \IP2Bus_Data[0]_i_26 ;
  wire \IP2Bus_Data[0]_i_26_0 ;
  wire \IP2Bus_Data[0]_i_2_0 ;
  wire \IP2Bus_Data[0]_i_3 ;
  wire \IP2Bus_Data[0]_i_34 ;
  wire \IP2Bus_Data[0]_i_37 ;
  wire \IP2Bus_Data[0]_i_38 ;
  wire \IP2Bus_Data[0]_i_3_0 ;
  wire \IP2Bus_Data[0]_i_4 ;
  wire [1:0]\IP2Bus_Data[0]_i_41 ;
  wire \IP2Bus_Data[0]_i_41_0 ;
  wire \IP2Bus_Data[0]_i_45 ;
  wire \IP2Bus_Data[0]_i_46 ;
  wire \IP2Bus_Data[0]_i_47 ;
  wire \IP2Bus_Data[0]_i_48 ;
  wire \IP2Bus_Data[0]_i_7 ;
  wire [3:0]\IP2Bus_Data[11]_i_17 ;
  wire [3:0]\IP2Bus_Data[11]_i_2 ;
  wire [3:0]\IP2Bus_Data[11]_i_4 ;
  wire [3:0]\IP2Bus_Data[11]_i_5 ;
  wire \IP2Bus_Data[12]_i_10 ;
  wire \IP2Bus_Data[12]_i_26 ;
  wire \IP2Bus_Data[12]_i_26_0 ;
  wire \IP2Bus_Data[14]_i_12 ;
  wire \IP2Bus_Data[14]_i_23 ;
  wire \IP2Bus_Data[14]_i_27 ;
  wire \IP2Bus_Data[14]_i_28 ;
  wire \IP2Bus_Data[14]_i_47 ;
  wire \IP2Bus_Data[14]_i_52 ;
  wire \IP2Bus_Data[14]_i_53 ;
  wire \IP2Bus_Data[15]_i_11 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_2 ;
  wire [15:0]\IP2Bus_Data[15]_i_12 ;
  wire [15:0]\IP2Bus_Data[15]_i_12_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_13 ;
  wire [15:0]\IP2Bus_Data[15]_i_17 ;
  wire [15:0]\IP2Bus_Data[15]_i_17_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_21 ;
  wire \IP2Bus_Data[15]_i_21_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_22 ;
  wire [3:0]\IP2Bus_Data[15]_i_23 ;
  wire [3:0]\IP2Bus_Data[15]_i_23_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_26 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_0 ;
  wire \IP2Bus_Data[15]_i_29 ;
  wire [3:0]\IP2Bus_Data[15]_i_29_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_30 ;
  wire [15:0]\IP2Bus_Data[15]_i_30_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_32 ;
  wire \IP2Bus_Data[15]_i_34 ;
  wire \IP2Bus_Data[15]_i_34_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_43 ;
  wire [1:0]\IP2Bus_Data[15]_i_45 ;
  wire [3:0]\IP2Bus_Data[15]_i_49 ;
  wire [3:0]\IP2Bus_Data[15]_i_49_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_5 ;
  wire \IP2Bus_Data[15]_i_6 ;
  wire [15:0]\IP2Bus_Data[15]_i_61 ;
  wire [3:0]\IP2Bus_Data[15]_i_61_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_7 ;
  wire [3:0]\IP2Bus_Data[15]_i_70 ;
  wire [3:0]\IP2Bus_Data[15]_i_70_0 ;
  wire [2:0]\IP2Bus_Data[15]_i_71 ;
  wire [3:0]\IP2Bus_Data[15]_i_71_0 ;
  wire \IP2Bus_Data[15]_i_71_1 ;
  wire \IP2Bus_Data[15]_i_74 ;
  wire [3:0]\IP2Bus_Data[15]_i_77 ;
  wire [3:0]\IP2Bus_Data[15]_i_77_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_9 ;
  wire [15:0]\IP2Bus_Data[15]_i_9_0 ;
  wire \IP2Bus_Data[1]_i_10 ;
  wire [1:0]\IP2Bus_Data[1]_i_10_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_11 ;
  wire \IP2Bus_Data[1]_i_11_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_13 ;
  wire [1:0]\IP2Bus_Data[1]_i_14 ;
  wire [1:0]\IP2Bus_Data[1]_i_15 ;
  wire \IP2Bus_Data[1]_i_15_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_18 ;
  wire [1:0]\IP2Bus_Data[1]_i_21 ;
  wire \IP2Bus_Data[1]_i_21_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_21_1 ;
  wire \IP2Bus_Data[1]_i_41 ;
  wire [1:0]\IP2Bus_Data[1]_i_41_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_7 ;
  wire \IP2Bus_Data[1]_i_7_0 ;
  wire \IP2Bus_Data[25]_i_11 ;
  wire \IP2Bus_Data[25]_i_11_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_14 ;
  wire \IP2Bus_Data[2]_i_15 ;
  wire [2:0]\IP2Bus_Data[2]_i_18 ;
  wire \IP2Bus_Data[2]_i_19 ;
  wire \IP2Bus_Data[2]_i_2 ;
  wire \IP2Bus_Data[2]_i_21 ;
  wire [2:0]\IP2Bus_Data[2]_i_22 ;
  wire \IP2Bus_Data[2]_i_24 ;
  wire [2:0]\IP2Bus_Data[2]_i_27 ;
  wire [2:0]\IP2Bus_Data[2]_i_30 ;
  wire \IP2Bus_Data[2]_i_31 ;
  wire \IP2Bus_Data[2]_i_35 ;
  wire \IP2Bus_Data[2]_i_42 ;
  wire [2:0]\IP2Bus_Data[2]_i_47 ;
  wire \IP2Bus_Data[2]_i_49 ;
  wire \IP2Bus_Data[2]_i_49_0 ;
  wire \IP2Bus_Data[2]_i_5 ;
  wire \IP2Bus_Data[2]_i_6 ;
  wire \IP2Bus_Data[2]_i_8 ;
  wire \IP2Bus_Data[2]_i_8_0 ;
  wire \IP2Bus_Data[31]_i_10 ;
  wire [31:0]\IP2Bus_Data[31]_i_3 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_0 ;
  wire \IP2Bus_Data[31]_i_3_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_3 ;
  wire [31:0]\IP2Bus_Data[31]_i_7 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_2 ;
  wire [3:0]\IP2Bus_Data[3]_i_11 ;
  wire \IP2Bus_Data[3]_i_15 ;
  wire \IP2Bus_Data[3]_i_19 ;
  wire \IP2Bus_Data[3]_i_2 ;
  wire \IP2Bus_Data[3]_i_21 ;
  wire [3:0]\IP2Bus_Data[3]_i_23 ;
  wire \IP2Bus_Data[3]_i_25 ;
  wire \IP2Bus_Data[3]_i_30 ;
  wire \IP2Bus_Data[3]_i_37 ;
  wire [3:0]\IP2Bus_Data[3]_i_4 ;
  wire \IP2Bus_Data[3]_i_47 ;
  wire \IP2Bus_Data[3]_i_5 ;
  wire \IP2Bus_Data[3]_i_52 ;
  wire [3:0]\IP2Bus_Data[3]_i_5_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_6 ;
  wire \IP2Bus_Data[4]_i_6 ;
  wire \IP2Bus_Data[5]_i_3 ;
  wire \IP2Bus_Data[6]_i_15 ;
  wire \IP2Bus_Data[6]_i_5 ;
  wire [7:0]\IP2Bus_Data[7]_i_3 ;
  wire [3:0]\IP2Bus_Data_reg[11] ;
  wire [15:0]\IP2Bus_Data_reg[15] ;
  wire \IP2Bus_Data_reg[1] ;
  wire [31:0]\IP2Bus_Data_reg[31] ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_1 ;
  wire [31:0]\IP2Bus_Data_reg[31]_2 ;
  wire \IP2Bus_Data_reg[7] ;
  wire [10:0]Q;
  wire [0:0]SR;
  wire [15:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire adc00_irq_en;
  wire [2:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc01_irq_en;
  wire [2:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc02_irq_en;
  wire adc03_irq_en;
  wire [2:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_do_mon;
  wire adc0_dreq_mon;
  wire adc0_reset;
  wire adc0_restart;
  wire [31:0]\adc0_sample_rate_reg[31] ;
  wire [1:0]adc0_status;
  wire adc10_irq_en;
  wire [2:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc11_irq_en;
  wire [2:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc12_irq_en;
  wire adc13_irq_en;
  wire [2:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc1_cmn_irq_en;
  wire [15:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_reset;
  wire adc1_restart;
  wire adc20_irq_en;
  wire [2:0]adc20_irq_sync;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc22_irq_en;
  wire adc23_irq_en;
  wire [2:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc2_cmn_irq_en;
  wire [15:0]adc2_do_mon;
  wire adc2_drp_we;
  wire adc2_reset;
  wire adc2_restart;
  wire [1:0]adc2_status;
  wire adc30_irq_en;
  wire [2:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc32_irq_en;
  wire [0:0]adc32_irq_sync;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire \adc3_cmn_en_reg[0] ;
  wire adc3_cmn_irq_en;
  wire adc3_cmn_irq_en_reg;
  wire [15:0]adc3_do_mon;
  wire \adc3_fifo_disable_reg[0] ;
  wire \adc3_multi_band_reg[0] ;
  wire adc3_reset;
  wire adc3_reset_reg;
  wire adc3_restart;
  wire adc3_restart_reg;
  wire \adc3_sim_level_reg[0] ;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire \adc3_slice1_irq_en_reg[2] ;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire \adc3_slice3_irq_en_reg[2] ;
  wire \adc3_start_stage_reg[0] ;
  wire [1:0]adc3_status;
  wire axi_RdAck;
  wire axi_RdAck_r_reg;
  wire axi_RdAck_r_reg_0;
  wire axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire axi_read_req_r_reg_1;
  wire axi_read_req_r_reg_2;
  wire axi_read_req_r_reg_3;
  wire axi_read_req_r_reg_4;
  wire axi_read_req_r_reg_5;
  wire axi_read_req_r_reg_6;
  wire axi_timeout;
  wire axi_timeout_en_reg;
  wire axi_timeout_r;
  wire axi_timeout_r20;
  wire [1:0]bank0_write;
  wire bank10_read;
  wire bank10_write;
  wire [11:0]bank11_write;
  wire bank12_read;
  wire bank12_write;
  wire [11:0]bank13_write;
  wire bank14_read;
  wire bank14_write;
  wire [11:0]bank15_write;
  wire bank16_read;
  wire bank16_write;
  wire [10:0]bank1_write;
  wire bank2_read;
  wire bank2_write;
  wire [10:0]bank3_write;
  wire bank4_read;
  wire bank4_write;
  wire [11:0]bank9_write;
  wire \bus2ip_addr_reg_reg[11] ;
  wire \bus2ip_addr_reg_reg[13] ;
  wire [4:0]\bus2ip_addr_reg_reg[14] ;
  wire [4:0]\bus2ip_addr_reg_reg[14]_0 ;
  wire \bus2ip_addr_reg_reg[14]_1 ;
  wire \bus2ip_addr_reg_reg[14]_2 ;
  wire \bus2ip_addr_reg_reg[14]_3 ;
  wire \bus2ip_addr_reg_reg[15] ;
  wire \bus2ip_addr_reg_reg[15]_0 ;
  wire [4:0]\bus2ip_addr_reg_reg[16] ;
  wire [1:0]\bus2ip_addr_reg_reg[16]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[5] ;
  wire \bus2ip_addr_reg_reg[9] ;
  wire [1:0]dac00_irq_sync;
  wire [1:0]dac01_irq_sync;
  wire [0:0]dac02_irq_sync;
  wire [1:0]dac03_irq_sync;
  wire [15:0]dac0_do_mon;
  wire dac0_drp_rdy;
  wire [0:0]dac0_fifo_disable;
  wire dac0_reset;
  wire dac0_restart;
  wire \dac0_sample_rate_reg[0] ;
  wire [2:0]dac0_status;
  wire dac10_irq_en;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire [1:0]dac11_irq_sync;
  wire dac12_irq_en;
  wire [0:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire [15:0]dac1_do_mon;
  wire dac1_drp_rdy;
  wire \dac1_end_stage_reg[0] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_powerup_state_irq;
  wire dac1_reset;
  wire dac1_restart;
  wire [2:0]dac1_status;
  wire drp_RdAck_r;
  wire [6:0]irq_enables;
  wire master_reset;
  wire [0:0]master_reset_reg;
  wire [4:0]p_36_in;
  wire [7:0]p_46_in;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [31:0]\s_axi_rdata_reg_reg[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_reg_reg;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;
  wire s_axi_wready_reg_i_2;
  wire s_axi_wready_reg_i_2_0;
  wire s_axi_wready_reg_i_2_1;
  wire s_axi_wready_reg_i_2_2;
  wire s_axi_wvalid;
  wire user_drp_drdy;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .\DATA_PHASE_WDT.data_timeout_reg_0 (axi_timeout),
        .E(E),
        .\FSM_onehot_state_reg[0] (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_2 ),
        .\FSM_onehot_state_reg[0]_3 (\FSM_onehot_state_reg[0]_3 ),
        .\FSM_onehot_state_reg[0]_4 (\FSM_onehot_state_reg[0]_4 ),
        .\FSM_onehot_state_reg[0]_5 (\FSM_onehot_state_reg[0]_5 ),
        .\FSM_onehot_state_reg[0]_6 (\FSM_onehot_state_reg[0]_6 ),
        .\FSM_onehot_state_reg[0]_7 (\FSM_onehot_state_reg[0]_7 ),
        .\FSM_onehot_state_reg[0]_8 (\FSM_onehot_state_reg[0]_8 ),
        .\FSM_onehot_state_reg[0]_9 (\FSM_onehot_state_reg[0]_9 ),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1]_0 ),
        .\FSM_onehot_state_reg[1]_1 (\FSM_onehot_state_reg[1]_1 ),
        .\FSM_onehot_state_reg[1]_10 (\FSM_onehot_state_reg[1]_10 ),
        .\FSM_onehot_state_reg[1]_11 (\FSM_onehot_state_reg[1]_11 ),
        .\FSM_onehot_state_reg[1]_12 (\FSM_onehot_state_reg[1]_12 ),
        .\FSM_onehot_state_reg[1]_2 (\FSM_onehot_state_reg[1]_2 ),
        .\FSM_onehot_state_reg[1]_3 (\FSM_onehot_state_reg[1]_3 ),
        .\FSM_onehot_state_reg[1]_4 (\FSM_onehot_state_reg[1]_4 ),
        .\FSM_onehot_state_reg[1]_5 (\FSM_onehot_state_reg[1]_5 ),
        .\FSM_onehot_state_reg[1]_6 (\FSM_onehot_state_reg[1]_6 ),
        .\FSM_onehot_state_reg[1]_7 (\FSM_onehot_state_reg[1]_7 ),
        .\FSM_onehot_state_reg[1]_8 (\FSM_onehot_state_reg[1]_8 ),
        .\FSM_onehot_state_reg[1]_9 (\FSM_onehot_state_reg[1]_9 ),
        .\FSM_onehot_state_reg[3] (\FSM_onehot_state_reg[3] ),
        .\FSM_onehot_state_reg[4] (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_0 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_1 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_3 (\FSM_onehot_state_reg[4]_3 ),
        .\FSM_onehot_state_reg[4]_4 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_sequential_access_cs[2]_i_7 (\FSM_sequential_access_cs[2]_i_7 ),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] (bank4_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (bank16_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] [4]),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] (bank4_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 (bank16_write),
        .\IP2Bus_Data[0]_i_11 (\IP2Bus_Data[0]_i_11 ),
        .\IP2Bus_Data[0]_i_2 (\IP2Bus_Data[0]_i_2 ),
        .\IP2Bus_Data[0]_i_21 (\IP2Bus_Data[0]_i_21 ),
        .\IP2Bus_Data[0]_i_22 (\IP2Bus_Data[0]_i_22 ),
        .\IP2Bus_Data[0]_i_25 (\IP2Bus_Data[0]_i_25 ),
        .\IP2Bus_Data[0]_i_25_0 (\IP2Bus_Data[0]_i_25_0 ),
        .\IP2Bus_Data[0]_i_26 (\IP2Bus_Data[0]_i_26 ),
        .\IP2Bus_Data[0]_i_26_0 (\IP2Bus_Data[0]_i_26_0 ),
        .\IP2Bus_Data[0]_i_2_0 (\IP2Bus_Data[0]_i_2_0 ),
        .\IP2Bus_Data[0]_i_3 (\IP2Bus_Data[0]_i_3 ),
        .\IP2Bus_Data[0]_i_34 (\IP2Bus_Data[0]_i_34 ),
        .\IP2Bus_Data[0]_i_37 (\IP2Bus_Data[0]_i_37 ),
        .\IP2Bus_Data[0]_i_38 (\IP2Bus_Data[0]_i_38 ),
        .\IP2Bus_Data[0]_i_3_0 (\IP2Bus_Data[0]_i_3_0 ),
        .\IP2Bus_Data[0]_i_4 (\IP2Bus_Data[0]_i_4 ),
        .\IP2Bus_Data[0]_i_41 (\IP2Bus_Data[0]_i_41 ),
        .\IP2Bus_Data[0]_i_41_0 (\IP2Bus_Data[0]_i_41_0 ),
        .\IP2Bus_Data[0]_i_45 (\IP2Bus_Data[0]_i_45 ),
        .\IP2Bus_Data[0]_i_46 (\IP2Bus_Data[0]_i_46 ),
        .\IP2Bus_Data[0]_i_47 (\IP2Bus_Data[0]_i_47 ),
        .\IP2Bus_Data[0]_i_48 (\IP2Bus_Data[0]_i_48 ),
        .\IP2Bus_Data[0]_i_7 (\IP2Bus_Data[0]_i_7 ),
        .\IP2Bus_Data[11]_i_17 (\IP2Bus_Data[11]_i_17 ),
        .\IP2Bus_Data[11]_i_2 (\IP2Bus_Data[11]_i_2 ),
        .\IP2Bus_Data[11]_i_4 (\IP2Bus_Data[11]_i_4 ),
        .\IP2Bus_Data[11]_i_5 (\IP2Bus_Data[11]_i_5 ),
        .\IP2Bus_Data[12]_i_10 (\IP2Bus_Data[12]_i_10 ),
        .\IP2Bus_Data[12]_i_26 (\IP2Bus_Data[12]_i_26 ),
        .\IP2Bus_Data[12]_i_26_0 (\IP2Bus_Data[12]_i_26_0 ),
        .\IP2Bus_Data[14]_i_12 (\IP2Bus_Data[14]_i_12 ),
        .\IP2Bus_Data[14]_i_23 (\IP2Bus_Data[14]_i_23 ),
        .\IP2Bus_Data[14]_i_27 (\IP2Bus_Data[14]_i_27 ),
        .\IP2Bus_Data[14]_i_28 (\IP2Bus_Data[14]_i_28 ),
        .\IP2Bus_Data[14]_i_47 (\IP2Bus_Data[14]_i_47 ),
        .\IP2Bus_Data[14]_i_52 (\IP2Bus_Data[14]_i_52 ),
        .\IP2Bus_Data[14]_i_53 (\IP2Bus_Data[14]_i_53 ),
        .\IP2Bus_Data[15]_i_11 (\IP2Bus_Data[15]_i_11 ),
        .\IP2Bus_Data[15]_i_11_0 (\IP2Bus_Data[15]_i_11_0 ),
        .\IP2Bus_Data[15]_i_11_1 (\IP2Bus_Data[15]_i_11_1 ),
        .\IP2Bus_Data[15]_i_11_2 (\IP2Bus_Data[15]_i_11_2 ),
        .\IP2Bus_Data[15]_i_12 (\IP2Bus_Data[15]_i_12 ),
        .\IP2Bus_Data[15]_i_12_0 (\IP2Bus_Data[15]_i_12_0 ),
        .\IP2Bus_Data[15]_i_13 (\IP2Bus_Data[15]_i_13 ),
        .\IP2Bus_Data[15]_i_17 (\IP2Bus_Data[15]_i_17 ),
        .\IP2Bus_Data[15]_i_17_0 (\IP2Bus_Data[15]_i_17_0 ),
        .\IP2Bus_Data[15]_i_2 (\IP2Bus_Data[15]_i_2 ),
        .\IP2Bus_Data[15]_i_21 (\IP2Bus_Data[15]_i_21 ),
        .\IP2Bus_Data[15]_i_21_0 (\IP2Bus_Data[15]_i_21_0 ),
        .\IP2Bus_Data[15]_i_22 (\IP2Bus_Data[15]_i_22 ),
        .\IP2Bus_Data[15]_i_23 (\IP2Bus_Data[15]_i_23 ),
        .\IP2Bus_Data[15]_i_23_0 (\IP2Bus_Data[15]_i_23_0 ),
        .\IP2Bus_Data[15]_i_26 (\IP2Bus_Data[15]_i_26 ),
        .\IP2Bus_Data[15]_i_26_0 (\IP2Bus_Data[15]_i_26_0 ),
        .\IP2Bus_Data[15]_i_29 (\IP2Bus_Data[15]_i_29 ),
        .\IP2Bus_Data[15]_i_29_0 (\IP2Bus_Data[15]_i_29_0 ),
        .\IP2Bus_Data[15]_i_30 (\IP2Bus_Data[15]_i_30 ),
        .\IP2Bus_Data[15]_i_30_0 (\IP2Bus_Data[15]_i_30_0 ),
        .\IP2Bus_Data[15]_i_32 (\IP2Bus_Data[15]_i_32 ),
        .\IP2Bus_Data[15]_i_34 (\IP2Bus_Data[15]_i_34 ),
        .\IP2Bus_Data[15]_i_34_0 (\IP2Bus_Data[15]_i_34_0 ),
        .\IP2Bus_Data[15]_i_43 (\IP2Bus_Data[15]_i_43 ),
        .\IP2Bus_Data[15]_i_45 (\IP2Bus_Data[15]_i_45 ),
        .\IP2Bus_Data[15]_i_49 (\IP2Bus_Data[15]_i_49 ),
        .\IP2Bus_Data[15]_i_49_0 (\IP2Bus_Data[15]_i_49_0 ),
        .\IP2Bus_Data[15]_i_5 (\IP2Bus_Data[15]_i_5 ),
        .\IP2Bus_Data[15]_i_6 (\IP2Bus_Data[15]_i_6 ),
        .\IP2Bus_Data[15]_i_61 (\IP2Bus_Data[15]_i_61 ),
        .\IP2Bus_Data[15]_i_61_0 (\IP2Bus_Data[15]_i_61_0 ),
        .\IP2Bus_Data[15]_i_7 (\IP2Bus_Data[15]_i_7 ),
        .\IP2Bus_Data[15]_i_70 (\IP2Bus_Data[15]_i_70 ),
        .\IP2Bus_Data[15]_i_70_0 (\IP2Bus_Data[15]_i_70_0 ),
        .\IP2Bus_Data[15]_i_71 (\IP2Bus_Data[15]_i_71 ),
        .\IP2Bus_Data[15]_i_71_0 (\IP2Bus_Data[15]_i_71_0 ),
        .\IP2Bus_Data[15]_i_71_1 (\IP2Bus_Data[15]_i_71_1 ),
        .\IP2Bus_Data[15]_i_74 (\IP2Bus_Data[15]_i_74 ),
        .\IP2Bus_Data[15]_i_77 (\IP2Bus_Data[15]_i_77 ),
        .\IP2Bus_Data[15]_i_77_0 (\IP2Bus_Data[15]_i_77_0 ),
        .\IP2Bus_Data[15]_i_9 (\IP2Bus_Data[15]_i_9 ),
        .\IP2Bus_Data[15]_i_9_0 (\IP2Bus_Data[15]_i_9_0 ),
        .\IP2Bus_Data[1]_i_10 (\IP2Bus_Data[1]_i_10 ),
        .\IP2Bus_Data[1]_i_10_0 (\IP2Bus_Data[1]_i_10_0 ),
        .\IP2Bus_Data[1]_i_11 (\IP2Bus_Data[1]_i_11 ),
        .\IP2Bus_Data[1]_i_11_0 (\IP2Bus_Data[1]_i_11_0 ),
        .\IP2Bus_Data[1]_i_13 (\IP2Bus_Data[1]_i_13 ),
        .\IP2Bus_Data[1]_i_14 (\IP2Bus_Data[1]_i_14 ),
        .\IP2Bus_Data[1]_i_15 (\IP2Bus_Data[1]_i_15 ),
        .\IP2Bus_Data[1]_i_15_0 (\IP2Bus_Data[1]_i_15_0 ),
        .\IP2Bus_Data[1]_i_18 (\IP2Bus_Data[1]_i_18 ),
        .\IP2Bus_Data[1]_i_21 (\IP2Bus_Data[1]_i_21 ),
        .\IP2Bus_Data[1]_i_21_0 (\IP2Bus_Data[1]_i_21_0 ),
        .\IP2Bus_Data[1]_i_21_1 (\IP2Bus_Data[1]_i_21_1 ),
        .\IP2Bus_Data[1]_i_41 (\IP2Bus_Data[1]_i_41 ),
        .\IP2Bus_Data[1]_i_41_0 (\IP2Bus_Data[1]_i_41_0 ),
        .\IP2Bus_Data[1]_i_7 (\IP2Bus_Data[1]_i_7 ),
        .\IP2Bus_Data[1]_i_7_0 (\IP2Bus_Data[1]_i_7_0 ),
        .\IP2Bus_Data[25]_i_11 (\IP2Bus_Data[25]_i_11 ),
        .\IP2Bus_Data[25]_i_11_0 (\IP2Bus_Data[25]_i_11_0 ),
        .\IP2Bus_Data[2]_i_14 (\IP2Bus_Data[2]_i_14 ),
        .\IP2Bus_Data[2]_i_15 (\IP2Bus_Data[2]_i_15 ),
        .\IP2Bus_Data[2]_i_18 (\IP2Bus_Data[2]_i_18 ),
        .\IP2Bus_Data[2]_i_19 (\IP2Bus_Data[2]_i_19 ),
        .\IP2Bus_Data[2]_i_2 (\IP2Bus_Data[2]_i_2 ),
        .\IP2Bus_Data[2]_i_21 (\IP2Bus_Data[2]_i_21 ),
        .\IP2Bus_Data[2]_i_22 (\IP2Bus_Data[2]_i_22 ),
        .\IP2Bus_Data[2]_i_24 (\IP2Bus_Data[2]_i_24 ),
        .\IP2Bus_Data[2]_i_27 (\IP2Bus_Data[2]_i_27 ),
        .\IP2Bus_Data[2]_i_30 (\IP2Bus_Data[2]_i_30 ),
        .\IP2Bus_Data[2]_i_31 (\IP2Bus_Data[2]_i_31 ),
        .\IP2Bus_Data[2]_i_35 (\IP2Bus_Data[2]_i_35 ),
        .\IP2Bus_Data[2]_i_42 (\IP2Bus_Data[2]_i_42 ),
        .\IP2Bus_Data[2]_i_47 (\IP2Bus_Data[2]_i_47 ),
        .\IP2Bus_Data[2]_i_49 (\IP2Bus_Data[2]_i_49 ),
        .\IP2Bus_Data[2]_i_49_0 (\IP2Bus_Data[2]_i_49_0 ),
        .\IP2Bus_Data[2]_i_5 (\IP2Bus_Data[2]_i_5 ),
        .\IP2Bus_Data[2]_i_6 (\IP2Bus_Data[2]_i_6 ),
        .\IP2Bus_Data[2]_i_8 (\IP2Bus_Data[2]_i_8 ),
        .\IP2Bus_Data[2]_i_8_0 (\IP2Bus_Data[2]_i_8_0 ),
        .\IP2Bus_Data[31]_i_10 (\IP2Bus_Data[31]_i_10 ),
        .\IP2Bus_Data[31]_i_3 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data[31]_i_3_0 (\IP2Bus_Data[31]_i_3_0 ),
        .\IP2Bus_Data[31]_i_3_1 (\IP2Bus_Data[31]_i_3_1 ),
        .\IP2Bus_Data[31]_i_3_2 (\IP2Bus_Data[31]_i_3_2 ),
        .\IP2Bus_Data[31]_i_3_3 (\IP2Bus_Data[31]_i_3_3 ),
        .\IP2Bus_Data[31]_i_7 (\IP2Bus_Data[31]_i_7 ),
        .\IP2Bus_Data[31]_i_7_0 (\IP2Bus_Data[31]_i_7_0 ),
        .\IP2Bus_Data[31]_i_7_1 (\IP2Bus_Data[31]_i_7_1 ),
        .\IP2Bus_Data[31]_i_7_2 (\IP2Bus_Data[31]_i_7_2 ),
        .\IP2Bus_Data[3]_i_11 (\IP2Bus_Data[3]_i_11 ),
        .\IP2Bus_Data[3]_i_15 (\IP2Bus_Data[3]_i_15 ),
        .\IP2Bus_Data[3]_i_19 (\IP2Bus_Data[3]_i_19 ),
        .\IP2Bus_Data[3]_i_2 (\IP2Bus_Data[3]_i_2 ),
        .\IP2Bus_Data[3]_i_21 (\IP2Bus_Data[3]_i_21 ),
        .\IP2Bus_Data[3]_i_23 (\IP2Bus_Data[3]_i_23 ),
        .\IP2Bus_Data[3]_i_25 (\IP2Bus_Data[3]_i_25 ),
        .\IP2Bus_Data[3]_i_30 (\IP2Bus_Data[3]_i_30 ),
        .\IP2Bus_Data[3]_i_37 (\IP2Bus_Data[3]_i_37 ),
        .\IP2Bus_Data[3]_i_4 (\IP2Bus_Data[3]_i_4 ),
        .\IP2Bus_Data[3]_i_47 (\IP2Bus_Data[3]_i_47 ),
        .\IP2Bus_Data[3]_i_5 (\IP2Bus_Data[3]_i_5 ),
        .\IP2Bus_Data[3]_i_52 (\IP2Bus_Data[3]_i_52 ),
        .\IP2Bus_Data[3]_i_5_0 (\IP2Bus_Data[3]_i_5_0 ),
        .\IP2Bus_Data[3]_i_6 (\IP2Bus_Data[3]_i_6 ),
        .\IP2Bus_Data[4]_i_6 (\IP2Bus_Data[4]_i_6 ),
        .\IP2Bus_Data[5]_i_3 (\IP2Bus_Data[5]_i_3 ),
        .\IP2Bus_Data[6]_i_15 (\IP2Bus_Data[6]_i_15 ),
        .\IP2Bus_Data[6]_i_5 (\IP2Bus_Data[6]_i_5 ),
        .\IP2Bus_Data[7]_i_3 (\IP2Bus_Data[7]_i_3 ),
        .\IP2Bus_Data_reg[11] (\IP2Bus_Data_reg[11] ),
        .\IP2Bus_Data_reg[15] (\IP2Bus_Data_reg[15] ),
        .\IP2Bus_Data_reg[1] (\IP2Bus_Data_reg[1] ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .\IP2Bus_Data_reg[31]_2 (\IP2Bus_Data_reg[31]_2 ),
        .\IP2Bus_Data_reg[7] (\IP2Bus_Data_reg[7] ),
        .Q(Q),
        .SR(SR),
        .STATUS_COMMON(STATUS_COMMON),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_1),
        .access_type_reg_2(access_type_reg_2),
        .access_type_reg_3(access_type_reg_3),
        .access_type_reg_4(access_type_reg_4),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_irq_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_irq_sync),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_sync(adc03_irq_sync),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_do_mon(adc0_do_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .\adc0_sample_rate_reg[31] (\adc0_sample_rate_reg[31] ),
        .adc0_status(adc0_status),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_irq_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync(adc11_irq_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_en(adc12_irq_en),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_sync(adc13_irq_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_do_mon(adc1_do_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_sync(adc20_irq_sync),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync(adc21_irq_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_en(adc22_irq_en),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_irq_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_do_mon(adc2_do_mon),
        .adc2_drp_we(adc2_drp_we),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc2_status(adc2_status),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync(adc30_irq_sync),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_irq_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_sync(adc32_irq_sync),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync(adc33_irq_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .\adc3_cmn_en_reg[0] (\adc3_cmn_en_reg[0] ),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_cmn_irq_en_reg(adc3_cmn_irq_en_reg),
        .adc3_do_mon(adc3_do_mon),
        .\adc3_fifo_disable_reg[0] (\adc3_fifo_disable_reg[0] ),
        .\adc3_multi_band_reg[0] (\adc3_multi_band_reg[0] ),
        .adc3_reset(adc3_reset),
        .adc3_reset_reg(adc3_reset_reg),
        .adc3_restart(adc3_restart),
        .adc3_restart_reg(adc3_restart_reg),
        .\adc3_sim_level_reg[0] (\adc3_sim_level_reg[0] ),
        .\adc3_slice0_irq_en_reg[2] (\adc3_slice0_irq_en_reg[2] ),
        .\adc3_slice1_irq_en_reg[2] (\adc3_slice1_irq_en_reg[2] ),
        .\adc3_slice2_irq_en_reg[2] (\adc3_slice2_irq_en_reg[2] ),
        .\adc3_slice3_irq_en_reg[2] (\adc3_slice3_irq_en_reg[2] ),
        .\adc3_start_stage_reg[0] (\adc3_start_stage_reg[0] ),
        .adc3_status(adc3_status),
        .axi_RdAck(axi_RdAck),
        .axi_RdAck_r_reg(axi_RdAck_r_reg),
        .axi_RdAck_r_reg_0(axi_RdAck_r_reg_0),
        .axi_read_req_r_reg(axi_read_req_r_reg),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0),
        .axi_read_req_r_reg_1(axi_read_req_r_reg_1),
        .axi_read_req_r_reg_2(axi_read_req_r_reg_2),
        .axi_read_req_r_reg_3(axi_read_req_r_reg_3),
        .axi_read_req_r_reg_4(axi_read_req_r_reg_4),
        .axi_read_req_r_reg_5(axi_read_req_r_reg_5),
        .axi_read_req_r_reg_6(axi_read_req_r_reg_6),
        .axi_timeout_en_reg(axi_timeout_en_reg),
        .axi_timeout_r(axi_timeout_r),
        .axi_timeout_r20(axi_timeout_r20),
        .bank0_write(bank0_write),
        .bank11_write(bank11_write),
        .bank13_write(bank13_write),
        .bank15_write(bank15_write),
        .bank1_write(bank1_write),
        .bank3_write(bank3_write),
        .bank9_write(bank9_write),
        .\bus2ip_addr_reg_reg[11]_0 (\bus2ip_addr_reg_reg[11] ),
        .\bus2ip_addr_reg_reg[13]_0 (\bus2ip_addr_reg_reg[13] ),
        .\bus2ip_addr_reg_reg[14]_0 (bank14_write),
        .\bus2ip_addr_reg_reg[14]_1 (bank14_read),
        .\bus2ip_addr_reg_reg[14]_2 (bank12_read),
        .\bus2ip_addr_reg_reg[14]_3 (bank12_write),
        .\bus2ip_addr_reg_reg[14]_4 (\bus2ip_addr_reg_reg[14] ),
        .\bus2ip_addr_reg_reg[14]_5 (\bus2ip_addr_reg_reg[14]_0 ),
        .\bus2ip_addr_reg_reg[14]_6 (\bus2ip_addr_reg_reg[14]_1 ),
        .\bus2ip_addr_reg_reg[14]_7 (\bus2ip_addr_reg_reg[14]_2 ),
        .\bus2ip_addr_reg_reg[14]_8 (\bus2ip_addr_reg_reg[14]_3 ),
        .\bus2ip_addr_reg_reg[15]_0 (\bus2ip_addr_reg_reg[15] ),
        .\bus2ip_addr_reg_reg[15]_1 (\bus2ip_addr_reg_reg[15]_0 ),
        .\bus2ip_addr_reg_reg[16]_0 (bank2_read),
        .\bus2ip_addr_reg_reg[16]_1 (bank2_write),
        .\bus2ip_addr_reg_reg[16]_2 (bank10_read),
        .\bus2ip_addr_reg_reg[16]_3 (bank10_write),
        .\bus2ip_addr_reg_reg[16]_4 (\bus2ip_addr_reg_reg[16] [1]),
        .\bus2ip_addr_reg_reg[16]_5 (\bus2ip_addr_reg_reg[16]_0 [1]),
        .\bus2ip_addr_reg_reg[16]_6 (\bus2ip_addr_reg_reg[16] [2]),
        .\bus2ip_addr_reg_reg[16]_7 (\bus2ip_addr_reg_reg[16] [4]),
        .\bus2ip_addr_reg_reg[16]_8 (\bus2ip_addr_reg_reg[16]_1 ),
        .\bus2ip_addr_reg_reg[16]_9 (\bus2ip_addr_reg_reg[16] [0]),
        .\bus2ip_addr_reg_reg[5]_0 (\bus2ip_addr_reg_reg[5] ),
        .\bus2ip_addr_reg_reg[6]_0 (\bus2ip_addr_reg_reg[16] [3]),
        .\bus2ip_addr_reg_reg[6]_1 (\bus2ip_addr_reg_reg[16]_0 [0]),
        .\bus2ip_addr_reg_reg[6]_2 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] [3:0]),
        .\bus2ip_addr_reg_reg[9]_0 (\bus2ip_addr_reg_reg[9] ),
        .dac00_irq_sync(dac00_irq_sync),
        .dac01_irq_sync(dac01_irq_sync),
        .dac02_irq_sync(dac02_irq_sync),
        .dac03_irq_sync(dac03_irq_sync),
        .dac0_do_mon(dac0_do_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_reset(dac0_reset),
        .dac0_restart(dac0_restart),
        .\dac0_sample_rate_reg[0] (\dac0_sample_rate_reg[0] ),
        .dac0_status(dac0_status),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_irq_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_sync(dac11_irq_sync),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_irq_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_irq_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_do_mon(dac1_do_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .\dac1_end_stage_reg[0] (\dac1_end_stage_reg[0] ),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_powerup_state_irq(dac1_powerup_state_irq),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .dac1_status(dac1_status),
        .drp_RdAck_r(drp_RdAck_r),
        .irq_enables(irq_enables),
        .master_reset(master_reset),
        .master_reset_reg(master_reset_reg),
        .p_36_in(p_36_in),
        .p_46_in(p_46_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_reg_reg[31]_0 (\s_axi_rdata_reg_reg[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_reg_reg_0(s_axi_rvalid_reg_reg),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_reg_i_2(s_axi_wready_reg_i_2),
        .s_axi_wready_reg_i_2_0(s_axi_wready_reg_i_2_0),
        .s_axi_wready_reg_i_2_1(s_axi_wready_reg_i_2_1),
        .s_axi_wready_reg_i_2_2(s_axi_wready_reg_i_2_2),
        .s_axi_wvalid(s_axi_wvalid),
        .user_drp_drdy(user_drp_drdy));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_bgt_fsm" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_bgt_fsm
   (drp_req_reg_0,
    dac_bgt_req,
    \trim_code_reg[5]_0 ,
    trim_code,
    \rdata_reg[9] ,
    \mem_data_dac1_reg[6] ,
    \mem_data_dac1_reg[5] ,
    \trim_code_reg[5]_1 ,
    \trim_code_reg[4]_0 ,
    drp_addr,
    drp_di,
    drp_den,
    drp_wen,
    bgt_sm_done_dac,
    dac0_por_req,
    Q,
    \drpdi_por_i_reg[9] ,
    \drpdi_por_i_reg[9]_0 ,
    \drpdi_por_i_reg[9]_1 ,
    \drpdi_por_i[9]_i_2_0 ,
    \drpdi_por_i[7]_i_2 ,
    \drpdi_por_i[9]_i_3_0 ,
    dac0_bgt_reset_i,
    s_axi_aclk,
    dac_bgt_gnt,
    dac0_do_mon,
    bgt_sm_start_dac,
    dac_drp_rdy_bgt,
    \timer_125ns_count_reg[0]_0 ,
    \timer_125ns_count_reg[0]_1 ,
    dac0_reset_i,
    p_46_in);
  output drp_req_reg_0;
  output dac_bgt_req;
  output \trim_code_reg[5]_0 ;
  output [5:0]trim_code;
  output \rdata_reg[9] ;
  output \mem_data_dac1_reg[6] ;
  output \mem_data_dac1_reg[5] ;
  output \trim_code_reg[5]_1 ;
  output \trim_code_reg[4]_0 ;
  output [2:0]drp_addr;
  output [15:0]drp_di;
  output drp_den;
  output drp_wen;
  output bgt_sm_done_dac;
  input dac0_por_req;
  input [6:0]Q;
  input [2:0]\drpdi_por_i_reg[9] ;
  input \drpdi_por_i_reg[9]_0 ;
  input \drpdi_por_i_reg[9]_1 ;
  input \drpdi_por_i[9]_i_2_0 ;
  input \drpdi_por_i[7]_i_2 ;
  input \drpdi_por_i[9]_i_3_0 ;
  input dac0_bgt_reset_i;
  input s_axi_aclk;
  input dac_bgt_gnt;
  input [7:0]dac0_do_mon;
  input bgt_sm_start_dac;
  input dac_drp_rdy_bgt;
  input \timer_125ns_count_reg[0]_0 ;
  input \timer_125ns_count_reg[0]_1 ;
  input dac0_reset_i;
  input [1:0]p_46_in;

  wire \FSM_sequential_bgt_sm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_2_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_4_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_5_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_6_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_7_n_0 ;
  wire \FSM_sequential_bgt_sm_state[4]_i_8_n_0 ;
  wire [6:0]Q;
  wire bgt_sm_done_dac;
  wire bgt_sm_start_dac;
  wire [4:0]bgt_sm_state__0;
  wire [4:0]bgt_sm_state__1;
  wire dac0_bgt_reset_i;
  wire [7:0]dac0_do_mon;
  wire dac0_por_req;
  wire dac0_reset_i;
  wire dac_bgt_gnt;
  wire dac_bgt_req;
  wire dac_drp_rdy_bgt;
  wire done_i_1__3_n_0;
  wire [2:0]drp_addr;
  wire [10:5]drp_addr0_in;
  wire \drp_addr[10]_i_1_n_0 ;
  wire drp_den;
  wire drp_den_i_1__0_n_0;
  wire drp_den_i_2_n_0;
  wire [15:0]drp_di;
  wire \drp_di[0]_i_1_n_0 ;
  wire \drp_di[10]_i_1_n_0 ;
  wire \drp_di[11]_i_1_n_0 ;
  wire \drp_di[12]_i_1_n_0 ;
  wire \drp_di[13]_i_1_n_0 ;
  wire \drp_di[14]_i_1_n_0 ;
  wire \drp_di[15]_i_1_n_0 ;
  wire \drp_di[15]_i_2_n_0 ;
  wire \drp_di[1]_i_1_n_0 ;
  wire \drp_di[2]_i_1_n_0 ;
  wire \drp_di[3]_i_1_n_0 ;
  wire \drp_di[4]_i_1_n_0 ;
  wire \drp_di[5]_i_1_n_0 ;
  wire \drp_di[6]_i_1_n_0 ;
  wire \drp_di[7]_i_1_n_0 ;
  wire \drp_di[8]_i_1_n_0 ;
  wire \drp_di[9]_i_1_n_0 ;
  wire drp_gnt_r;
  wire drp_req_i_1_n_0;
  wire drp_req_i_2_n_0;
  wire drp_req_reg_0;
  wire drp_wen;
  wire drp_wen_i_1_n_0;
  wire \drpdi_por_i[5]_i_4_n_0 ;
  wire \drpdi_por_i[6]_i_4_n_0 ;
  wire \drpdi_por_i[7]_i_2 ;
  wire \drpdi_por_i[9]_i_2_0 ;
  wire \drpdi_por_i[9]_i_3_0 ;
  wire \drpdi_por_i[9]_i_3_n_0 ;
  wire \drpdi_por_i[9]_i_4_n_0 ;
  wire [2:0]\drpdi_por_i_reg[9] ;
  wire \drpdi_por_i_reg[9]_0 ;
  wire \drpdi_por_i_reg[9]_1 ;
  wire \mem_data_dac1_reg[5] ;
  wire \mem_data_dac1_reg[6] ;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire [1:0]p_46_in;
  wire [15:9]rdata_ctrl;
  wire \rdata_ctrl[15]_i_1_n_0 ;
  wire \rdata_ctrl[15]_i_2_n_0 ;
  wire \rdata_reg[9] ;
  wire \rdata_status[0]_i_1_n_0 ;
  wire \rdata_status[0]_i_2_n_0 ;
  wire \rdata_status_reg_n_0_[0] ;
  wire s_axi_aclk;
  wire [1:0]sm_count;
  wire \sm_count[1]_i_1_n_0 ;
  wire \sm_count[1]_i_3_n_0 ;
  wire \sm_count[1]_i_4_n_0 ;
  wire \sm_count[1]_i_5_n_0 ;
  wire \sm_count[1]_i_6_n_0 ;
  wire \sm_count[1]_i_7_n_0 ;
  wire \sm_count[1]_i_8_n_0 ;
  wire \sm_count_reg_n_0_[0] ;
  wire \sm_count_reg_n_0_[1] ;
  wire status_i_1_n_0;
  wire status_i_2_n_0;
  wire status_reg_n_0;
  wire [3:0]timer_125ns_count;
  wire [1:0]timer_125ns_count0;
  wire \timer_125ns_count[1]_i_1_n_0 ;
  wire \timer_125ns_count[2]_i_1_n_0 ;
  wire \timer_125ns_count[3]_i_1_n_0 ;
  wire \timer_125ns_count[3]_i_2_n_0 ;
  wire \timer_125ns_count_reg[0]_0 ;
  wire \timer_125ns_count_reg[0]_1 ;
  wire timer_125ns_start_i_1_n_0;
  wire timer_125ns_start_i_2_n_0;
  wire timer_125ns_start_i_3_n_0;
  wire timer_125ns_start_i_4_n_0;
  wire timer_125ns_start_reg_n_0;
  wire [5:0]trim_code;
  wire \trim_code[5]_i_1_n_0 ;
  wire \trim_code_reg[4]_0 ;
  wire \trim_code_reg[5]_0 ;
  wire \trim_code_reg[5]_1 ;
  wire [6:1]vbg_ctrl;
  wire \vbg_ctrl[0]_i_1_n_0 ;
  wire \vbg_ctrl[4]_i_2_n_0 ;
  wire \vbg_ctrl[6]_i_1_n_0 ;
  wire \vbg_ctrl[6]_i_3_n_0 ;
  wire \vbg_ctrl[6]_i_4_n_0 ;
  wire \vbg_ctrl[8]_i_1_n_0 ;
  wire \vbg_ctrl[8]_i_3_n_0 ;
  wire \vbg_ctrl_reg_n_0_[0] ;
  wire \vbg_ctrl_reg_n_0_[8] ;

  LUT6 #(
    .INIT(64'h0055015700550155)) 
    \FSM_sequential_bgt_sm_state[0]_i_1 
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(\sm_count_reg_n_0_[1] ),
        .O(bgt_sm_state__1[0]));
  LUT6 #(
    .INIT(64'h0000000000ABFF00)) 
    \FSM_sequential_bgt_sm_state[1]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\sm_count_reg_n_0_[1] ),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[0]),
        .I5(bgt_sm_state__0[4]),
        .O(bgt_sm_state__1[1]));
  LUT6 #(
    .INIT(64'h0000000044BAFF00)) 
    \FSM_sequential_bgt_sm_state[2]_i_1 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[3]),
        .I2(\FSM_sequential_bgt_sm_state[2]_i_2_n_0 ),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[0]),
        .I5(bgt_sm_state__0[4]),
        .O(bgt_sm_state__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_bgt_sm_state[2]_i_2 
       (.I0(\sm_count_reg_n_0_[0] ),
        .I1(\sm_count_reg_n_0_[1] ),
        .O(\FSM_sequential_bgt_sm_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h003C00F000F000C8)) 
    \FSM_sequential_bgt_sm_state[3]_i_1 
       (.I0(\sm_count_reg_n_0_[1] ),
        .I1(bgt_sm_state__0[0]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(bgt_sm_state__1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF09080100)) 
    \FSM_sequential_bgt_sm_state[4]_i_2 
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_start_dac),
        .I4(\FSM_sequential_bgt_sm_state[4]_i_4_n_0 ),
        .I5(\FSM_sequential_bgt_sm_state[4]_i_5_n_0 ),
        .O(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100040001000)) 
    \FSM_sequential_bgt_sm_state[4]_i_3 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .I5(status_reg_n_0),
        .O(bgt_sm_state__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_bgt_sm_state[4]_i_4 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEFE)) 
    \FSM_sequential_bgt_sm_state[4]_i_5 
       (.I0(\FSM_sequential_bgt_sm_state[4]_i_6_n_0 ),
        .I1(\FSM_sequential_bgt_sm_state[4]_i_7_n_0 ),
        .I2(\FSM_sequential_bgt_sm_state[4]_i_8_n_0 ),
        .I3(timer_125ns_count[3]),
        .I4(timer_125ns_count[1]),
        .I5(timer_125ns_count[2]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2200220022302200)) 
    \FSM_sequential_bgt_sm_state[4]_i_6 
       (.I0(dac_drp_rdy_bgt),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[0]),
        .I3(\sm_count[1]_i_7_n_0 ),
        .I4(dac_bgt_gnt),
        .I5(drp_gnt_r),
        .O(\FSM_sequential_bgt_sm_state[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h000000D4)) 
    \FSM_sequential_bgt_sm_state[4]_i_7 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[0]),
        .I4(bgt_sm_state__0[4]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000101000)) 
    \FSM_sequential_bgt_sm_state[4]_i_8 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(timer_125ns_count[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .I5(bgt_sm_state__0[0]),
        .O(\FSM_sequential_bgt_sm_state[4]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(bgt_sm_state__1[0]),
        .Q(bgt_sm_state__0[0]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(bgt_sm_state__1[1]),
        .Q(bgt_sm_state__0[1]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(bgt_sm_state__1[2]),
        .Q(bgt_sm_state__0[2]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(bgt_sm_state__1[3]),
        .Q(bgt_sm_state__0[3]),
        .R(dac0_bgt_reset_i));
  (* FSM_ENCODED_STATES = "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110" *) 
  FDRE \FSM_sequential_bgt_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_bgt_sm_state[4]_i_2_n_0 ),
        .D(bgt_sm_state__1[4]),
        .Q(bgt_sm_state__0[4]),
        .R(dac0_bgt_reset_i));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fsm_cs[1]_i_2__3 
       (.I0(dac_bgt_req),
        .I1(dac0_por_req),
        .O(drp_req_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    done_i_1__3
       (.I0(status_reg_n_0),
        .I1(\vbg_ctrl[6]_i_3_n_0 ),
        .I2(bgt_sm_state__0[1]),
        .I3(bgt_sm_state__0[2]),
        .I4(dac_drp_rdy_bgt),
        .I5(bgt_sm_done_dac),
        .O(done_i_1__3_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__3_n_0),
        .Q(bgt_sm_done_dac),
        .R(dac0_bgt_reset_i));
  LUT5 #(
    .INIT(32'h00220083)) 
    \drp_addr[10]_i_1 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[0]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[2]),
        .O(\drp_addr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \drp_addr[5]_i_1 
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[3]),
        .O(drp_addr0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \drp_addr[6]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .O(drp_addr0_in[6]));
  FDRE \drp_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1_n_0 ),
        .D(bgt_sm_state__0[1]),
        .Q(drp_addr[2]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1_n_0 ),
        .D(drp_addr0_in[5]),
        .Q(drp_addr[0]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drp_addr[10]_i_1_n_0 ),
        .D(drp_addr0_in[6]),
        .Q(drp_addr[1]),
        .R(dac0_bgt_reset_i));
  LUT5 #(
    .INIT(32'h0B0E0E0F)) 
    drp_den_i_1__0
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[0]),
        .O(drp_den_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h308E)) 
    drp_den_i_2
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[0]),
        .O(drp_den_i_2_n_0));
  FDRE drp_den_reg
       (.C(s_axi_aclk),
        .CE(drp_den_i_1__0_n_0),
        .D(drp_den_i_2_n_0),
        .Q(drp_den),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[0]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .O(\drp_di[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[10]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[10]),
        .O(\drp_di[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[11]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[11]),
        .O(\drp_di[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[12]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[12]),
        .O(\drp_di[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[13]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[13]),
        .O(\drp_di[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[14]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[14]),
        .O(\drp_di[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0100080D)) 
    \drp_di[15]_i_1 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[0]),
        .O(\drp_di[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[15]_i_2 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[15]),
        .O(\drp_di[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[1]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[0]),
        .O(\drp_di[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[2]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[1]),
        .O(\drp_di[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[3]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[2]),
        .O(\drp_di[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[4]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[3]),
        .O(\drp_di[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[5]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[4]),
        .O(\drp_di[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[6]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(p_0_in[5]),
        .O(\drp_di[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \drp_di[7]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[1]),
        .O(\drp_di[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE6)) 
    \drp_di[8]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(\vbg_ctrl_reg_n_0_[8] ),
        .O(\drp_di[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \drp_di[9]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[2]),
        .I2(rdata_ctrl[9]),
        .O(\drp_di[9]_i_1_n_0 ));
  FDRE \drp_di_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[0]_i_1_n_0 ),
        .Q(drp_di[0]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[10]_i_1_n_0 ),
        .Q(drp_di[10]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[11] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[11]_i_1_n_0 ),
        .Q(drp_di[11]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[12] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[12]_i_1_n_0 ),
        .Q(drp_di[12]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[13] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[13]_i_1_n_0 ),
        .Q(drp_di[13]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[14] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[14]_i_1_n_0 ),
        .Q(drp_di[14]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[15] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[15]_i_2_n_0 ),
        .Q(drp_di[15]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[1]_i_1_n_0 ),
        .Q(drp_di[1]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[2]_i_1_n_0 ),
        .Q(drp_di[2]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[3]_i_1_n_0 ),
        .Q(drp_di[3]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[4]_i_1_n_0 ),
        .Q(drp_di[4]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[5]_i_1_n_0 ),
        .Q(drp_di[5]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[6]_i_1_n_0 ),
        .Q(drp_di[6]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[7] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[7]_i_1_n_0 ),
        .Q(drp_di[7]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[8]_i_1_n_0 ),
        .Q(drp_di[8]),
        .R(dac0_bgt_reset_i));
  FDRE \drp_di_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drp_di[15]_i_1_n_0 ),
        .D(\drp_di[9]_i_1_n_0 ),
        .Q(drp_di[9]),
        .R(dac0_bgt_reset_i));
  FDRE drp_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac_bgt_gnt),
        .Q(drp_gnt_r),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    drp_req_i_1
       (.I0(bgt_sm_state__0[2]),
        .I1(bgt_sm_state__0[4]),
        .I2(drp_req_i_2_n_0),
        .I3(dac_bgt_req),
        .O(drp_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h008000A300000000)) 
    drp_req_i_2
       (.I0(dac_drp_rdy_bgt),
        .I1(bgt_sm_state__0[1]),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(bgt_sm_state__0[0]),
        .O(drp_req_i_2_n_0));
  FDRE drp_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_req_i_1_n_0),
        .Q(dac_bgt_req),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h118C)) 
    drp_wen_i_1
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[0]),
        .O(drp_wen_i_1_n_0));
  FDRE drp_wen_reg
       (.C(s_axi_aclk),
        .CE(drp_den_i_1__0_n_0),
        .D(drp_wen_i_1_n_0),
        .Q(drp_wen),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \drpdi_por_i[10]_i_8 
       (.I0(trim_code[4]),
        .I1(trim_code[3]),
        .O(\trim_code_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \drpdi_por_i[5]_i_3 
       (.I0(\drpdi_por_i[5]_i_4_n_0 ),
        .I1(\drpdi_por_i_reg[9]_0 ),
        .I2(Q[0]),
        .I3(\drpdi_por_i_reg[9] [0]),
        .O(\mem_data_dac1_reg[5] ));
  LUT5 #(
    .INIT(32'h150055FF)) 
    \drpdi_por_i[5]_i_4 
       (.I0(trim_code[0]),
        .I1(trim_code[3]),
        .I2(trim_code[5]),
        .I3(\drpdi_por_i[7]_i_2 ),
        .I4(trim_code[4]),
        .O(\drpdi_por_i[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \drpdi_por_i[6]_i_3 
       (.I0(\drpdi_por_i[6]_i_4_n_0 ),
        .I1(\drpdi_por_i_reg[9]_0 ),
        .I2(Q[1]),
        .I3(\drpdi_por_i_reg[9] [1]),
        .O(\mem_data_dac1_reg[6] ));
  LUT5 #(
    .INIT(32'h150055FF)) 
    \drpdi_por_i[6]_i_4 
       (.I0(trim_code[1]),
        .I1(trim_code[4]),
        .I2(trim_code[3]),
        .I3(\drpdi_por_i[7]_i_2 ),
        .I4(trim_code[5]),
        .O(\drpdi_por_i[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \drpdi_por_i[7]_i_5 
       (.I0(\drpdi_por_i[7]_i_2 ),
        .I1(trim_code[5]),
        .I2(trim_code[3]),
        .I3(trim_code[4]),
        .I4(trim_code[2]),
        .O(\trim_code_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFF4C4C4CFFFFFFFF)) 
    \drpdi_por_i[8]_i_5 
       (.I0(trim_code[5]),
        .I1(trim_code[3]),
        .I2(trim_code[4]),
        .I3(Q[3]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\trim_code_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF600F6)) 
    \drpdi_por_i[9]_i_2 
       (.I0(\drpdi_por_i_reg[9] [2]),
        .I1(Q[2]),
        .I2(\drpdi_por_i_reg[9]_0 ),
        .I3(\drpdi_por_i_reg[9]_1 ),
        .I4(trim_code[0]),
        .I5(\drpdi_por_i[9]_i_3_n_0 ),
        .O(\rdata_reg[9] ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \drpdi_por_i[9]_i_3 
       (.I0(\drpdi_por_i[9]_i_4_n_0 ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\drpdi_por_i[9]_i_2_0 ),
        .O(\drpdi_por_i[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000191900FF)) 
    \drpdi_por_i[9]_i_4 
       (.I0(trim_code[4]),
        .I1(trim_code[3]),
        .I2(trim_code[5]),
        .I3(\drpdi_por_i_reg[9] [2]),
        .I4(\drpdi_por_i[7]_i_2 ),
        .I5(\drpdi_por_i[9]_i_3_0 ),
        .O(\drpdi_por_i[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rdata_ctrl[15]_i_1 
       (.I0(dac0_bgt_reset_i),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[1]),
        .I3(dac_drp_rdy_bgt),
        .I4(\rdata_ctrl[15]_i_2_n_0 ),
        .O(\rdata_ctrl[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rdata_ctrl[15]_i_2 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\rdata_ctrl[15]_i_2_n_0 ));
  FDRE \rdata_ctrl_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(dac0_do_mon[2]),
        .Q(rdata_ctrl[10]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(dac0_do_mon[3]),
        .Q(rdata_ctrl[11]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(dac0_do_mon[4]),
        .Q(rdata_ctrl[12]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(dac0_do_mon[5]),
        .Q(rdata_ctrl[13]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(dac0_do_mon[6]),
        .Q(rdata_ctrl[14]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(dac0_do_mon[7]),
        .Q(rdata_ctrl[15]),
        .R(1'b0));
  FDRE \rdata_ctrl_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata_ctrl[15]_i_1_n_0 ),
        .D(dac0_do_mon[1]),
        .Q(rdata_ctrl[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \rdata_status[0]_i_1 
       (.I0(dac0_do_mon[0]),
        .I1(\rdata_status[0]_i_2_n_0 ),
        .I2(dac0_bgt_reset_i),
        .I3(dac_drp_rdy_bgt),
        .I4(bgt_sm_state__0[0]),
        .I5(\rdata_status_reg_n_0_[0] ),
        .O(\rdata_status[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rdata_status[0]_i_2 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .O(\rdata_status[0]_i_2_n_0 ));
  FDRE \rdata_status_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\rdata_status[0]_i_1_n_0 ),
        .Q(\rdata_status_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000101FC0C)) 
    \sm_count[0]_i_1 
       (.I0(\sm_count[1]_i_7_n_0 ),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(\rdata_status_reg_n_0_[0] ),
        .I4(bgt_sm_state__0[4]),
        .I5(\sm_count_reg_n_0_[0] ),
        .O(sm_count[0]));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFF40)) 
    \sm_count[1]_i_1 
       (.I0(\sm_count[1]_i_3_n_0 ),
        .I1(timer_125ns_count[0]),
        .I2(\sm_count[1]_i_4_n_0 ),
        .I3(\sm_count[1]_i_5_n_0 ),
        .I4(\sm_count[1]_i_6_n_0 ),
        .I5(\sm_count[1]_i_7_n_0 ),
        .O(\sm_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \sm_count[1]_i_2 
       (.I0(\sm_count[1]_i_8_n_0 ),
        .I1(\sm_count_reg_n_0_[0] ),
        .I2(\sm_count_reg_n_0_[1] ),
        .O(sm_count[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sm_count[1]_i_3 
       (.I0(timer_125ns_count[2]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[3]),
        .O(\sm_count[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \sm_count[1]_i_4 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[0]),
        .O(\sm_count[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \sm_count[1]_i_5 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(\sm_count[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sm_count[1]_i_6 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\sm_count[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sm_count[1]_i_7 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[2]),
        .O(\sm_count[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h454045404540454A)) 
    \sm_count[1]_i_8 
       (.I0(bgt_sm_state__0[4]),
        .I1(\rdata_status_reg_n_0_[0] ),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[2]),
        .I5(bgt_sm_state__0[1]),
        .O(\sm_count[1]_i_8_n_0 ));
  FDRE \sm_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\sm_count[1]_i_1_n_0 ),
        .D(sm_count[0]),
        .Q(\sm_count_reg_n_0_[0] ),
        .R(dac0_bgt_reset_i));
  FDRE \sm_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\sm_count[1]_i_1_n_0 ),
        .D(sm_count[1]),
        .Q(\sm_count_reg_n_0_[1] ),
        .R(dac0_bgt_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h40FF4000)) 
    status_i_1
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(status_i_2_n_0),
        .I4(status_reg_n_0),
        .O(status_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00004001)) 
    status_i_2
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .O(status_i_2_n_0));
  FDRE status_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_i_1_n_0),
        .Q(status_reg_n_0),
        .R(dac0_bgt_reset_i));
  LUT1 #(
    .INIT(2'h1)) 
    \timer_125ns_count[0]_i_1 
       (.I0(timer_125ns_count[0]),
        .O(timer_125ns_count0[0]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFFFEF)) 
    \timer_125ns_count[1]_i_1 
       (.I0(timer_125ns_start_reg_n_0),
        .I1(\timer_125ns_count_reg[0]_0 ),
        .I2(\timer_125ns_count_reg[0]_1 ),
        .I3(dac0_reset_i),
        .I4(p_46_in[1]),
        .I5(p_46_in[0]),
        .O(\timer_125ns_count[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer_125ns_count[1]_i_2 
       (.I0(timer_125ns_count[3]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[2]),
        .I3(timer_125ns_count[0]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \timer_125ns_count[1]_i_3 
       (.I0(timer_125ns_count[1]),
        .I1(timer_125ns_count[0]),
        .O(timer_125ns_count0[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFFA9)) 
    \timer_125ns_count[2]_i_1 
       (.I0(timer_125ns_count[2]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[0]),
        .I3(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timer_125ns_count[3]_i_1 
       (.I0(timer_125ns_count[0]),
        .I1(timer_125ns_count[2]),
        .I2(timer_125ns_count[1]),
        .I3(timer_125ns_count[3]),
        .I4(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFFFFAAA9)) 
    \timer_125ns_count[3]_i_2 
       (.I0(timer_125ns_count[3]),
        .I1(timer_125ns_count[1]),
        .I2(timer_125ns_count[2]),
        .I3(timer_125ns_count[0]),
        .I4(timer_125ns_start_reg_n_0),
        .O(\timer_125ns_count[3]_i_2_n_0 ));
  FDRE \timer_125ns_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(timer_125ns_count0[0]),
        .Q(timer_125ns_count[0]),
        .R(\timer_125ns_count[1]_i_1_n_0 ));
  FDRE \timer_125ns_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(timer_125ns_count0[1]),
        .Q(timer_125ns_count[1]),
        .R(\timer_125ns_count[1]_i_1_n_0 ));
  FDRE \timer_125ns_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\timer_125ns_count[3]_i_1_n_0 ),
        .D(\timer_125ns_count[2]_i_1_n_0 ),
        .Q(timer_125ns_count[2]),
        .R(dac0_bgt_reset_i));
  FDRE \timer_125ns_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\timer_125ns_count[3]_i_1_n_0 ),
        .D(\timer_125ns_count[3]_i_2_n_0 ),
        .Q(timer_125ns_count[3]),
        .R(dac0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h404040FF40404000)) 
    timer_125ns_start_i_1
       (.I0(bgt_sm_state__0[4]),
        .I1(dac_drp_rdy_bgt),
        .I2(bgt_sm_state__0[2]),
        .I3(timer_125ns_start_i_2_n_0),
        .I4(timer_125ns_start_i_3_n_0),
        .I5(timer_125ns_start_reg_n_0),
        .O(timer_125ns_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00000015)) 
    timer_125ns_start_i_2
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[3]),
        .I3(bgt_sm_state__0[2]),
        .I4(bgt_sm_state__0[1]),
        .O(timer_125ns_start_i_2_n_0));
  LUT6 #(
    .INIT(64'h80808080C0808080)) 
    timer_125ns_start_i_3
       (.I0(\rdata_ctrl[15]_i_2_n_0 ),
        .I1(dac_drp_rdy_bgt),
        .I2(bgt_sm_state__0[2]),
        .I3(bgt_sm_state__0[1]),
        .I4(timer_125ns_start_i_4_n_0),
        .I5(status_reg_n_0),
        .O(timer_125ns_start_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    timer_125ns_start_i_4
       (.I0(bgt_sm_state__0[0]),
        .I1(bgt_sm_state__0[4]),
        .O(timer_125ns_start_i_4_n_0));
  FDRE timer_125ns_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(timer_125ns_start_i_1_n_0),
        .Q(timer_125ns_start_reg_n_0),
        .R(dac0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \trim_code[5]_i_1 
       (.I0(\vbg_ctrl[6]_i_3_n_0 ),
        .I1(status_reg_n_0),
        .I2(dac0_bgt_reset_i),
        .I3(bgt_sm_state__0[1]),
        .I4(bgt_sm_state__0[2]),
        .I5(dac_drp_rdy_bgt),
        .O(\trim_code[5]_i_1_n_0 ));
  FDRE \trim_code_reg[0] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(trim_code[0]),
        .R(1'b0));
  FDRE \trim_code_reg[1] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(trim_code[1]),
        .R(1'b0));
  FDRE \trim_code_reg[2] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(trim_code[2]),
        .R(1'b0));
  FDRE \trim_code_reg[3] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(trim_code[3]),
        .R(1'b0));
  FDRE \trim_code_reg[4] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(trim_code[4]),
        .R(1'b0));
  FDRE \trim_code_reg[5] 
       (.C(s_axi_aclk),
        .CE(\trim_code[5]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(trim_code[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F0FF44440400)) 
    \vbg_ctrl[0]_i_1 
       (.I0(\rdata_status_reg_n_0_[0] ),
        .I1(\vbg_ctrl[4]_i_2_n_0 ),
        .I2(dac0_bgt_reset_i),
        .I3(\sm_count[1]_i_5_n_0 ),
        .I4(\vbg_ctrl[8]_i_3_n_0 ),
        .I5(\vbg_ctrl_reg_n_0_[0] ),
        .O(\vbg_ctrl[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \vbg_ctrl[1]_i_1 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .O(vbg_ctrl[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h07000800)) 
    \vbg_ctrl[2]_i_1 
       (.I0(\vbg_ctrl_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(p_0_in[1]),
        .O(vbg_ctrl[2]));
  LUT6 #(
    .INIT(64'h007F000000800000)) 
    \vbg_ctrl[3]_i_1 
       (.I0(p_0_in[0]),
        .I1(\vbg_ctrl_reg_n_0_[0] ),
        .I2(p_0_in[1]),
        .I3(bgt_sm_state__0[4]),
        .I4(bgt_sm_state__0[3]),
        .I5(p_0_in[2]),
        .O(vbg_ctrl[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \vbg_ctrl[4]_i_1 
       (.I0(p_0_in[1]),
        .I1(\vbg_ctrl_reg_n_0_[0] ),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(\vbg_ctrl[4]_i_2_n_0 ),
        .I5(p_0_in[3]),
        .O(vbg_ctrl[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vbg_ctrl[4]_i_2 
       (.I0(bgt_sm_state__0[3]),
        .I1(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h2010)) 
    \vbg_ctrl[5]_i_1 
       (.I0(\vbg_ctrl[6]_i_4_n_0 ),
        .I1(bgt_sm_state__0[4]),
        .I2(bgt_sm_state__0[3]),
        .I3(p_0_in[4]),
        .O(vbg_ctrl[5]));
  LUT6 #(
    .INIT(64'h000004040000FF00)) 
    \vbg_ctrl[6]_i_1 
       (.I0(bgt_sm_state__0[1]),
        .I1(\vbg_ctrl[6]_i_3_n_0 ),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(\sm_count[1]_i_6_n_0 ),
        .I4(dac0_bgt_reset_i),
        .I5(bgt_sm_state__0[2]),
        .O(\vbg_ctrl[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0B000400)) 
    \vbg_ctrl[6]_i_2 
       (.I0(\vbg_ctrl[6]_i_4_n_0 ),
        .I1(p_0_in[4]),
        .I2(bgt_sm_state__0[4]),
        .I3(bgt_sm_state__0[3]),
        .I4(p_0_in[5]),
        .O(vbg_ctrl[6]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \vbg_ctrl[6]_i_3 
       (.I0(bgt_sm_state__0[4]),
        .I1(bgt_sm_state__0[3]),
        .I2(bgt_sm_state__0[0]),
        .O(\vbg_ctrl[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \vbg_ctrl[6]_i_4 
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(\vbg_ctrl_reg_n_0_[0] ),
        .I3(p_0_in[1]),
        .I4(p_0_in[3]),
        .O(\vbg_ctrl[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFBFAAAA0080)) 
    \vbg_ctrl[8]_i_1 
       (.I0(drp_addr0_in[10]),
        .I1(\sm_count[1]_i_5_n_0 ),
        .I2(\rdata_status_reg_n_0_[0] ),
        .I3(dac0_bgt_reset_i),
        .I4(\vbg_ctrl[8]_i_3_n_0 ),
        .I5(\vbg_ctrl_reg_n_0_[8] ),
        .O(\vbg_ctrl[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vbg_ctrl[8]_i_2 
       (.I0(bgt_sm_state__0[1]),
        .I1(bgt_sm_state__0[4]),
        .O(drp_addr0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \vbg_ctrl[8]_i_3 
       (.I0(bgt_sm_state__0[2]),
        .I1(dac0_bgt_reset_i),
        .I2(bgt_sm_state__0[0]),
        .I3(bgt_sm_state__0[3]),
        .I4(bgt_sm_state__0[4]),
        .O(\vbg_ctrl[8]_i_3_n_0 ));
  FDRE \vbg_ctrl_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\vbg_ctrl[0]_i_1_n_0 ),
        .Q(\vbg_ctrl_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[1] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[1]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[2] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[2]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[3] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[3]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[4] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[4]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[5] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[5]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[6] 
       (.C(s_axi_aclk),
        .CE(\vbg_ctrl[6]_i_1_n_0 ),
        .D(vbg_ctrl[6]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \vbg_ctrl_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\vbg_ctrl[8]_i_1_n_0 ),
        .Q(\vbg_ctrl_reg_n_0_[8] ),
        .R(1'b0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_block" *) (* adc00_data_type = "1'b0" *) 
(* adc00_decimation = "3'b000" *) (* adc00_enable = "1'b0" *) (* adc00_mixer = "2'b10" *) 
(* adc01_data_type = "1'b0" *) (* adc01_decimation = "3'b000" *) (* adc01_enable = "1'b0" *) 
(* adc01_mixer = "2'b10" *) (* adc02_data_type = "1'b0" *) (* adc02_decimation = "3'b000" *) 
(* adc02_enable = "1'b0" *) (* adc02_mixer = "2'b10" *) (* adc03_data_type = "1'b0" *) 
(* adc03_decimation = "3'b000" *) (* adc03_enable = "1'b0" *) (* adc03_mixer = "2'b10" *) 
(* adc10_data_type = "1'b0" *) (* adc10_decimation = "3'b000" *) (* adc10_enable = "1'b0" *) 
(* adc10_mixer = "2'b10" *) (* adc11_data_type = "1'b0" *) (* adc11_decimation = "3'b000" *) 
(* adc11_enable = "1'b0" *) (* adc11_mixer = "2'b10" *) (* adc12_data_type = "1'b0" *) 
(* adc12_decimation = "3'b000" *) (* adc12_enable = "1'b0" *) (* adc12_mixer = "2'b10" *) 
(* adc13_data_type = "1'b0" *) (* adc13_decimation = "3'b000" *) (* adc13_enable = "1'b0" *) 
(* adc13_mixer = "2'b10" *) (* adc20_data_type = "1'b0" *) (* adc20_decimation = "3'b000" *) 
(* adc20_enable = "1'b0" *) (* adc20_mixer = "2'b10" *) (* adc21_data_type = "1'b0" *) 
(* adc21_decimation = "3'b000" *) (* adc21_enable = "1'b0" *) (* adc21_mixer = "2'b10" *) 
(* adc22_data_type = "1'b0" *) (* adc22_decimation = "3'b000" *) (* adc22_enable = "1'b0" *) 
(* adc22_mixer = "2'b10" *) (* adc23_data_type = "1'b0" *) (* adc23_decimation = "3'b000" *) 
(* adc23_enable = "1'b0" *) (* adc23_mixer = "2'b10" *) (* adc30_data_type = "1'b0" *) 
(* adc30_decimation = "3'b000" *) (* adc30_enable = "1'b0" *) (* adc30_mixer = "2'b10" *) 
(* adc31_data_type = "1'b0" *) (* adc31_decimation = "3'b000" *) (* adc31_enable = "1'b0" *) 
(* adc31_mixer = "2'b10" *) (* adc32_data_type = "1'b0" *) (* adc32_decimation = "3'b000" *) 
(* adc32_enable = "1'b0" *) (* adc32_mixer = "2'b10" *) (* adc33_data_type = "1'b0" *) 
(* adc33_decimation = "3'b000" *) (* adc33_enable = "1'b0" *) (* adc33_mixer = "2'b10" *) 
(* dac00_data_type = "1'b0" *) (* dac00_enable = "1'b0" *) (* dac00_interpolation = "3'b000" *) 
(* dac00_mixer = "2'b10" *) (* dac00_sinc = "1'b0" *) (* dac01_data_type = "1'b0" *) 
(* dac01_enable = "1'b0" *) (* dac01_interpolation = "3'b000" *) (* dac01_mixer = "2'b10" *) 
(* dac01_sinc = "1'b0" *) (* dac02_data_type = "1'b0" *) (* dac02_enable = "1'b0" *) 
(* dac02_interpolation = "3'b000" *) (* dac02_mixer = "2'b10" *) (* dac02_sinc = "1'b0" *) 
(* dac03_data_type = "1'b0" *) (* dac03_enable = "1'b0" *) (* dac03_interpolation = "3'b000" *) 
(* dac03_mixer = "2'b10" *) (* dac03_sinc = "1'b0" *) (* dac10_data_type = "1'b0" *) 
(* dac10_enable = "1'b0" *) (* dac10_interpolation = "3'b000" *) (* dac10_mixer = "2'b10" *) 
(* dac10_sinc = "1'b0" *) (* dac11_data_type = "1'b0" *) (* dac11_enable = "1'b0" *) 
(* dac11_interpolation = "3'b000" *) (* dac11_mixer = "2'b10" *) (* dac11_sinc = "1'b0" *) 
(* dac12_data_type = "1'b0" *) (* dac12_enable = "1'b1" *) (* dac12_interpolation = "3'b001" *) 
(* dac12_mixer = "2'b10" *) (* dac12_sinc = "1'b0" *) (* dac13_data_type = "1'b0" *) 
(* dac13_enable = "1'b0" *) (* dac13_interpolation = "3'b000" *) (* dac13_mixer = "2'b10" *) 
(* dac13_sinc = "1'b0" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_block
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sysref_in_p,
    sysref_in_n,
    dac1_clk_p,
    dac1_clk_n,
    clk_dac1,
    s1_axis_aclk,
    s1_axis_aresetn,
    vout12_p,
    vout12_n,
    s12_axis_tdata,
    s12_axis_tvalid,
    s12_axis_tready,
    dac0_cmn_control,
    dac00_status,
    dac01_status,
    dac02_status,
    dac03_status,
    dac0_pll_dmon,
    dac0_pll_lock,
    dac0_status,
    dac0_done,
    dac0_powerup_state,
    dac0_daddr_mon,
    dac0_di_mon,
    dac0_den_mon,
    dac0_dwe_mon,
    dac0_do_mon,
    dac0_drdy_mon,
    dac0_dreq_mon,
    dac0_dgnt_mon,
    dac1_cmn_control,
    dac10_status,
    dac11_status,
    dac12_status,
    dac13_status,
    dac1_pll_dmon,
    dac1_pll_lock,
    dac1_status,
    dac1_done,
    dac1_powerup_state,
    dac1_daddr_mon,
    dac1_di_mon,
    dac1_den_mon,
    dac1_dwe_mon,
    dac1_do_mon,
    dac1_drdy_mon,
    dac1_dreq_mon,
    dac1_dgnt_mon,
    adc0_cmn_control,
    adc00_status,
    adc01_status,
    adc02_status,
    adc03_status,
    adc0_pll_dmon,
    adc0_pll_lock,
    adc0_status,
    adc0_done,
    adc0_powerup_state,
    adc0_daddr_mon,
    adc0_di_mon,
    adc0_den_mon,
    adc0_dwe_mon,
    adc0_do_mon,
    adc0_drdy_mon,
    adc0_dreq_mon,
    adc0_dgnt_mon,
    adc1_cmn_control,
    adc10_status,
    adc11_status,
    adc12_status,
    adc13_status,
    adc1_pll_dmon,
    adc1_pll_lock,
    adc1_status,
    adc1_done,
    adc1_powerup_state,
    adc1_daddr_mon,
    adc1_di_mon,
    adc1_den_mon,
    adc1_dwe_mon,
    adc1_do_mon,
    adc1_drdy_mon,
    adc1_dreq_mon,
    adc1_dgnt_mon,
    adc2_cmn_control,
    adc20_status,
    adc21_status,
    adc22_status,
    adc23_status,
    adc2_pll_dmon,
    adc2_pll_lock,
    adc2_status,
    adc2_done,
    adc2_powerup_state,
    adc2_daddr_mon,
    adc2_di_mon,
    adc2_den_mon,
    adc2_dwe_mon,
    adc2_do_mon,
    adc2_drdy_mon,
    adc2_dreq_mon,
    adc2_dgnt_mon,
    adc3_cmn_control,
    adc30_status,
    adc31_status,
    adc32_status,
    adc33_status,
    adc3_pll_dmon,
    adc3_pll_lock,
    adc3_status,
    adc3_done,
    adc3_powerup_state,
    adc3_daddr_mon,
    adc3_di_mon,
    adc3_den_mon,
    adc3_dwe_mon,
    adc3_do_mon,
    adc3_drdy_mon,
    adc3_dreq_mon,
    adc3_dgnt_mon,
    irq);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [17:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [17:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sysref_in_p;
  input sysref_in_n;
  input dac1_clk_p;
  input dac1_clk_n;
  output clk_dac1;
  input s1_axis_aclk;
  input s1_axis_aresetn;
  output vout12_p;
  output vout12_n;
  input [255:0]s12_axis_tdata;
  input s12_axis_tvalid;
  output s12_axis_tready;
  input [14:0]dac0_cmn_control;
  output [15:0]dac00_status;
  output [15:0]dac01_status;
  output [15:0]dac02_status;
  output [15:0]dac03_status;
  output dac0_pll_dmon;
  output dac0_pll_lock;
  output [3:0]dac0_status;
  output dac0_done;
  output dac0_powerup_state;
  output [11:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output dac0_den_mon;
  output dac0_dwe_mon;
  output [15:0]dac0_do_mon;
  output dac0_drdy_mon;
  output dac0_dreq_mon;
  output dac0_dgnt_mon;
  input [14:0]dac1_cmn_control;
  output [15:0]dac10_status;
  output [15:0]dac11_status;
  output [15:0]dac12_status;
  output [15:0]dac13_status;
  output dac1_pll_dmon;
  output dac1_pll_lock;
  output [3:0]dac1_status;
  output dac1_done;
  output dac1_powerup_state;
  output [11:0]dac1_daddr_mon;
  output [15:0]dac1_di_mon;
  output dac1_den_mon;
  output dac1_dwe_mon;
  output [15:0]dac1_do_mon;
  output dac1_drdy_mon;
  output dac1_dreq_mon;
  output dac1_dgnt_mon;
  input [14:0]adc0_cmn_control;
  output [15:0]adc00_status;
  output [15:0]adc01_status;
  output [15:0]adc02_status;
  output [15:0]adc03_status;
  output adc0_pll_dmon;
  output adc0_pll_lock;
  output [3:0]adc0_status;
  output adc0_done;
  output adc0_powerup_state;
  output [11:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output adc0_den_mon;
  output adc0_dwe_mon;
  output [15:0]adc0_do_mon;
  output adc0_drdy_mon;
  output adc0_dreq_mon;
  output adc0_dgnt_mon;
  input [14:0]adc1_cmn_control;
  output [15:0]adc10_status;
  output [15:0]adc11_status;
  output [15:0]adc12_status;
  output [15:0]adc13_status;
  output adc1_pll_dmon;
  output adc1_pll_lock;
  output [3:0]adc1_status;
  output adc1_done;
  output adc1_powerup_state;
  output [11:0]adc1_daddr_mon;
  output [15:0]adc1_di_mon;
  output adc1_den_mon;
  output adc1_dwe_mon;
  output [15:0]adc1_do_mon;
  output adc1_drdy_mon;
  output adc1_dreq_mon;
  output adc1_dgnt_mon;
  input [14:0]adc2_cmn_control;
  output [15:0]adc20_status;
  output [15:0]adc21_status;
  output [15:0]adc22_status;
  output [15:0]adc23_status;
  output adc2_pll_dmon;
  output adc2_pll_lock;
  output [3:0]adc2_status;
  output adc2_done;
  output adc2_powerup_state;
  output [11:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output adc2_den_mon;
  output adc2_dwe_mon;
  output [15:0]adc2_do_mon;
  output adc2_drdy_mon;
  output adc2_dreq_mon;
  output adc2_dgnt_mon;
  input [14:0]adc3_cmn_control;
  output [15:0]adc30_status;
  output [15:0]adc31_status;
  output [15:0]adc32_status;
  output [15:0]adc33_status;
  output adc3_pll_dmon;
  output adc3_pll_lock;
  output [3:0]adc3_status;
  output adc3_done;
  output adc3_powerup_state;
  output [11:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output adc3_den_mon;
  output adc3_dwe_mon;
  output [15:0]adc3_do_mon;
  output adc3_drdy_mon;
  output adc3_dreq_mon;
  output adc3_dgnt_mon;
  output irq;

  wire \<const0> ;
  wire [11:2]Bus2IP_Addr;
  wire [31:0]IP2Bus_Data;
  wire IP2Bus_Data0;
  wire adc00_irq_en;
  wire adc00_overvol_irq;
  wire [3:0]adc00_stat_sync;
  wire [15:0]adc00_status;
  wire adc01_irq_en;
  wire adc01_overvol_irq;
  wire [3:0]adc01_stat_sync;
  wire [15:0]adc01_status;
  wire adc02_irq_en;
  wire adc02_overvol_irq;
  wire [0:0]adc02_stat_sync;
  wire [15:0]adc02_status;
  wire adc03_irq_en;
  wire adc03_overvol_irq;
  wire [3:0]adc03_stat_sync;
  wire [15:0]adc03_status;
  wire [14:0]adc0_cmn_control;
  wire [15:0]adc0_cmn_en;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_common_stat;
  wire [10:0]\^adc0_daddr_mon ;
  wire adc0_den_mon;
  wire adc0_dgnt_mon;
  wire [15:0]adc0_di_mon;
  wire [15:0]adc0_do_mon;
  wire adc0_done;
  wire adc0_drdy_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_en;
  wire adc0_drp_rdy;
  wire adc0_drp_we;
  wire adc0_dwe_mon;
  wire [3:0]adc0_end_stage;
  wire [1:0]adc0_fifo_disable;
  wire [2:0]adc0_multi_band;
  wire adc0_pll_dmon;
  wire adc0_powerup_state;
  wire [31:0]adc0_ref_clk_freq;
  wire adc0_reset;
  wire adc0_reset_reg_n_0;
  wire adc0_restart;
  wire adc0_restart_reg_n_0;
  wire [31:0]adc0_sample_rate;
  wire [0:0]adc0_sim_level;
  wire [1:1]adc0_sim_level__0;
  wire [15:2]adc0_slice0_irq_en;
  wire [15:2]adc0_slice1_irq_en;
  wire [15:2]adc0_slice2_irq_en;
  wire [15:2]adc0_slice3_irq_en;
  wire [3:0]adc0_start_stage;
  wire [3:1]\^adc0_status ;
  wire adc10_irq_en;
  wire adc10_overvol_irq;
  wire [3:0]adc10_stat_sync;
  wire [15:0]adc10_status;
  wire adc11_irq_en;
  wire adc11_overvol_irq;
  wire [3:0]adc11_stat_sync;
  wire [15:0]adc11_status;
  wire adc12_irq_en;
  wire adc12_overvol_irq;
  wire [0:0]adc12_stat_sync;
  wire [15:0]adc12_status;
  wire adc13_irq_en;
  wire adc13_overvol_irq;
  wire [3:0]adc13_stat_sync;
  wire [15:0]adc13_status;
  wire [14:0]adc1_cmn_control;
  wire [15:0]adc1_cmn_en;
  wire adc1_cmn_irq_en;
  wire [15:0]adc1_common_stat;
  wire [10:0]\^adc1_daddr_mon ;
  wire adc1_den_mon;
  wire adc1_dgnt_mon;
  wire [15:0]adc1_di_mon;
  wire [15:0]adc1_do_mon;
  wire adc1_done;
  wire adc1_drdy_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_en;
  wire adc1_drp_rdy;
  wire adc1_drp_we;
  wire adc1_dwe_mon;
  wire [3:0]adc1_end_stage;
  wire [1:0]adc1_fifo_disable;
  wire [2:0]adc1_multi_band;
  wire adc1_pll_dmon;
  wire adc1_powerup_state;
  wire [31:0]adc1_ref_clk_freq;
  wire adc1_reset;
  wire adc1_reset_reg_n_0;
  wire adc1_restart;
  wire adc1_restart_reg_n_0;
  wire [31:0]adc1_sample_rate;
  wire [0:0]adc1_sim_level;
  wire [1:1]adc1_sim_level__0;
  wire [15:2]adc1_slice0_irq_en;
  wire [15:2]adc1_slice1_irq_en;
  wire [15:2]adc1_slice2_irq_en;
  wire [15:2]adc1_slice3_irq_en;
  wire [3:0]adc1_start_stage;
  wire [3:1]\^adc1_status ;
  wire adc20_irq_en;
  wire adc20_overvol_irq;
  wire [3:0]adc20_stat_sync;
  wire [15:0]adc20_status;
  wire adc21_irq_en;
  wire adc21_overvol_irq;
  wire [3:0]adc21_stat_sync;
  wire [15:0]adc21_status;
  wire adc22_irq_en;
  wire adc22_overvol_irq;
  wire [0:0]adc22_stat_sync;
  wire [15:0]adc22_status;
  wire adc23_irq_en;
  wire adc23_overvol_irq;
  wire [3:0]adc23_stat_sync;
  wire [15:0]adc23_status;
  wire [14:0]adc2_cmn_control;
  wire [15:0]adc2_cmn_en;
  wire adc2_cmn_irq_en;
  wire [15:0]adc2_common_stat;
  wire [10:0]\^adc2_daddr_mon ;
  wire adc2_den_mon;
  wire adc2_dgnt_mon;
  wire [15:0]adc2_di_mon;
  wire [15:0]adc2_do_mon;
  wire adc2_done;
  wire adc2_drdy_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_en;
  wire adc2_drp_rdy;
  wire adc2_drp_we;
  wire adc2_dwe_mon;
  wire [3:0]adc2_end_stage;
  wire [1:0]adc2_fifo_disable;
  wire [2:0]adc2_multi_band;
  wire adc2_pll_dmon;
  wire adc2_powerup_state;
  wire [31:0]adc2_ref_clk_freq;
  wire adc2_reset;
  wire adc2_reset_reg_n_0;
  wire adc2_restart;
  wire adc2_restart_reg_n_0;
  wire [31:0]adc2_sample_rate;
  wire [0:0]adc2_sim_level;
  wire [1:1]adc2_sim_level__0;
  wire [15:2]adc2_slice0_irq_en;
  wire [15:2]adc2_slice1_irq_en;
  wire [15:2]adc2_slice2_irq_en;
  wire [15:2]adc2_slice3_irq_en;
  wire [3:0]adc2_start_stage;
  wire [3:1]\^adc2_status ;
  wire adc30_irq_en;
  wire adc30_overvol_irq;
  wire [3:0]adc30_stat_sync;
  wire [15:0]adc30_status;
  wire adc31_irq_en;
  wire adc31_overvol_irq;
  wire [3:0]adc31_stat_sync;
  wire [15:0]adc31_status;
  wire adc32_irq_en;
  wire adc32_overvol_irq;
  wire [2:0]adc32_stat_sync;
  wire [15:0]adc32_status;
  wire adc33_irq_en;
  wire adc33_overvol_irq;
  wire [3:0]adc33_stat_sync;
  wire [15:0]adc33_status;
  wire [14:0]adc3_cmn_control;
  wire [15:0]adc3_cmn_en;
  wire adc3_cmn_irq_en;
  wire [15:0]adc3_common_stat;
  wire [10:0]\^adc3_daddr_mon ;
  wire adc3_den_mon;
  wire adc3_dgnt_mon;
  wire [15:0]adc3_di_mon;
  wire [15:0]adc3_do_mon;
  wire adc3_done;
  wire adc3_drdy_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_en;
  wire adc3_drp_rdy;
  wire adc3_drp_we;
  wire adc3_dwe_mon;
  wire adc3_end_stage;
  wire \adc3_end_stage_reg_n_0_[0] ;
  wire \adc3_end_stage_reg_n_0_[1] ;
  wire \adc3_end_stage_reg_n_0_[2] ;
  wire \adc3_end_stage_reg_n_0_[3] ;
  wire [1:0]adc3_fifo_disable;
  wire [2:0]adc3_multi_band;
  wire adc3_pll_dmon;
  wire adc3_powerup_state;
  wire [31:0]adc3_ref_clk_freq;
  wire adc3_reset;
  wire adc3_reset_reg_n_0;
  wire adc3_restart;
  wire adc3_restart_reg_n_0;
  wire [31:0]adc3_sample_rate;
  wire [0:0]adc3_sim_level;
  wire [1:1]adc3_sim_level__0;
  wire [15:2]adc3_slice0_irq_en;
  wire [15:2]adc3_slice1_irq_en;
  wire [15:2]adc3_slice2_irq_en;
  wire [15:2]adc3_slice3_irq_en;
  wire [3:0]adc3_start_stage;
  wire [3:1]\^adc3_status ;
  wire axi_RdAck;
  wire axi_RdAck0;
  wire axi_RdAck_r;
  wire axi_timeout;
  wire axi_timeout_r;
  wire axi_timeout_r2;
  wire axi_timeout_r20;
  wire [64:64]bank0_read;
  wire [65:2]bank0_write;
  wire bank10_read;
  wire bank10_write;
  wire [136:128]bank11_read;
  wire [194:2]bank11_write;
  wire bank12_read;
  wire bank12_write;
  wire [136:128]bank13_read;
  wire [194:2]bank13_write;
  wire bank14_read;
  wire bank14_write;
  wire [136:128]bank15_read;
  wire [194:2]bank15_write;
  wire bank16_read;
  wire bank16_write;
  wire [128:128]bank1_read;
  wire [194:2]bank1_write;
  wire bank2_read;
  wire bank2_write;
  wire [128:14]bank3_read;
  wire [194:2]bank3_write;
  wire bank4_read;
  wire bank4_write;
  wire [136:128]bank9_read;
  wire [194:2]bank9_write;
  wire clk_dac1;
  wire clk_dac1_i;
  wire [1:0]dac00_stat_sync;
  wire [15:0]dac00_status;
  wire [1:0]dac01_stat_sync;
  wire [15:0]dac01_status;
  wire [1:1]dac02_stat_sync;
  wire [15:0]dac02_status;
  wire [1:0]dac03_stat_sync;
  wire [15:0]dac03_status;
  wire [14:0]dac0_cmn_control;
  wire [15:0]dac0_cmn_en;
  wire [15:0]dac0_common_stat;
  wire [10:0]\^dac0_daddr_mon ;
  wire dac0_den_mon;
  wire dac0_dgnt_mon;
  wire [15:0]dac0_di_mon;
  wire [15:0]dac0_do_mon;
  wire dac0_done;
  wire dac0_drdy_mon;
  wire dac0_dreq_mon;
  wire dac0_drp_en;
  wire dac0_drp_rdy;
  wire dac0_dwe_mon;
  wire dac0_end_stage;
  wire [0:0]dac0_fifo_disable;
  wire [2:0]dac0_multi_band;
  wire dac0_pll_dmon;
  wire dac0_powerup_state;
  wire [31:0]dac0_ref_clk_freq;
  wire dac0_reset;
  wire dac0_reset_reg_n_0;
  wire dac0_restart;
  wire dac0_restart_reg_n_0;
  wire [31:0]dac0_sample_rate;
  wire \dac0_sim_level_reg_n_0_[0] ;
  wire \dac0_sim_level_reg_n_0_[1] ;
  wire [15:14]dac0_slice0_irq_en;
  wire [2:0]\^dac0_status ;
  wire dac10_irq_en;
  wire [1:0]dac10_stat_sync;
  wire [15:0]dac10_status;
  wire dac11_irq_en;
  wire [1:0]dac11_stat_sync;
  wire [15:0]dac11_status;
  wire dac12_irq_en;
  wire [1:1]dac12_stat_sync;
  wire [15:0]dac12_status;
  wire dac13_irq_en;
  wire [1:0]dac13_stat_sync;
  wire [15:0]dac13_status;
  wire dac1_clk_n;
  wire dac1_clk_p;
  wire [14:0]dac1_cmn_control;
  wire [15:0]dac1_cmn_en;
  wire dac1_cmn_irq_en;
  wire [15:0]dac1_common_stat;
  wire [10:0]\^dac1_daddr_mon ;
  wire dac1_den_mon;
  wire dac1_dgnt_mon;
  wire [15:0]dac1_di_mon;
  wire [15:0]dac1_do_mon;
  wire dac1_done;
  wire dac1_drdy_mon;
  wire dac1_dreq_mon;
  wire dac1_drp_en;
  wire dac1_drp_rdy;
  wire dac1_dwe_mon;
  wire dac1_end_stage;
  wire \dac1_end_stage_reg_n_0_[0] ;
  wire \dac1_end_stage_reg_n_0_[1] ;
  wire \dac1_end_stage_reg_n_0_[2] ;
  wire \dac1_end_stage_reg_n_0_[3] ;
  wire [0:0]dac1_fifo_disable;
  wire [2:0]dac1_multi_band;
  wire dac1_pll_dmon;
  wire dac1_pll_lock;
  wire dac1_powerup_state;
  wire dac1_powerup_state_irq;
  wire [31:0]dac1_ref_clk_freq;
  wire dac1_reset;
  wire [7:0]dac1_reset_cnt;
  wire dac1_reset_reg_n_0;
  wire dac1_restart;
  wire dac1_restart_reg_n_0;
  wire [31:0]dac1_sample_rate;
  wire \dac1_sim_level_reg_n_0_[0] ;
  wire \dac1_sim_level_reg_n_0_[1] ;
  wire dac1_sm_reset_i;
  wire [3:0]dac1_start_stage;
  wire [3:0]dac1_status;
  wire drp_RdAck_r;
  wire [10:0]drp_addr;
  wire [15:0]drp_di;
  wire got_timeout_i_1_n_0;
  wire got_timeout_reg_n_0;
  wire i_axi_lite_ipif_n_101;
  wire i_axi_lite_ipif_n_107;
  wire i_axi_lite_ipif_n_111;
  wire i_axi_lite_ipif_n_113;
  wire i_axi_lite_ipif_n_114;
  wire i_axi_lite_ipif_n_118;
  wire i_axi_lite_ipif_n_119;
  wire i_axi_lite_ipif_n_120;
  wire i_axi_lite_ipif_n_122;
  wire i_axi_lite_ipif_n_17;
  wire i_axi_lite_ipif_n_18;
  wire i_axi_lite_ipif_n_21;
  wire i_axi_lite_ipif_n_22;
  wire i_axi_lite_ipif_n_26;
  wire i_axi_lite_ipif_n_27;
  wire i_axi_lite_ipif_n_30;
  wire i_axi_lite_ipif_n_31;
  wire i_axi_lite_ipif_n_34;
  wire i_axi_lite_ipif_n_35;
  wire i_axi_lite_ipif_n_38;
  wire i_axi_lite_ipif_n_39;
  wire i_axi_lite_ipif_n_45;
  wire i_axi_lite_ipif_n_46;
  wire i_axi_lite_ipif_n_47;
  wire i_axi_lite_ipif_n_48;
  wire i_axi_lite_ipif_n_49;
  wire i_axi_lite_ipif_n_50;
  wire i_axi_lite_ipif_n_51;
  wire i_axi_lite_ipif_n_52;
  wire i_axi_lite_ipif_n_53;
  wire i_axi_lite_ipif_n_54;
  wire i_axi_lite_ipif_n_55;
  wire i_axi_lite_ipif_n_56;
  wire i_axi_lite_ipif_n_57;
  wire i_axi_lite_ipif_n_58;
  wire i_axi_lite_ipif_n_59;
  wire i_axi_lite_ipif_n_6;
  wire i_axi_lite_ipif_n_60;
  wire i_axi_lite_ipif_n_61;
  wire i_axi_lite_ipif_n_62;
  wire i_axi_lite_ipif_n_63;
  wire i_axi_lite_ipif_n_64;
  wire i_axi_lite_ipif_n_65;
  wire i_axi_lite_ipif_n_66;
  wire i_axi_lite_ipif_n_67;
  wire i_axi_lite_ipif_n_68;
  wire i_axi_lite_ipif_n_69;
  wire i_axi_lite_ipif_n_70;
  wire i_axi_lite_ipif_n_71;
  wire i_axi_lite_ipif_n_72;
  wire i_axi_lite_ipif_n_73;
  wire i_axi_lite_ipif_n_74;
  wire i_axi_lite_ipif_n_75;
  wire i_axi_lite_ipif_n_76;
  wire i_axi_lite_ipif_n_77;
  wire i_axi_lite_ipif_n_78;
  wire i_axi_lite_ipif_n_79;
  wire i_axi_lite_ipif_n_80;
  wire i_axi_lite_ipif_n_81;
  wire i_axi_lite_ipif_n_82;
  wire i_axi_lite_ipif_n_83;
  wire i_axi_lite_ipif_n_94;
  wire i_axi_lite_ipif_n_95;
  wire i_drp_control_top_n_0;
  wire i_drp_control_top_n_1;
  wire i_drp_control_top_n_11;
  wire i_drp_control_top_n_12;
  wire i_drp_control_top_n_13;
  wire i_drp_control_top_n_14;
  wire i_drp_control_top_n_15;
  wire i_drp_control_top_n_17;
  wire i_drp_control_top_n_18;
  wire i_drp_control_top_n_19;
  wire i_drp_control_top_n_2;
  wire i_drp_control_top_n_21;
  wire i_drp_control_top_n_22;
  wire i_drp_control_top_n_23;
  wire i_drp_control_top_n_25;
  wire i_drp_control_top_n_27;
  wire i_drp_control_top_n_3;
  wire i_drp_control_top_n_30;
  wire i_drp_control_top_n_31;
  wire i_drp_control_top_n_32;
  wire i_drp_control_top_n_34;
  wire i_drp_control_top_n_36;
  wire i_drp_control_top_n_38;
  wire i_drp_control_top_n_4;
  wire i_drp_control_top_n_40;
  wire i_drp_control_top_n_41;
  wire i_drp_control_top_n_42;
  wire i_drp_control_top_n_44;
  wire i_drp_control_top_n_45;
  wire i_drp_control_top_n_46;
  wire i_drp_control_top_n_47;
  wire i_drp_control_top_n_48;
  wire i_drp_control_top_n_5;
  wire i_drp_control_top_n_6;
  wire i_drp_control_top_n_7;
  wire i_drp_control_top_n_8;
  wire i_drp_control_top_n_9;
  wire i_register_decode_n_0;
  wire i_register_decode_n_1;
  wire i_register_decode_n_10;
  wire i_register_decode_n_11;
  wire i_register_decode_n_12;
  wire i_register_decode_n_13;
  wire i_register_decode_n_14;
  wire i_register_decode_n_15;
  wire i_register_decode_n_16;
  wire i_register_decode_n_17;
  wire i_register_decode_n_18;
  wire i_register_decode_n_19;
  wire i_register_decode_n_2;
  wire i_register_decode_n_20;
  wire i_register_decode_n_21;
  wire i_register_decode_n_22;
  wire i_register_decode_n_23;
  wire i_register_decode_n_24;
  wire i_register_decode_n_25;
  wire i_register_decode_n_26;
  wire i_register_decode_n_27;
  wire i_register_decode_n_28;
  wire i_register_decode_n_29;
  wire i_register_decode_n_3;
  wire i_register_decode_n_30;
  wire i_register_decode_n_31;
  wire i_register_decode_n_32;
  wire i_register_decode_n_33;
  wire i_register_decode_n_34;
  wire i_register_decode_n_35;
  wire i_register_decode_n_36;
  wire i_register_decode_n_37;
  wire i_register_decode_n_38;
  wire i_register_decode_n_39;
  wire i_register_decode_n_4;
  wire i_register_decode_n_40;
  wire i_register_decode_n_5;
  wire i_register_decode_n_6;
  wire i_register_decode_n_7;
  wire i_register_decode_n_8;
  wire i_register_decode_n_9;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_n_2;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_0;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_100;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_101;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_102;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_108;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_18;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_19;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_20;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_25;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_26;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_27;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_28;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_3;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_34;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_35;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_36;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_4;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_45;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_46;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_47;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_48;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_49;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_5;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_50;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_6;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_65;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_66;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_67;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_68;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_69;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_7;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_70;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_8;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_84;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_85;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_86;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_87;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_88;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_89;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_90;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_91;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_96;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_99;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_1;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_11;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_3;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_4;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_5;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_7;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_9;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_10;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_11;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_2;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_3;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_4;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_5;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_6;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_7;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_8;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_9;
  wire irq;
  wire [31:0]irq_enables;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire master_reset;
  wire master_reset_reg_n_0;
  wire [1:0]p_0_in0_in;
  wire [1:0]p_0_in1_in;
  wire [1:0]p_0_in2_in;
  wire [1:0]p_0_in3_in;
  wire [1:0]p_0_in4_in;
  wire [1:0]p_0_in5_in;
  wire [1:0]p_0_in6_in;
  wire [4:0]p_36_in;
  wire [11:0]p_46_in;
  wire read_ack_tog;
  wire read_ack_tog_1;
  wire read_ack_tog_r;
  wire read_ack_tog_r_0;
  wire [255:0]s12_axis_tdata;
  wire s12_axis_tready;
  wire s1_axis_aclk;
  wire s1_axis_aclk_val_sync;
  wire s1_axis_aresetn;
  wire s_axi_aclk;
  wire [17:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [17:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire sm_reset_pulse0;
  wire sm_reset_r;
  wire [15:0]startup_delay;
  wire sysref_in_n;
  wire sysref_in_p;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_769;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_770;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_771;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_773;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_775;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_776;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_778;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_780;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_782;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_787;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_802;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_803;
  wire vout12_n;
  wire vout12_p;

  assign adc0_daddr_mon[11] = \<const0> ;
  assign adc0_daddr_mon[10:0] = \^adc0_daddr_mon [10:0];
  assign adc0_pll_lock = \<const0> ;
  assign adc0_status[3] = \^adc0_status [3];
  assign adc0_status[2] = \^adc0_status [3];
  assign adc0_status[1] = \^adc0_status [1];
  assign adc0_status[0] = \^adc0_status [3];
  assign adc1_daddr_mon[11] = \<const0> ;
  assign adc1_daddr_mon[10:0] = \^adc1_daddr_mon [10:0];
  assign adc1_pll_lock = \<const0> ;
  assign adc1_status[3] = \^adc1_status [3];
  assign adc1_status[2] = \^adc1_status [3];
  assign adc1_status[1] = \^adc1_status [1];
  assign adc1_status[0] = \^adc1_status [3];
  assign adc2_daddr_mon[11] = \<const0> ;
  assign adc2_daddr_mon[10:0] = \^adc2_daddr_mon [10:0];
  assign adc2_pll_lock = \<const0> ;
  assign adc2_status[3] = \^adc2_status [3];
  assign adc2_status[2] = \^adc2_status [3];
  assign adc2_status[1] = \^adc2_status [1];
  assign adc2_status[0] = \^adc2_status [3];
  assign adc3_daddr_mon[11] = \<const0> ;
  assign adc3_daddr_mon[10:0] = \^adc3_daddr_mon [10:0];
  assign adc3_pll_lock = \<const0> ;
  assign adc3_status[3] = \^adc3_status [3];
  assign adc3_status[2] = \^adc3_status [3];
  assign adc3_status[1] = \^adc3_status [1];
  assign adc3_status[0] = \^adc3_status [3];
  assign dac0_daddr_mon[11] = \<const0> ;
  assign dac0_daddr_mon[10:0] = \^dac0_daddr_mon [10:0];
  assign dac0_pll_lock = \<const0> ;
  assign dac0_status[3] = \^dac0_status [2];
  assign dac0_status[2:0] = \^dac0_status [2:0];
  assign dac1_daddr_mon[11] = \<const0> ;
  assign dac1_daddr_mon[10:0] = \^dac1_daddr_mon [10:0];
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_82),
        .Q(IP2Bus_Data[0]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_72),
        .Q(IP2Bus_Data[10]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_71),
        .Q(IP2Bus_Data[11]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_70),
        .Q(IP2Bus_Data[12]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_69),
        .Q(IP2Bus_Data[13]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_68),
        .Q(IP2Bus_Data[14]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_67),
        .Q(IP2Bus_Data[15]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_66),
        .Q(IP2Bus_Data[16]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[17] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_65),
        .Q(IP2Bus_Data[17]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[18] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_64),
        .Q(IP2Bus_Data[18]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[19] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_63),
        .Q(IP2Bus_Data[19]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_81),
        .Q(IP2Bus_Data[1]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_62),
        .Q(IP2Bus_Data[20]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[21] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_61),
        .Q(IP2Bus_Data[21]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[22] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_60),
        .Q(IP2Bus_Data[22]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[23] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_59),
        .Q(IP2Bus_Data[23]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[24] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_58),
        .Q(IP2Bus_Data[24]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_57),
        .Q(IP2Bus_Data[25]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[26] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_56),
        .Q(IP2Bus_Data[26]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[27] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_55),
        .Q(IP2Bus_Data[27]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[28] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_54),
        .Q(IP2Bus_Data[28]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[29] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_53),
        .Q(IP2Bus_Data[29]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_80),
        .Q(IP2Bus_Data[2]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[30] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_52),
        .Q(IP2Bus_Data[30]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_51),
        .Q(IP2Bus_Data[31]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_79),
        .Q(IP2Bus_Data[3]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_78),
        .Q(IP2Bus_Data[4]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_77),
        .Q(IP2Bus_Data[5]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_76),
        .Q(IP2Bus_Data[6]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_75),
        .Q(IP2Bus_Data[7]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_74),
        .Q(IP2Bus_Data[8]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_73),
        .Q(IP2Bus_Data[9]),
        .R(1'b0));
  FDSE adc00_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc00_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc01_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc01_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc02_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc02_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc03_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc03_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc0_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc0_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc0_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc0_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc0_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc0_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc0_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc0_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc0_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc0_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc0_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc0_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc0_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc0_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc0_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank9_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc0_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc0_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank9_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc0_cmn_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[0]),
        .Q(adc0_end_stage[0]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[1]),
        .Q(adc0_end_stage[1]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[2]),
        .Q(adc0_end_stage[2]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[3]),
        .Q(adc0_end_stage[3]),
        .S(adc3_end_stage));
  FDRE \adc0_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[140]),
        .D(s_axi_wdata[0]),
        .Q(adc0_fifo_disable[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[140]),
        .D(s_axi_wdata[1]),
        .Q(adc0_fifo_disable[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc0_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[4]),
        .Q(irq_enables[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[194]),
        .D(s_axi_wdata[0]),
        .Q(adc0_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[194]),
        .D(s_axi_wdata[1]),
        .Q(adc0_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[194]),
        .D(s_axi_wdata[2]),
        .Q(adc0_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[0]),
        .Q(adc0_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[10]),
        .Q(adc0_ref_clk_freq[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[11]),
        .Q(adc0_ref_clk_freq[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[12]),
        .Q(adc0_ref_clk_freq[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[13]),
        .Q(adc0_ref_clk_freq[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[14]),
        .Q(adc0_ref_clk_freq[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[15]),
        .Q(adc0_ref_clk_freq[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[16]),
        .Q(adc0_ref_clk_freq[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[17]),
        .Q(adc0_ref_clk_freq[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[18]),
        .Q(adc0_ref_clk_freq[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[19]),
        .Q(adc0_ref_clk_freq[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[1]),
        .Q(adc0_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[20]),
        .Q(adc0_ref_clk_freq[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[21]),
        .Q(adc0_ref_clk_freq[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[22]),
        .Q(adc0_ref_clk_freq[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[23]),
        .Q(adc0_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[24]),
        .Q(adc0_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[25]),
        .Q(adc0_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[26]),
        .Q(adc0_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[27]),
        .Q(adc0_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[28]),
        .Q(adc0_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[29]),
        .Q(adc0_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[2]),
        .Q(adc0_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[30]),
        .Q(adc0_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[31]),
        .Q(adc0_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[3]),
        .Q(adc0_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[4]),
        .Q(adc0_ref_clk_freq[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[5]),
        .Q(adc0_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[6]),
        .Q(adc0_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[7]),
        .Q(adc0_ref_clk_freq[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[8]),
        .Q(adc0_ref_clk_freq[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank9_write[192]),
        .D(s_axi_wdata[9]),
        .Q(adc0_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc0_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_reset),
        .Q(adc0_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc0_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_restart),
        .Q(adc0_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[0]),
        .Q(adc0_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[10]),
        .Q(adc0_sample_rate[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[11]),
        .Q(adc0_sample_rate[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[12]),
        .Q(adc0_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[13]),
        .Q(adc0_sample_rate[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[14]),
        .Q(adc0_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[15]),
        .Q(adc0_sample_rate[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[16]),
        .Q(adc0_sample_rate[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[17]),
        .Q(adc0_sample_rate[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[18]),
        .Q(adc0_sample_rate[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[19]),
        .Q(adc0_sample_rate[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[1]),
        .Q(adc0_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[20]),
        .Q(adc0_sample_rate[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[21]),
        .Q(adc0_sample_rate[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[22]),
        .Q(adc0_sample_rate[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[23]),
        .Q(adc0_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[24]),
        .Q(adc0_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[25]),
        .Q(adc0_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[26]),
        .Q(adc0_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[27]),
        .Q(adc0_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[28]),
        .Q(adc0_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[29]),
        .Q(adc0_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[2]),
        .Q(adc0_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[30]),
        .Q(adc0_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[31]),
        .Q(adc0_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[3]),
        .Q(adc0_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[4]),
        .Q(adc0_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[5]),
        .Q(adc0_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[6]),
        .Q(adc0_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[7]),
        .Q(adc0_sample_rate[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[8]),
        .Q(adc0_sample_rate[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank9_write[193]),
        .D(s_axi_wdata[9]),
        .Q(adc0_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[64]),
        .D(s_axi_wdata[0]),
        .Q(adc0_sim_level),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[64]),
        .D(s_axi_wdata[1]),
        .Q(adc0_sim_level__0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice0_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice0_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice0_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice0_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice1_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice1_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice1_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice1_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice2_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice2_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice2_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice2_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice3_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice3_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice3_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice3_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[8]),
        .Q(adc0_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[9]),
        .Q(adc0_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[10]),
        .Q(adc0_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[2]),
        .D(s_axi_wdata[11]),
        .Q(adc0_start_stage[3]),
        .R(adc3_end_stage));
  FDSE adc10_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc10_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc11_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc11_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc12_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc12_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc13_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc13_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc1_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc1_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc1_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc1_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc1_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc1_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc1_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc1_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc1_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc1_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc1_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc1_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc1_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc1_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc1_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank11_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc1_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc1_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank11_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc1_cmn_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[0]),
        .Q(adc1_end_stage[0]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[1]),
        .Q(adc1_end_stage[1]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[2]),
        .Q(adc1_end_stage[2]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[3]),
        .Q(adc1_end_stage[3]),
        .S(adc3_end_stage));
  FDRE \adc1_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[140]),
        .D(s_axi_wdata[0]),
        .Q(adc1_fifo_disable[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[140]),
        .D(s_axi_wdata[1]),
        .Q(adc1_fifo_disable[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc1_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[5]),
        .Q(irq_enables[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[194]),
        .D(s_axi_wdata[0]),
        .Q(adc1_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[194]),
        .D(s_axi_wdata[1]),
        .Q(adc1_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[194]),
        .D(s_axi_wdata[2]),
        .Q(adc1_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[0]),
        .Q(adc1_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[10]),
        .Q(adc1_ref_clk_freq[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[11]),
        .Q(adc1_ref_clk_freq[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[12]),
        .Q(adc1_ref_clk_freq[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[13]),
        .Q(adc1_ref_clk_freq[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[14]),
        .Q(adc1_ref_clk_freq[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[15]),
        .Q(adc1_ref_clk_freq[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[16]),
        .Q(adc1_ref_clk_freq[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[17]),
        .Q(adc1_ref_clk_freq[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[18]),
        .Q(adc1_ref_clk_freq[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[19]),
        .Q(adc1_ref_clk_freq[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[1]),
        .Q(adc1_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[20]),
        .Q(adc1_ref_clk_freq[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[21]),
        .Q(adc1_ref_clk_freq[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[22]),
        .Q(adc1_ref_clk_freq[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[23]),
        .Q(adc1_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[24]),
        .Q(adc1_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[25]),
        .Q(adc1_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[26]),
        .Q(adc1_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[27]),
        .Q(adc1_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[28]),
        .Q(adc1_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[29]),
        .Q(adc1_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[2]),
        .Q(adc1_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[30]),
        .Q(adc1_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[31]),
        .Q(adc1_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[3]),
        .Q(adc1_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[4]),
        .Q(adc1_ref_clk_freq[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[5]),
        .Q(adc1_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[6]),
        .Q(adc1_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[7]),
        .Q(adc1_ref_clk_freq[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[8]),
        .Q(adc1_ref_clk_freq[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank11_write[192]),
        .D(s_axi_wdata[9]),
        .Q(adc1_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc1_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_reset),
        .Q(adc1_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc1_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_restart),
        .Q(adc1_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[0]),
        .Q(adc1_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[10]),
        .Q(adc1_sample_rate[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[11]),
        .Q(adc1_sample_rate[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[12]),
        .Q(adc1_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[13]),
        .Q(adc1_sample_rate[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[14]),
        .Q(adc1_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[15]),
        .Q(adc1_sample_rate[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[16]),
        .Q(adc1_sample_rate[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[17]),
        .Q(adc1_sample_rate[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[18]),
        .Q(adc1_sample_rate[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[19]),
        .Q(adc1_sample_rate[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[1]),
        .Q(adc1_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[20]),
        .Q(adc1_sample_rate[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[21]),
        .Q(adc1_sample_rate[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[22]),
        .Q(adc1_sample_rate[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[23]),
        .Q(adc1_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[24]),
        .Q(adc1_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[25]),
        .Q(adc1_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[26]),
        .Q(adc1_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[27]),
        .Q(adc1_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[28]),
        .Q(adc1_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[29]),
        .Q(adc1_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[2]),
        .Q(adc1_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[30]),
        .Q(adc1_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[31]),
        .Q(adc1_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[3]),
        .Q(adc1_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[4]),
        .Q(adc1_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[5]),
        .Q(adc1_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[6]),
        .Q(adc1_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[7]),
        .Q(adc1_sample_rate[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[8]),
        .Q(adc1_sample_rate[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank11_write[193]),
        .D(s_axi_wdata[9]),
        .Q(adc1_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[64]),
        .D(s_axi_wdata[0]),
        .Q(adc1_sim_level),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[64]),
        .D(s_axi_wdata[1]),
        .Q(adc1_sim_level__0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice0_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice0_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice0_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice0_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice1_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice1_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice1_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice1_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice2_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice2_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice2_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice2_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice3_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice3_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice3_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice3_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[8]),
        .Q(adc1_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[9]),
        .Q(adc1_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[10]),
        .Q(adc1_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[2]),
        .D(s_axi_wdata[11]),
        .Q(adc1_start_stage[3]),
        .R(adc3_end_stage));
  FDSE adc20_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc20_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc21_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc21_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc22_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc22_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc23_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc23_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc2_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc2_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc2_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc2_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc2_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc2_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc2_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc2_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc2_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc2_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc2_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc2_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc2_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc2_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc2_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank13_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc2_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc2_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank13_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc2_cmn_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[0]),
        .Q(adc2_end_stage[0]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[1]),
        .Q(adc2_end_stage[1]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[2]),
        .Q(adc2_end_stage[2]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[3]),
        .Q(adc2_end_stage[3]),
        .S(adc3_end_stage));
  FDRE \adc2_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[140]),
        .D(s_axi_wdata[0]),
        .Q(adc2_fifo_disable[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[140]),
        .D(s_axi_wdata[1]),
        .Q(adc2_fifo_disable[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc2_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[6]),
        .Q(irq_enables[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[194]),
        .D(s_axi_wdata[0]),
        .Q(adc2_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[194]),
        .D(s_axi_wdata[1]),
        .Q(adc2_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[194]),
        .D(s_axi_wdata[2]),
        .Q(adc2_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[0]),
        .Q(adc2_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[10]),
        .Q(adc2_ref_clk_freq[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[11]),
        .Q(adc2_ref_clk_freq[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[12]),
        .Q(adc2_ref_clk_freq[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[13]),
        .Q(adc2_ref_clk_freq[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[14]),
        .Q(adc2_ref_clk_freq[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[15]),
        .Q(adc2_ref_clk_freq[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[16]),
        .Q(adc2_ref_clk_freq[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[17]),
        .Q(adc2_ref_clk_freq[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[18]),
        .Q(adc2_ref_clk_freq[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[19]),
        .Q(adc2_ref_clk_freq[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[1]),
        .Q(adc2_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[20]),
        .Q(adc2_ref_clk_freq[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[21]),
        .Q(adc2_ref_clk_freq[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[22]),
        .Q(adc2_ref_clk_freq[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[23]),
        .Q(adc2_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[24]),
        .Q(adc2_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[25]),
        .Q(adc2_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[26]),
        .Q(adc2_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[27]),
        .Q(adc2_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[28]),
        .Q(adc2_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[29]),
        .Q(adc2_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[2]),
        .Q(adc2_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[30]),
        .Q(adc2_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[31]),
        .Q(adc2_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[3]),
        .Q(adc2_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[4]),
        .Q(adc2_ref_clk_freq[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[5]),
        .Q(adc2_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[6]),
        .Q(adc2_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[7]),
        .Q(adc2_ref_clk_freq[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[8]),
        .Q(adc2_ref_clk_freq[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank13_write[192]),
        .D(s_axi_wdata[9]),
        .Q(adc2_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc2_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_reset),
        .Q(adc2_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc2_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_restart),
        .Q(adc2_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[0]),
        .Q(adc2_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[10]),
        .Q(adc2_sample_rate[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[11]),
        .Q(adc2_sample_rate[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[12]),
        .Q(adc2_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[13]),
        .Q(adc2_sample_rate[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[14]),
        .Q(adc2_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[15]),
        .Q(adc2_sample_rate[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[16]),
        .Q(adc2_sample_rate[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[17]),
        .Q(adc2_sample_rate[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[18]),
        .Q(adc2_sample_rate[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[19]),
        .Q(adc2_sample_rate[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[1]),
        .Q(adc2_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[20]),
        .Q(adc2_sample_rate[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[21]),
        .Q(adc2_sample_rate[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[22]),
        .Q(adc2_sample_rate[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[23]),
        .Q(adc2_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[24]),
        .Q(adc2_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[25]),
        .Q(adc2_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[26]),
        .Q(adc2_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[27]),
        .Q(adc2_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[28]),
        .Q(adc2_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[29]),
        .Q(adc2_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[2]),
        .Q(adc2_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[30]),
        .Q(adc2_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[31]),
        .Q(adc2_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[3]),
        .Q(adc2_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[4]),
        .Q(adc2_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[5]),
        .Q(adc2_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[6]),
        .Q(adc2_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[7]),
        .Q(adc2_sample_rate[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[8]),
        .Q(adc2_sample_rate[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank13_write[193]),
        .D(s_axi_wdata[9]),
        .Q(adc2_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[64]),
        .D(s_axi_wdata[0]),
        .Q(adc2_sim_level),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[64]),
        .D(s_axi_wdata[1]),
        .Q(adc2_sim_level__0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice0_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice0_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice0_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice0_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice1_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice1_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice1_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice1_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice2_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice2_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice2_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice2_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice3_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice3_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice3_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice3_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[8]),
        .Q(adc2_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[9]),
        .Q(adc2_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[10]),
        .Q(adc2_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[2]),
        .D(s_axi_wdata[11]),
        .Q(adc2_start_stage[3]),
        .R(adc3_end_stage));
  FDSE adc30_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc30_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc31_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc31_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc32_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc32_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc33_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc33_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc3_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc3_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc3_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc3_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc3_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc3_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc3_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc3_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc3_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc3_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc3_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc3_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc3_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc3_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc3_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc3_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc3_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc3_cmn_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \adc3_end_stage[3]_i_1 
       (.I0(master_reset_reg_n_0),
        .I1(s_axi_aresetn),
        .O(adc3_end_stage));
  FDSE \adc3_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[0]),
        .Q(\adc3_end_stage_reg_n_0_[0] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[1]),
        .Q(\adc3_end_stage_reg_n_0_[1] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[2]),
        .Q(\adc3_end_stage_reg_n_0_[2] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[3]),
        .Q(\adc3_end_stage_reg_n_0_[3] ),
        .S(adc3_end_stage));
  FDRE \adc3_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[140]),
        .D(s_axi_wdata[0]),
        .Q(adc3_fifo_disable[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[140]),
        .D(s_axi_wdata[1]),
        .Q(adc3_fifo_disable[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc3_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[7]),
        .Q(irq_enables[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[194]),
        .D(s_axi_wdata[0]),
        .Q(adc3_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[194]),
        .D(s_axi_wdata[1]),
        .Q(adc3_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[194]),
        .D(s_axi_wdata[2]),
        .Q(adc3_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[0]),
        .Q(adc3_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[10]),
        .Q(adc3_ref_clk_freq[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[11]),
        .Q(adc3_ref_clk_freq[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[12]),
        .Q(adc3_ref_clk_freq[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[13]),
        .Q(adc3_ref_clk_freq[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[14]),
        .Q(adc3_ref_clk_freq[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[15]),
        .Q(adc3_ref_clk_freq[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[16]),
        .Q(adc3_ref_clk_freq[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[17]),
        .Q(adc3_ref_clk_freq[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[18]),
        .Q(adc3_ref_clk_freq[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[19]),
        .Q(adc3_ref_clk_freq[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[1]),
        .Q(adc3_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[20]),
        .Q(adc3_ref_clk_freq[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[21]),
        .Q(adc3_ref_clk_freq[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[22]),
        .Q(adc3_ref_clk_freq[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[23]),
        .Q(adc3_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[24]),
        .Q(adc3_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[25]),
        .Q(adc3_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[26]),
        .Q(adc3_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[27]),
        .Q(adc3_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[28]),
        .Q(adc3_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[29]),
        .Q(adc3_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[2]),
        .Q(adc3_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[30]),
        .Q(adc3_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[31]),
        .Q(adc3_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[3]),
        .Q(adc3_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[4]),
        .Q(adc3_ref_clk_freq[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[5]),
        .Q(adc3_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[6]),
        .Q(adc3_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[7]),
        .Q(adc3_ref_clk_freq[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[8]),
        .Q(adc3_ref_clk_freq[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[9]),
        .Q(adc3_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc3_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_reset),
        .Q(adc3_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc3_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_restart),
        .Q(adc3_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[0]),
        .Q(adc3_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[10]),
        .Q(adc3_sample_rate[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[11]),
        .Q(adc3_sample_rate[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[12]),
        .Q(adc3_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[13]),
        .Q(adc3_sample_rate[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[14]),
        .Q(adc3_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[15]),
        .Q(adc3_sample_rate[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[16]),
        .Q(adc3_sample_rate[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[17]),
        .Q(adc3_sample_rate[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[18]),
        .Q(adc3_sample_rate[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[19]),
        .Q(adc3_sample_rate[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[1]),
        .Q(adc3_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[20]),
        .Q(adc3_sample_rate[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[21]),
        .Q(adc3_sample_rate[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[22]),
        .Q(adc3_sample_rate[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[23]),
        .Q(adc3_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[24]),
        .Q(adc3_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[25]),
        .Q(adc3_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[26]),
        .Q(adc3_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[27]),
        .Q(adc3_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[28]),
        .Q(adc3_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[29]),
        .Q(adc3_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[2]),
        .Q(adc3_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[30]),
        .Q(adc3_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[31]),
        .Q(adc3_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[3]),
        .Q(adc3_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[4]),
        .Q(adc3_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[5]),
        .Q(adc3_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[6]),
        .Q(adc3_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[7]),
        .Q(adc3_sample_rate[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[8]),
        .Q(adc3_sample_rate[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[9]),
        .Q(adc3_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[64]),
        .D(s_axi_wdata[0]),
        .Q(adc3_sim_level),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[64]),
        .D(s_axi_wdata[1]),
        .Q(adc3_sim_level__0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice0_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice0_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice0_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice0_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice1_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice1_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice1_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice1_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice2_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice2_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice2_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice2_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice3_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice3_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice3_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice3_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[8]),
        .Q(adc3_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[9]),
        .Q(adc3_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[10]),
        .Q(adc3_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[11]),
        .Q(adc3_start_stage[3]),
        .R(adc3_end_stage));
  FDRE axi_RdAck_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_114),
        .Q(axi_RdAck_r),
        .R(i_axi_lite_ipif_n_120));
  FDRE axi_RdAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_RdAck0),
        .Q(axi_RdAck),
        .R(i_axi_lite_ipif_n_120));
  FDRE axi_timeout_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[31]),
        .Q(irq_enables[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE axi_timeout_r2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_timeout_r20),
        .Q(axi_timeout_r2),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_n_2));
  FDRE axi_timeout_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_timeout),
        .Q(axi_timeout_r),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_n_2));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single cdc_dac1_clk_valid_i
       (.dest_clk(s_axi_aclk),
        .dest_out(s1_axis_aclk_val_sync),
        .src_clk(1'b0),
        .src_in(s1_axis_aresetn));
  FDSE dac00_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[0]),
        .Q(p_36_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac01_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[1]),
        .Q(p_36_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac02_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[2]),
        .Q(p_36_in[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac03_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[3]),
        .Q(p_36_in[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[0]),
        .Q(dac0_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[10]),
        .Q(dac0_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[11]),
        .Q(dac0_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[12]),
        .Q(dac0_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[13]),
        .Q(dac0_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[14]),
        .Q(dac0_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[15]),
        .Q(dac0_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[1]),
        .Q(dac0_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[2]),
        .Q(dac0_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[3]),
        .Q(dac0_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[4]),
        .Q(dac0_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[5]),
        .Q(dac0_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[6]),
        .Q(dac0_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[7]),
        .Q(dac0_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[8]),
        .Q(dac0_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[9]),
        .Q(dac0_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac0_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[4]),
        .Q(p_36_in[4]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[0]),
        .Q(p_46_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[1]),
        .Q(p_46_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[2]),
        .Q(p_46_in[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[3]),
        .Q(p_46_in[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_119),
        .Q(dac0_fifo_disable),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac0_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[0]),
        .Q(irq_enables[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[194]),
        .D(s_axi_wdata[0]),
        .Q(dac0_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[194]),
        .D(s_axi_wdata[1]),
        .Q(dac0_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[194]),
        .D(s_axi_wdata[2]),
        .Q(dac0_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[0]),
        .Q(dac0_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[10]),
        .Q(dac0_ref_clk_freq[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[11]),
        .Q(dac0_ref_clk_freq[11]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[12]),
        .Q(dac0_ref_clk_freq[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[13]),
        .Q(dac0_ref_clk_freq[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[14]),
        .Q(dac0_ref_clk_freq[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[15]),
        .Q(dac0_ref_clk_freq[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[16]),
        .Q(dac0_ref_clk_freq[16]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[17]),
        .Q(dac0_ref_clk_freq[17]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[18]),
        .Q(dac0_ref_clk_freq[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[19]),
        .Q(dac0_ref_clk_freq[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[1]),
        .Q(dac0_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[20]),
        .Q(dac0_ref_clk_freq[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[21]),
        .Q(dac0_ref_clk_freq[21]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[22]),
        .Q(dac0_ref_clk_freq[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[23]),
        .Q(dac0_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[24]),
        .Q(dac0_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[25]),
        .Q(dac0_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[26]),
        .Q(dac0_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[27]),
        .Q(dac0_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[28]),
        .Q(dac0_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[29]),
        .Q(dac0_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[2]),
        .Q(dac0_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[30]),
        .Q(dac0_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[31]),
        .Q(dac0_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[3]),
        .Q(dac0_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[4]),
        .Q(dac0_ref_clk_freq[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[5]),
        .Q(dac0_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[6]),
        .Q(dac0_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[7]),
        .Q(dac0_ref_clk_freq[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[8]),
        .Q(dac0_ref_clk_freq[8]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[9]),
        .Q(dac0_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac0_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_reset),
        .Q(dac0_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac0_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_restart),
        .Q(dac0_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[0]),
        .Q(dac0_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[10]),
        .Q(dac0_sample_rate[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[11]),
        .Q(dac0_sample_rate[11]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[12]),
        .Q(dac0_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[13]),
        .Q(dac0_sample_rate[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[14]),
        .Q(dac0_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[15]),
        .Q(dac0_sample_rate[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[16]),
        .Q(dac0_sample_rate[16]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[17]),
        .Q(dac0_sample_rate[17]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[18]),
        .Q(dac0_sample_rate[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[19]),
        .Q(dac0_sample_rate[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[1]),
        .Q(dac0_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[20]),
        .Q(dac0_sample_rate[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[21]),
        .Q(dac0_sample_rate[21]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[22]),
        .Q(dac0_sample_rate[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[23]),
        .Q(dac0_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[24]),
        .Q(dac0_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[25]),
        .Q(dac0_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[26]),
        .Q(dac0_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[27]),
        .Q(dac0_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[28]),
        .Q(dac0_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[29]),
        .Q(dac0_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[2]),
        .Q(dac0_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[30]),
        .Q(dac0_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[31]),
        .Q(dac0_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[3]),
        .Q(dac0_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[4]),
        .Q(dac0_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[5]),
        .Q(dac0_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[6]),
        .Q(dac0_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[7]),
        .Q(dac0_sample_rate[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[8]),
        .Q(dac0_sample_rate[8]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[9]),
        .Q(dac0_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[64]),
        .D(s_axi_wdata[0]),
        .Q(\dac0_sim_level_reg_n_0_[0] ),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[64]),
        .D(s_axi_wdata[1]),
        .Q(\dac0_sim_level_reg_n_0_[1] ),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[131]),
        .D(s_axi_wdata[14]),
        .Q(dac0_slice0_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[131]),
        .D(s_axi_wdata[15]),
        .Q(dac0_slice0_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[133]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in0_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[133]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in0_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[135]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in1_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[135]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in1_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[137]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in2_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[137]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in2_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[8]),
        .Q(p_46_in[8]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[9]),
        .Q(p_46_in[9]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[10]),
        .Q(p_46_in[10]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[11]),
        .Q(p_46_in[11]),
        .R(adc3_end_stage));
  FDSE dac10_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[0]),
        .Q(dac10_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac11_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[1]),
        .Q(dac11_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac12_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[2]),
        .Q(dac12_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac13_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[3]),
        .Q(dac13_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[0]),
        .Q(dac1_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[10]),
        .Q(dac1_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[11]),
        .Q(dac1_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[12]),
        .Q(dac1_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[13]),
        .Q(dac1_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[14]),
        .Q(dac1_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[15]),
        .Q(dac1_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[1]),
        .Q(dac1_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[2]),
        .Q(dac1_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[3]),
        .Q(dac1_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[4]),
        .Q(dac1_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[5]),
        .Q(dac1_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[6]),
        .Q(dac1_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[7]),
        .Q(dac1_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[8]),
        .Q(dac1_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[9]),
        .Q(dac1_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac1_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[4]),
        .Q(dac1_cmn_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[0]),
        .Q(\dac1_end_stage_reg_n_0_[0] ),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[1]),
        .Q(\dac1_end_stage_reg_n_0_[1] ),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[2]),
        .Q(\dac1_end_stage_reg_n_0_[2] ),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[3]),
        .Q(\dac1_end_stage_reg_n_0_[3] ),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_118),
        .Q(dac1_fifo_disable),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac1_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank0_write[65]),
        .D(s_axi_wdata[1]),
        .Q(irq_enables[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[194]),
        .D(s_axi_wdata[0]),
        .Q(dac1_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[194]),
        .D(s_axi_wdata[1]),
        .Q(dac1_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[194]),
        .D(s_axi_wdata[2]),
        .Q(dac1_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[0]),
        .Q(dac1_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[10]),
        .Q(dac1_ref_clk_freq[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[11]),
        .Q(dac1_ref_clk_freq[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[12]),
        .Q(dac1_ref_clk_freq[12]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[13]),
        .Q(dac1_ref_clk_freq[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[14]),
        .Q(dac1_ref_clk_freq[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[15]),
        .Q(dac1_ref_clk_freq[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[16]),
        .Q(dac1_ref_clk_freq[16]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[17]),
        .Q(dac1_ref_clk_freq[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[18]),
        .Q(dac1_ref_clk_freq[18]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[19]),
        .Q(dac1_ref_clk_freq[19]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[1]),
        .Q(dac1_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[20]),
        .Q(dac1_ref_clk_freq[20]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[21]),
        .Q(dac1_ref_clk_freq[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[22]),
        .Q(dac1_ref_clk_freq[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[23]),
        .Q(dac1_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[24]),
        .Q(dac1_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[25]),
        .Q(dac1_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[26]),
        .Q(dac1_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[27]),
        .Q(dac1_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[28]),
        .Q(dac1_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[29]),
        .Q(dac1_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[2]),
        .Q(dac1_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[30]),
        .Q(dac1_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[31]),
        .Q(dac1_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[3]),
        .Q(dac1_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[4]),
        .Q(dac1_ref_clk_freq[4]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[5]),
        .Q(dac1_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[6]),
        .Q(dac1_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[7]),
        .Q(dac1_ref_clk_freq[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[8]),
        .Q(dac1_ref_clk_freq[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[9]),
        .Q(dac1_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac1_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_reset),
        .Q(dac1_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac1_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_restart),
        .Q(dac1_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[0]),
        .Q(dac1_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[10]),
        .Q(dac1_sample_rate[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[11]),
        .Q(dac1_sample_rate[11]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[12]),
        .Q(dac1_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[13]),
        .Q(dac1_sample_rate[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[14]),
        .Q(dac1_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[15]),
        .Q(dac1_sample_rate[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[16]),
        .Q(dac1_sample_rate[16]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[17]),
        .Q(dac1_sample_rate[17]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[18]),
        .Q(dac1_sample_rate[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[19]),
        .Q(dac1_sample_rate[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[1]),
        .Q(dac1_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[20]),
        .Q(dac1_sample_rate[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[21]),
        .Q(dac1_sample_rate[21]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[22]),
        .Q(dac1_sample_rate[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[23]),
        .Q(dac1_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[24]),
        .Q(dac1_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[25]),
        .Q(dac1_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[26]),
        .Q(dac1_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[27]),
        .Q(dac1_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[28]),
        .Q(dac1_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[29]),
        .Q(dac1_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[2]),
        .Q(dac1_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[30]),
        .Q(dac1_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[31]),
        .Q(dac1_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[3]),
        .Q(dac1_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[4]),
        .Q(dac1_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[5]),
        .Q(dac1_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[6]),
        .Q(dac1_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[7]),
        .Q(dac1_sample_rate[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[8]),
        .Q(dac1_sample_rate[8]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[9]),
        .Q(dac1_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[64]),
        .D(s_axi_wdata[0]),
        .Q(\dac1_sim_level_reg_n_0_[0] ),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[64]),
        .D(s_axi_wdata[1]),
        .Q(\dac1_sim_level_reg_n_0_[1] ),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[131]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in3_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[131]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in3_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[133]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in4_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[133]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in4_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[135]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in5_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[135]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in5_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[137]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in6_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[137]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in6_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[8]),
        .Q(dac1_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[9]),
        .Q(dac1_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[10]),
        .Q(dac1_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[11]),
        .Q(dac1_start_stage[3]),
        .R(adc3_end_stage));
  FDRE drp_RdAck_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_803),
        .Q(drp_RdAck_r),
        .R(1'b0));
  FDRE \drp_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[2]),
        .Q(drp_addr[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_6),
        .Q(drp_addr[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[3]),
        .Q(drp_addr[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[4]),
        .Q(drp_addr[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[5]),
        .Q(drp_addr[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[6]),
        .Q(drp_addr[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[7]),
        .Q(drp_addr[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[8]),
        .Q(drp_addr[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[9]),
        .Q(drp_addr[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[10]),
        .Q(drp_addr[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[11]),
        .Q(drp_addr[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[0]),
        .Q(drp_di[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[10]),
        .Q(drp_di[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[11]),
        .Q(drp_di[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[12]),
        .Q(drp_di[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[13]),
        .Q(drp_di[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[14]),
        .Q(drp_di[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[15]),
        .Q(drp_di[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[1]),
        .Q(drp_di[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[2]),
        .Q(drp_di[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[3]),
        .Q(drp_di[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[4]),
        .Q(drp_di[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[5]),
        .Q(drp_di[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[6]),
        .Q(drp_di[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[7]),
        .Q(drp_di[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[8]),
        .Q(drp_di[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[9]),
        .Q(drp_di[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    got_timeout_i_1
       (.I0(axi_timeout_r2),
        .I1(irq_enables[31]),
        .I2(got_timeout_reg_n_0),
        .O(got_timeout_i_1_n_0));
  FDRE got_timeout_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(got_timeout_i_1_n_0),
        .Q(got_timeout_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_n_2));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_axi_lite_ipif i_axi_lite_ipif
       (.D({i_axi_lite_ipif_n_17,i_axi_lite_ipif_n_18}),
        .E(dac1_end_stage),
        .\FSM_onehot_state_reg[0] ({i_axi_lite_ipif_n_21,i_axi_lite_ipif_n_22}),
        .\FSM_onehot_state_reg[0]_0 ({i_axi_lite_ipif_n_26,i_axi_lite_ipif_n_27}),
        .\FSM_onehot_state_reg[0]_1 ({i_axi_lite_ipif_n_30,i_axi_lite_ipif_n_31}),
        .\FSM_onehot_state_reg[0]_2 ({i_axi_lite_ipif_n_34,i_axi_lite_ipif_n_35}),
        .\FSM_onehot_state_reg[0]_3 ({i_axi_lite_ipif_n_38,i_axi_lite_ipif_n_39}),
        .\FSM_onehot_state_reg[0]_4 (i_axi_lite_ipif_n_45),
        .\FSM_onehot_state_reg[0]_5 (i_axi_lite_ipif_n_46),
        .\FSM_onehot_state_reg[0]_6 (i_axi_lite_ipif_n_47),
        .\FSM_onehot_state_reg[0]_7 (i_axi_lite_ipif_n_48),
        .\FSM_onehot_state_reg[0]_8 (i_axi_lite_ipif_n_49),
        .\FSM_onehot_state_reg[0]_9 (i_axi_lite_ipif_n_50),
        .\FSM_onehot_state_reg[1] (i_drp_control_top_n_15),
        .\FSM_onehot_state_reg[1]_0 (i_drp_control_top_n_12),
        .\FSM_onehot_state_reg[1]_1 (i_drp_control_top_n_14),
        .\FSM_onehot_state_reg[1]_10 (adc1_dgnt_mon),
        .\FSM_onehot_state_reg[1]_11 ({adc3_drp_en,i_drp_control_top_n_27}),
        .\FSM_onehot_state_reg[1]_12 (adc3_dgnt_mon),
        .\FSM_onehot_state_reg[1]_2 (i_drp_control_top_n_13),
        .\FSM_onehot_state_reg[1]_3 ({drp_addr[6],drp_addr[0]}),
        .\FSM_onehot_state_reg[1]_4 (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_769),
        .\FSM_onehot_state_reg[1]_5 ({dac1_drp_en,i_drp_control_top_n_21}),
        .\FSM_onehot_state_reg[1]_6 (dac1_dgnt_mon),
        .\FSM_onehot_state_reg[1]_7 ({adc2_drp_en,i_drp_control_top_n_38}),
        .\FSM_onehot_state_reg[1]_8 (adc2_dgnt_mon),
        .\FSM_onehot_state_reg[1]_9 (adc0_dgnt_mon),
        .\FSM_onehot_state_reg[3] (dac0_dreq_mon),
        .\FSM_onehot_state_reg[4] (i_drp_control_top_n_22),
        .\FSM_onehot_state_reg[4]_0 (i_drp_control_top_n_23),
        .\FSM_onehot_state_reg[4]_1 (i_drp_control_top_n_45),
        .\FSM_onehot_state_reg[4]_2 (i_drp_control_top_n_46),
        .\FSM_onehot_state_reg[4]_3 (i_drp_control_top_n_47),
        .\FSM_onehot_state_reg[4]_4 (i_drp_control_top_n_48),
        .\FSM_sequential_access_cs[2]_i_7 (adc1_drp_rdy),
        .\FSM_sequential_fsm_cs_reg[1] ({i_drp_control_top_n_7,i_drp_control_top_n_8,dac0_drp_en,i_drp_control_top_n_11}),
        .\FSM_sequential_fsm_cs_reg[1]_0 ({i_drp_control_top_n_30,i_drp_control_top_n_31,adc0_drp_en,i_drp_control_top_n_34}),
        .\FSM_sequential_fsm_cs_reg[1]_1 ({i_drp_control_top_n_40,i_drp_control_top_n_41,adc1_drp_en,i_drp_control_top_n_44}),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ({bank15_read[136],bank15_read[134],bank15_read[132],bank15_read[130],bank15_read[128]}),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (i_axi_lite_ipif_n_107),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (bank0_read),
        .\IP2Bus_Data[0]_i_11 (adc0_done),
        .\IP2Bus_Data[0]_i_2 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_26),
        .\IP2Bus_Data[0]_i_21 (adc2_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_22 (adc1_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_25 (dac0_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_25_0 (dac0_done),
        .\IP2Bus_Data[0]_i_26 (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_787),
        .\IP2Bus_Data[0]_i_26_0 (dac1_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_2_0 (adc0_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_3 (adc3_done),
        .\IP2Bus_Data[0]_i_34 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_6),
        .\IP2Bus_Data[0]_i_37 (adc2_done),
        .\IP2Bus_Data[0]_i_38 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_67),
        .\IP2Bus_Data[0]_i_3_0 (adc3_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_4 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_47),
        .\IP2Bus_Data[0]_i_41 ({\^adc1_status [3],\^adc1_status [1]}),
        .\IP2Bus_Data[0]_i_41_0 (adc1_done),
        .\IP2Bus_Data[0]_i_45 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_89),
        .\IP2Bus_Data[0]_i_46 (i_register_decode_n_9),
        .\IP2Bus_Data[0]_i_47 (dac1_done),
        .\IP2Bus_Data[0]_i_48 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_102),
        .\IP2Bus_Data[0]_i_7 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_88),
        .\IP2Bus_Data[11]_i_17 (adc1_start_stage),
        .\IP2Bus_Data[11]_i_2 (dac1_start_stage),
        .\IP2Bus_Data[11]_i_4 (adc3_start_stage),
        .\IP2Bus_Data[11]_i_5 (adc2_start_stage),
        .\IP2Bus_Data[12]_i_10 (i_register_decode_n_17),
        .\IP2Bus_Data[12]_i_26 (i_register_decode_n_10),
        .\IP2Bus_Data[12]_i_26_0 (i_register_decode_n_8),
        .\IP2Bus_Data[14]_i_12 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_36),
        .\IP2Bus_Data[14]_i_23 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_84),
        .\IP2Bus_Data[14]_i_27 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_108),
        .\IP2Bus_Data[14]_i_28 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_96),
        .\IP2Bus_Data[14]_i_47 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_18),
        .\IP2Bus_Data[14]_i_52 (i_register_decode_n_36),
        .\IP2Bus_Data[14]_i_53 (i_register_decode_n_38),
        .\IP2Bus_Data[15]_i_11 (i_register_decode_n_29),
        .\IP2Bus_Data[15]_i_11_0 (p_0_in3_in),
        .\IP2Bus_Data[15]_i_11_1 (p_0_in5_in),
        .\IP2Bus_Data[15]_i_11_2 (p_0_in4_in),
        .\IP2Bus_Data[15]_i_12 (dac0_common_stat),
        .\IP2Bus_Data[15]_i_12_0 (dac0_cmn_en),
        .\IP2Bus_Data[15]_i_13 (p_0_in0_in),
        .\IP2Bus_Data[15]_i_17 (adc0_common_stat),
        .\IP2Bus_Data[15]_i_17_0 (adc0_cmn_en),
        .\IP2Bus_Data[15]_i_2 (dac0_slice0_irq_en),
        .\IP2Bus_Data[15]_i_21 ({adc0_slice1_irq_en[15:14],adc0_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_21_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_35),
        .\IP2Bus_Data[15]_i_22 ({adc3_slice2_irq_en[15:14],adc3_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_23 ({adc3_slice0_irq_en[15:14],adc3_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_23_0 ({adc3_slice1_irq_en[15:14],adc3_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_26 (adc2_common_stat),
        .\IP2Bus_Data[15]_i_26_0 (adc2_cmn_en),
        .\IP2Bus_Data[15]_i_29 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_86),
        .\IP2Bus_Data[15]_i_29_0 ({adc1_slice1_irq_en[15:14],adc1_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_30 (adc1_common_stat),
        .\IP2Bus_Data[15]_i_30_0 (adc1_cmn_en),
        .\IP2Bus_Data[15]_i_32 (p_0_in6_in),
        .\IP2Bus_Data[15]_i_34 (i_register_decode_n_4),
        .\IP2Bus_Data[15]_i_34_0 (i_register_decode_n_37),
        .\IP2Bus_Data[15]_i_43 (p_0_in2_in),
        .\IP2Bus_Data[15]_i_45 (p_0_in1_in),
        .\IP2Bus_Data[15]_i_49 ({adc0_slice2_irq_en[15:14],adc0_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_49_0 ({adc0_slice3_irq_en[15:14],adc0_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_5 ({adc0_slice0_irq_en[15:14],adc0_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_6 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_66),
        .\IP2Bus_Data[15]_i_61 (adc3_cmn_en),
        .\IP2Bus_Data[15]_i_61_0 ({adc3_slice3_irq_en[15:14],adc3_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_7 ({adc1_slice0_irq_en[15:14],adc1_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_70 ({adc2_slice2_irq_en[15:14],adc2_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_70_0 ({adc2_slice3_irq_en[15:14],adc2_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_71 ({adc2_slice0_irq_en[15:14],adc2_slice0_irq_en[3]}),
        .\IP2Bus_Data[15]_i_71_0 ({adc2_slice1_irq_en[15:14],adc2_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_71_1 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_20),
        .\IP2Bus_Data[15]_i_74 (i_register_decode_n_34),
        .\IP2Bus_Data[15]_i_77 ({adc1_slice2_irq_en[15:14],adc1_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_77_0 ({adc1_slice3_irq_en[15:14],adc1_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_9 (dac1_common_stat),
        .\IP2Bus_Data[15]_i_9_0 (dac1_cmn_en),
        .\IP2Bus_Data[1]_i_10 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_90),
        .\IP2Bus_Data[1]_i_10_0 ({\dac0_sim_level_reg_n_0_[1] ,\dac0_sim_level_reg_n_0_[0] }),
        .\IP2Bus_Data[1]_i_11 ({adc3_sim_level__0,adc3_sim_level}),
        .\IP2Bus_Data[1]_i_11_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_49),
        .\IP2Bus_Data[1]_i_13 (adc3_fifo_disable),
        .\IP2Bus_Data[1]_i_14 (adc1_fifo_disable),
        .\IP2Bus_Data[1]_i_15 ({adc1_sim_level__0,adc1_sim_level}),
        .\IP2Bus_Data[1]_i_15_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_69),
        .\IP2Bus_Data[1]_i_18 (adc2_fifo_disable),
        .\IP2Bus_Data[1]_i_21 ({adc0_sim_level__0,adc0_sim_level}),
        .\IP2Bus_Data[1]_i_21_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_27),
        .\IP2Bus_Data[1]_i_21_1 (adc0_fifo_disable),
        .\IP2Bus_Data[1]_i_41 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_5),
        .\IP2Bus_Data[1]_i_41_0 ({adc2_sim_level__0,adc2_sim_level}),
        .\IP2Bus_Data[1]_i_7 ({\dac1_sim_level_reg_n_0_[1] ,\dac1_sim_level_reg_n_0_[0] }),
        .\IP2Bus_Data[1]_i_7_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_100),
        .\IP2Bus_Data[25]_i_11 (i_register_decode_n_32),
        .\IP2Bus_Data[25]_i_11_0 (i_register_decode_n_39),
        .\IP2Bus_Data[2]_i_14 (adc0_multi_band),
        .\IP2Bus_Data[2]_i_15 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_28),
        .\IP2Bus_Data[2]_i_18 (adc3_multi_band),
        .\IP2Bus_Data[2]_i_19 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_9),
        .\IP2Bus_Data[2]_i_2 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_0),
        .\IP2Bus_Data[2]_i_21 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_1),
        .\IP2Bus_Data[2]_i_22 (adc2_multi_band),
        .\IP2Bus_Data[2]_i_24 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_68),
        .\IP2Bus_Data[2]_i_27 (dac1_multi_band),
        .\IP2Bus_Data[2]_i_30 (dac0_multi_band),
        .\IP2Bus_Data[2]_i_31 (i_register_decode_n_16),
        .\IP2Bus_Data[2]_i_35 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_7),
        .\IP2Bus_Data[2]_i_42 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_5),
        .\IP2Bus_Data[2]_i_47 (adc1_multi_band),
        .\IP2Bus_Data[2]_i_49 (i_register_decode_n_22),
        .\IP2Bus_Data[2]_i_49_0 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_11),
        .\IP2Bus_Data[2]_i_5 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_48),
        .\IP2Bus_Data[2]_i_6 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_8),
        .\IP2Bus_Data[2]_i_8 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_101),
        .\IP2Bus_Data[2]_i_8_0 (i_register_decode_n_28),
        .\IP2Bus_Data[31]_i_10 (i_register_decode_n_5),
        .\IP2Bus_Data[31]_i_3 (dac1_ref_clk_freq),
        .\IP2Bus_Data[31]_i_3_0 (dac1_sample_rate),
        .\IP2Bus_Data[31]_i_3_1 (got_timeout_reg_n_0),
        .\IP2Bus_Data[31]_i_3_2 (dac0_ref_clk_freq),
        .\IP2Bus_Data[31]_i_3_3 (dac0_sample_rate),
        .\IP2Bus_Data[31]_i_7 (adc3_ref_clk_freq),
        .\IP2Bus_Data[31]_i_7_0 (adc3_sample_rate),
        .\IP2Bus_Data[31]_i_7_1 (adc2_ref_clk_freq),
        .\IP2Bus_Data[31]_i_7_2 (adc2_sample_rate),
        .\IP2Bus_Data[3]_i_11 ({\dac1_end_stage_reg_n_0_[3] ,\dac1_end_stage_reg_n_0_[2] ,\dac1_end_stage_reg_n_0_[1] ,\dac1_end_stage_reg_n_0_[0] }),
        .\IP2Bus_Data[3]_i_15 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_25),
        .\IP2Bus_Data[3]_i_19 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_65),
        .\IP2Bus_Data[3]_i_2 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_91),
        .\IP2Bus_Data[3]_i_21 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_7),
        .\IP2Bus_Data[3]_i_23 (adc1_end_stage),
        .\IP2Bus_Data[3]_i_25 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_70),
        .\IP2Bus_Data[3]_i_30 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_99),
        .\IP2Bus_Data[3]_i_37 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_34),
        .\IP2Bus_Data[3]_i_4 (adc0_end_stage),
        .\IP2Bus_Data[3]_i_47 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_19),
        .\IP2Bus_Data[3]_i_5 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_50),
        .\IP2Bus_Data[3]_i_52 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_85),
        .\IP2Bus_Data[3]_i_5_0 ({\adc3_end_stage_reg_n_0_[3] ,\adc3_end_stage_reg_n_0_[2] ,\adc3_end_stage_reg_n_0_[1] ,\adc3_end_stage_reg_n_0_[0] }),
        .\IP2Bus_Data[3]_i_6 (adc2_end_stage),
        .\IP2Bus_Data[4]_i_6 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_3),
        .\IP2Bus_Data[5]_i_3 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_45),
        .\IP2Bus_Data[6]_i_15 (i_register_decode_n_40),
        .\IP2Bus_Data[6]_i_5 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_4),
        .\IP2Bus_Data[7]_i_3 (dac1_reset_cnt),
        .\IP2Bus_Data_reg[11] (adc0_start_stage),
        .\IP2Bus_Data_reg[15] (startup_delay),
        .\IP2Bus_Data_reg[1] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_87),
        .\IP2Bus_Data_reg[31] (adc1_sample_rate),
        .\IP2Bus_Data_reg[31]_0 (adc1_ref_clk_freq),
        .\IP2Bus_Data_reg[31]_1 (adc0_ref_clk_freq),
        .\IP2Bus_Data_reg[31]_2 (adc0_sample_rate),
        .\IP2Bus_Data_reg[7] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_46),
        .Q({i_axi_lite_ipif_n_6,Bus2IP_Addr}),
        .SR(i_axi_lite_ipif_n_122),
        .STATUS_COMMON(adc3_common_stat),
        .access_type_reg(i_drp_control_top_n_0),
        .access_type_reg_0(i_drp_control_top_n_1),
        .access_type_reg_1(i_drp_control_top_n_2),
        .access_type_reg_2(i_drp_control_top_n_3),
        .access_type_reg_3(i_drp_control_top_n_4),
        .access_type_reg_4(i_drp_control_top_n_5),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_stat_sync[3:1]),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_stat_sync[3:1]),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_sync(adc03_stat_sync[3:1]),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_do_mon(adc0_do_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .\adc0_sample_rate_reg[31] ({i_axi_lite_ipif_n_51,i_axi_lite_ipif_n_52,i_axi_lite_ipif_n_53,i_axi_lite_ipif_n_54,i_axi_lite_ipif_n_55,i_axi_lite_ipif_n_56,i_axi_lite_ipif_n_57,i_axi_lite_ipif_n_58,i_axi_lite_ipif_n_59,i_axi_lite_ipif_n_60,i_axi_lite_ipif_n_61,i_axi_lite_ipif_n_62,i_axi_lite_ipif_n_63,i_axi_lite_ipif_n_64,i_axi_lite_ipif_n_65,i_axi_lite_ipif_n_66,i_axi_lite_ipif_n_67,i_axi_lite_ipif_n_68,i_axi_lite_ipif_n_69,i_axi_lite_ipif_n_70,i_axi_lite_ipif_n_71,i_axi_lite_ipif_n_72,i_axi_lite_ipif_n_73,i_axi_lite_ipif_n_74,i_axi_lite_ipif_n_75,i_axi_lite_ipif_n_76,i_axi_lite_ipif_n_77,i_axi_lite_ipif_n_78,i_axi_lite_ipif_n_79,i_axi_lite_ipif_n_80,i_axi_lite_ipif_n_81,i_axi_lite_ipif_n_82}),
        .adc0_status({\^adc0_status [3],\^adc0_status [1]}),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_stat_sync[3:1]),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync(adc11_stat_sync[3:1]),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_en(adc12_irq_en),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_sync(adc13_stat_sync[3:1]),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_do_mon(adc1_do_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_sync(adc20_stat_sync[3:1]),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync(adc21_stat_sync[3:1]),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_en(adc22_irq_en),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_stat_sync[3:1]),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_do_mon(adc2_do_mon),
        .adc2_drp_we(adc2_drp_we),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc2_status({\^adc2_status [3],\^adc2_status [1]}),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync(adc30_stat_sync[3:1]),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_stat_sync[3:1]),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_sync(adc32_stat_sync[2]),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync(adc33_stat_sync[3:1]),
        .adc33_overvol_irq(adc33_overvol_irq),
        .\adc3_cmn_en_reg[0] (i_register_decode_n_13),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_cmn_irq_en_reg(i_register_decode_n_19),
        .adc3_do_mon(adc3_do_mon),
        .\adc3_fifo_disable_reg[0] (i_register_decode_n_33),
        .\adc3_multi_band_reg[0] (i_register_decode_n_6),
        .adc3_reset(adc3_reset),
        .adc3_reset_reg(i_register_decode_n_15),
        .adc3_restart(adc3_restart),
        .adc3_restart_reg(i_register_decode_n_18),
        .\adc3_sim_level_reg[0] (i_register_decode_n_0),
        .\adc3_slice0_irq_en_reg[2] (i_register_decode_n_11),
        .\adc3_slice1_irq_en_reg[2] (i_register_decode_n_30),
        .\adc3_slice2_irq_en_reg[2] (i_register_decode_n_31),
        .\adc3_slice3_irq_en_reg[2] (i_register_decode_n_20),
        .\adc3_start_stage_reg[0] (i_register_decode_n_21),
        .adc3_status({\^adc3_status [3],\^adc3_status [1]}),
        .axi_RdAck(axi_RdAck),
        .axi_RdAck_r_reg(i_register_decode_n_23),
        .axi_RdAck_r_reg_0(i_register_decode_n_25),
        .axi_read_req_r_reg(i_register_decode_n_26),
        .axi_read_req_r_reg_0(i_register_decode_n_24),
        .axi_read_req_r_reg_1(i_register_decode_n_1),
        .axi_read_req_r_reg_2(i_register_decode_n_12),
        .axi_read_req_r_reg_3(i_register_decode_n_7),
        .axi_read_req_r_reg_4(i_register_decode_n_14),
        .axi_read_req_r_reg_5(i_register_decode_n_35),
        .axi_read_req_r_reg_6(i_register_decode_n_27),
        .axi_timeout(axi_timeout),
        .axi_timeout_en_reg(i_register_decode_n_2),
        .axi_timeout_r(axi_timeout_r),
        .axi_timeout_r20(axi_timeout_r20),
        .bank0_write({bank0_write[65],bank0_write[2]}),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank11_write({bank11_write[194:192],bank11_write[140:139],bank11_write[137],bank11_write[135],bank11_write[133],bank11_write[131],bank11_write[129],bank11_write[64],bank11_write[2]}),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .bank13_write({bank13_write[194:192],bank13_write[140:139],bank13_write[137],bank13_write[135],bank13_write[133],bank13_write[131],bank13_write[129],bank13_write[64],bank13_write[2]}),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .bank15_write({bank15_write[194:192],bank15_write[140:139],bank15_write[137],bank15_write[135],bank15_write[133],bank15_write[131],bank15_write[129],bank15_write[64],bank15_write[2]}),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .bank1_write({bank1_write[194:192],bank1_write[139],bank1_write[137],bank1_write[135],bank1_write[133],bank1_write[131],bank1_write[129],bank1_write[64],bank1_write[2]}),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bank3_write({bank3_write[194:192],bank3_write[139],bank3_write[137],bank3_write[135],bank3_write[133],bank3_write[131],bank3_write[129],bank3_write[64],bank3_write[2]}),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .bank9_write({bank9_write[194:192],bank9_write[140:139],bank9_write[137],bank9_write[135],bank9_write[133],bank9_write[131],bank9_write[129],bank9_write[64],bank9_write[2]}),
        .\bus2ip_addr_reg_reg[11] (i_axi_lite_ipif_n_83),
        .\bus2ip_addr_reg_reg[13] (i_axi_lite_ipif_n_120),
        .\bus2ip_addr_reg_reg[14] ({bank13_read[136],bank13_read[134],bank13_read[132],bank13_read[130],bank13_read[128]}),
        .\bus2ip_addr_reg_reg[14]_0 ({bank11_read[136],bank11_read[134],bank11_read[132],bank11_read[130],bank11_read[128]}),
        .\bus2ip_addr_reg_reg[14]_1 (i_axi_lite_ipif_n_101),
        .\bus2ip_addr_reg_reg[14]_2 (i_axi_lite_ipif_n_111),
        .\bus2ip_addr_reg_reg[14]_3 (i_axi_lite_ipif_n_114),
        .\bus2ip_addr_reg_reg[15] (i_axi_lite_ipif_n_94),
        .\bus2ip_addr_reg_reg[15]_0 (i_axi_lite_ipif_n_95),
        .\bus2ip_addr_reg_reg[16] ({bank9_read[136],bank9_read[134],bank9_read[132],bank9_read[130],bank9_read[128]}),
        .\bus2ip_addr_reg_reg[16]_0 ({bank3_read[128],bank3_read[14]}),
        .\bus2ip_addr_reg_reg[16]_1 (IP2Bus_Data0),
        .\bus2ip_addr_reg_reg[5] (bank1_read),
        .\bus2ip_addr_reg_reg[9] (i_axi_lite_ipif_n_113),
        .dac00_irq_sync(dac00_stat_sync),
        .dac01_irq_sync(dac01_stat_sync),
        .dac02_irq_sync(dac02_stat_sync),
        .dac03_irq_sync(dac03_stat_sync),
        .dac0_do_mon(dac0_do_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_reset(dac0_reset),
        .dac0_restart(dac0_restart),
        .\dac0_sample_rate_reg[0] (i_register_decode_n_3),
        .dac0_status(\^dac0_status ),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_stat_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_sync(dac11_stat_sync),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_stat_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_stat_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_do_mon(dac1_do_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .\dac1_end_stage_reg[0] (master_reset_reg_n_0),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_powerup_state_irq(dac1_powerup_state_irq),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .dac1_status(dac1_status[3:1]),
        .drp_RdAck_r(drp_RdAck_r),
        .irq_enables({irq_enables[31],irq_enables[7:4],irq_enables[1:0]}),
        .master_reset(master_reset),
        .master_reset_reg(dac0_end_stage),
        .p_36_in(p_36_in),
        .p_46_in({p_46_in[11:8],p_46_in[3:0]}),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[17:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[17:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_reg_reg[31] (IP2Bus_Data),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_reg_reg(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .s_axi_wdata(s_axi_wdata[0]),
        .\s_axi_wdata[0]_0 (i_axi_lite_ipif_n_119),
        .s_axi_wdata_0_sp_1(i_axi_lite_ipif_n_118),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_reg_i_2(adc2_drp_rdy),
        .s_axi_wready_reg_i_2_0(adc3_drp_rdy),
        .s_axi_wready_reg_i_2_1(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_802),
        .s_axi_wready_reg_i_2_2(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_773),
        .s_axi_wvalid(s_axi_wvalid),
        .user_drp_drdy(adc0_drp_rdy));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_reset_count i_dac1_reset_count
       (.Q(dac1_reset_cnt),
        .axi_RdAck0(axi_RdAck0),
        .axi_RdAck_reg(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_3),
        .axi_RdAck_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_4),
        .axi_read_req_r_reg_0(bank3_read[14]),
        .dac1_sm_reset_i(dac1_sm_reset_i),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_r(read_ack_tog_r),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .sm_reset_pulse0(sm_reset_pulse0),
        .sm_reset_r(sm_reset_r),
        .sm_reset_r_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_top i_drp_control_top
       (.D({i_axi_lite_ipif_n_17,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_770,i_axi_lite_ipif_n_18}),
        .\FSM_onehot_state_reg[2] ({i_drp_control_top_n_25,adc3_drp_en,i_drp_control_top_n_27}),
        .\FSM_onehot_state_reg[2]_0 ({i_drp_control_top_n_36,adc2_drp_en,i_drp_control_top_n_38}),
        .\FSM_onehot_state_reg[3] (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_769),
        .\FSM_onehot_state_reg[3]_0 (dac1_dgnt_mon),
        .\FSM_onehot_state_reg[3]_1 (adc3_dgnt_mon),
        .\FSM_onehot_state_reg[3]_2 (adc0_dgnt_mon),
        .\FSM_onehot_state_reg[3]_3 (adc2_dgnt_mon),
        .\FSM_onehot_state_reg[3]_4 (adc1_dgnt_mon),
        .\FSM_onehot_state_reg[3]_5 (adc1_drp_rdy),
        .\FSM_onehot_state_reg[3]_6 (adc2_drp_rdy),
        .\FSM_onehot_state_reg[3]_7 (adc3_drp_rdy),
        .\FSM_onehot_state_reg[4] ({i_drp_control_top_n_7,i_drp_control_top_n_8,i_drp_control_top_n_9,dac0_drp_en,i_drp_control_top_n_11}),
        .\FSM_onehot_state_reg[4]_0 ({i_drp_control_top_n_17,i_drp_control_top_n_18,i_drp_control_top_n_19,dac1_drp_en,i_drp_control_top_n_21}),
        .\FSM_onehot_state_reg[4]_1 (i_drp_control_top_n_22),
        .\FSM_onehot_state_reg[4]_10 ({i_axi_lite_ipif_n_30,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_775,i_axi_lite_ipif_n_31}),
        .\FSM_onehot_state_reg[4]_11 ({i_axi_lite_ipif_n_34,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_776,i_axi_lite_ipif_n_35}),
        .\FSM_onehot_state_reg[4]_12 ({i_axi_lite_ipif_n_26,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_778,i_axi_lite_ipif_n_27}),
        .\FSM_onehot_state_reg[4]_13 ({i_axi_lite_ipif_n_38,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_780,i_axi_lite_ipif_n_39}),
        .\FSM_onehot_state_reg[4]_2 (i_drp_control_top_n_23),
        .\FSM_onehot_state_reg[4]_3 ({i_drp_control_top_n_30,i_drp_control_top_n_31,i_drp_control_top_n_32,adc0_drp_en,i_drp_control_top_n_34}),
        .\FSM_onehot_state_reg[4]_4 ({i_drp_control_top_n_40,i_drp_control_top_n_41,i_drp_control_top_n_42,adc1_drp_en,i_drp_control_top_n_44}),
        .\FSM_onehot_state_reg[4]_5 (i_drp_control_top_n_45),
        .\FSM_onehot_state_reg[4]_6 (i_drp_control_top_n_46),
        .\FSM_onehot_state_reg[4]_7 (i_drp_control_top_n_47),
        .\FSM_onehot_state_reg[4]_8 (i_drp_control_top_n_48),
        .\FSM_onehot_state_reg[4]_9 ({i_axi_lite_ipif_n_21,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_771,i_axi_lite_ipif_n_22}),
        .Q(drp_addr),
        .SR(i_axi_lite_ipif_n_122),
        .access_type_reg(i_drp_control_top_n_0),
        .access_type_reg_0(i_drp_control_top_n_1),
        .access_type_reg_1(i_drp_control_top_n_2),
        .access_type_reg_10(i_axi_lite_ipif_n_47),
        .access_type_reg_2(i_drp_control_top_n_3),
        .access_type_reg_3(i_drp_control_top_n_4),
        .access_type_reg_4(i_drp_control_top_n_5),
        .access_type_reg_5(i_axi_lite_ipif_n_46),
        .access_type_reg_6(i_axi_lite_ipif_n_45),
        .access_type_reg_7(i_axi_lite_ipif_n_48),
        .access_type_reg_8(i_axi_lite_ipif_n_49),
        .access_type_reg_9(i_axi_lite_ipif_n_50),
        .adc0_drp_we(adc0_drp_we),
        .adc1_drp_we(adc1_drp_we),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_we(adc3_drp_we),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .\drp_addr_reg[0] (i_drp_control_top_n_12),
        .\drp_addr_reg[0]_0 (i_drp_control_top_n_14),
        .\drp_addr_reg[2] (i_drp_control_top_n_6),
        .\drp_addr_reg[7] (i_drp_control_top_n_15),
        .\drp_addr_reg[8] (i_drp_control_top_n_13),
        .s_axi_aclk(s_axi_aclk),
        .user_drp_drdy(adc0_drp_rdy));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_register_decode i_register_decode
       (.Q(Bus2IP_Addr[9:2]),
        .\bus2ip_addr_reg_reg[2] (i_register_decode_n_7),
        .\bus2ip_addr_reg_reg[2]_0 (i_register_decode_n_29),
        .\bus2ip_addr_reg_reg[2]_1 (i_register_decode_n_30),
        .\bus2ip_addr_reg_reg[2]_2 (i_register_decode_n_33),
        .\bus2ip_addr_reg_reg[2]_3 (i_register_decode_n_38),
        .\bus2ip_addr_reg_reg[3] (i_register_decode_n_1),
        .\bus2ip_addr_reg_reg[3]_0 (i_register_decode_n_3),
        .\bus2ip_addr_reg_reg[3]_1 (i_register_decode_n_10),
        .\bus2ip_addr_reg_reg[3]_2 (i_register_decode_n_23),
        .\bus2ip_addr_reg_reg[3]_3 (i_register_decode_n_25),
        .\bus2ip_addr_reg_reg[3]_4 (i_register_decode_n_27),
        .\bus2ip_addr_reg_reg[3]_5 (i_register_decode_n_34),
        .\bus2ip_addr_reg_reg[3]_6 (i_register_decode_n_35),
        .\bus2ip_addr_reg_reg[4] (i_register_decode_n_11),
        .\bus2ip_addr_reg_reg[4]_0 (i_register_decode_n_13),
        .\bus2ip_addr_reg_reg[4]_1 (i_register_decode_n_22),
        .\bus2ip_addr_reg_reg[4]_2 (i_register_decode_n_31),
        .\bus2ip_addr_reg_reg[4]_3 (i_register_decode_n_37),
        .\bus2ip_addr_reg_reg[5] (i_register_decode_n_12),
        .\bus2ip_addr_reg_reg[5]_0 (i_register_decode_n_14),
        .\bus2ip_addr_reg_reg[5]_1 (i_register_decode_n_24),
        .\bus2ip_addr_reg_reg[5]_2 (i_register_decode_n_28),
        .\bus2ip_addr_reg_reg[6] (i_register_decode_n_26),
        .\bus2ip_addr_reg_reg[6]_0 (i_register_decode_n_32),
        .\bus2ip_addr_reg_reg[6]_1 (i_register_decode_n_36),
        .\bus2ip_addr_reg_reg[7] (i_register_decode_n_8),
        .\bus2ip_addr_reg_reg[8] (i_register_decode_n_4),
        .\bus2ip_addr_reg_reg[8]_0 (i_register_decode_n_5),
        .\bus2ip_addr_reg_reg[8]_1 (i_register_decode_n_40),
        .\bus2ip_addr_reg_reg[9] (i_register_decode_n_0),
        .\bus2ip_addr_reg_reg[9]_0 (i_register_decode_n_2),
        .\bus2ip_addr_reg_reg[9]_1 (i_register_decode_n_6),
        .\bus2ip_addr_reg_reg[9]_10 (i_register_decode_n_39),
        .\bus2ip_addr_reg_reg[9]_2 (i_register_decode_n_9),
        .\bus2ip_addr_reg_reg[9]_3 (i_register_decode_n_15),
        .\bus2ip_addr_reg_reg[9]_4 (i_register_decode_n_16),
        .\bus2ip_addr_reg_reg[9]_5 (i_register_decode_n_17),
        .\bus2ip_addr_reg_reg[9]_6 (i_register_decode_n_18),
        .\bus2ip_addr_reg_reg[9]_7 (i_register_decode_n_19),
        .\bus2ip_addr_reg_reg[9]_8 (i_register_decode_n_20),
        .\bus2ip_addr_reg_reg[9]_9 (i_register_decode_n_21));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_bufg_gt_ctrl i_top_level_block_design_usp_rf_data_converter_0_0_bufg_gt_ctrl
       (.clk_dac1(clk_dac1),
        .clk_dac1_i(clk_dac1_i),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack
       (.axi_read_req_r_reg_0(bank0_read),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_r(read_ack_tog_r),
        .read_ack_tog_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_n_2),
        .read_ack_tog_reg_1(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_sync i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync
       (.\IP2Bus_Data[0]_i_10 ({adc0_slice0_irq_en[15:14],adc0_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[0]_i_19 ({adc3_slice0_irq_en[15:14],adc3_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[0]_i_52 ({adc2_slice0_irq_en[15:14],adc2_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[0]_i_56 ({adc1_slice0_irq_en[15:14],adc1_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[0]_i_64 (dac0_slice0_irq_en),
        .\IP2Bus_Data[0]_i_67 (p_0_in3_in),
        .\IP2Bus_Data[15]_i_23 ({adc3_slice2_irq_en[15:14],adc3_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_58 ({adc0_slice2_irq_en[15:14],adc0_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_74 ({adc1_slice2_irq_en[15:14],adc1_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_98 ({adc2_slice2_irq_en[15:14],adc2_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_25 (p_0_in4_in),
        .\IP2Bus_Data[1]_i_29 (p_0_in0_in),
        .\IP2Bus_Data[1]_i_30 ({adc3_slice1_irq_en[15:14],adc3_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_44 ({adc0_slice1_irq_en[15:14],adc0_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[2]_i_11 (i_axi_lite_ipif_n_113),
        .\IP2Bus_Data[2]_i_26 (p_0_in5_in),
        .\IP2Bus_Data[3]_i_36 ({adc0_slice3_irq_en[15:14],adc0_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_47 ({adc2_slice3_irq_en[15:14],adc2_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_53 ({adc1_slice3_irq_en[15:14],adc1_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_57 (p_0_in6_in),
        .\IP2Bus_Data[3]_i_7 (p_0_in2_in),
        .Q(p_0_in1_in),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_26),
        .adc00_irq_sync(adc00_stat_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc00_status({adc00_status[15:14],adc00_status[3:2]}),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_27),
        .adc01_irq_sync(adc01_stat_sync),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc01_status({adc01_status[15:14],adc01_status[3:2]}),
        .adc02_irq_en(adc02_irq_en),
        .adc02_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_28),
        .adc02_irq_sync(adc02_stat_sync),
        .adc02_overvol_irq(adc02_overvol_irq),
        .adc02_status({adc02_status[15:14],adc02_status[3:2]}),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_3),
        .adc03_irq_en_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_25),
        .adc03_irq_sync(adc03_stat_sync),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc03_status({adc03_status[15:14],adc03_status[3:2]}),
        .\adc0_slice2_irq_en_reg[14] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_36),
        .\adc0_slice2_irq_en_reg[15] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_35),
        .\adc0_slice2_irq_en_reg[3] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_34),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_45),
        .adc10_irq_en_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_67),
        .adc10_irq_sync(adc10_stat_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc10_status({adc10_status[15:14],adc10_status[3:2]}),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_69),
        .adc11_irq_sync(adc11_stat_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc11_status({adc11_status[15:14],adc11_status[3:2]}),
        .adc12_irq_en(adc12_irq_en),
        .adc12_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_68),
        .adc12_irq_sync(adc12_stat_sync),
        .adc12_overvol_irq(adc12_overvol_irq),
        .adc12_status({adc12_status[15:14],adc12_status[3:2]}),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_70),
        .adc13_irq_sync(adc13_stat_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc13_status({adc13_status[15:14],adc13_status[3:2]}),
        .\adc1_slice2_irq_en_reg[14] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_84),
        .\adc1_slice2_irq_en_reg[15] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_86),
        .\adc1_slice2_irq_en_reg[3] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_85),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_6),
        .adc20_irq_sync(adc20_stat_sync),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc20_status({adc20_status[15:14],adc20_status[3:2]}),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_5),
        .adc21_irq_sync(adc21_stat_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc21_status({adc21_status[15:14],adc21_status[3:2]}),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_8),
        .adc22_irq_sync(adc22_stat_sync),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc22_status({adc22_status[15:14],adc22_status[3:2]}),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_7),
        .adc23_irq_sync(adc23_stat_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc23_status({adc23_status[15:14],adc23_status[3:2]}),
        .adc2_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_4),
        .\adc2_slice2_irq_en_reg[14] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_18),
        .\adc2_slice2_irq_en_reg[15] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_20),
        .\adc2_slice2_irq_en_reg[3] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_19),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_46),
        .adc30_irq_en_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_47),
        .adc30_irq_sync(adc30_stat_sync),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc30_status({adc30_status[15:14],adc30_status[3:2]}),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_49),
        .adc31_irq_sync(adc31_stat_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc31_status({adc31_status[15:14],adc31_status[3:2]}),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_48),
        .adc32_irq_sync({adc32_stat_sync[2],adc32_stat_sync[0]}),
        .adc32_overvol_irq(adc32_overvol_irq),
        .adc32_status({adc32_status[15:14],adc32_status[3:2]}),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_50),
        .adc33_irq_sync(adc33_stat_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc33_status({adc33_status[15:14],adc33_status[3:2]}),
        .\adc3_slice2_irq_en_reg[15] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_66),
        .\adc3_slice2_irq_en_reg[3] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_65),
        .dac00_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_89),
        .dac00_irq_sync(dac00_stat_sync),
        .dac00_status(dac00_status[15:14]),
        .dac01_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_90),
        .dac01_irq_sync(dac01_stat_sync),
        .dac01_status(dac01_status[15:14]),
        .dac02_irq_sync(dac02_stat_sync),
        .dac02_status(dac02_status[15:14]),
        .dac03_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_88),
        .dac03_irq_sync(dac03_stat_sync),
        .dac03_status(dac03_status[15:14]),
        .\dac0_slice2_irq_en_reg[14] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_96),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_stat_sync),
        .dac10_status(dac10_status[15:14]),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_100),
        .dac11_irq_sync(dac11_stat_sync),
        .dac11_status(dac11_status[15:14]),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_101),
        .dac12_irq_sync(dac12_stat_sync),
        .dac12_status(dac12_status[15:14]),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_99),
        .dac13_irq_sync(dac13_stat_sync),
        .dac13_status(dac13_status[15:14]),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_cmn_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_87),
        .dac1_powerup_state_irq(dac1_powerup_state_irq),
        .\dac1_slice0_irq_en_reg[14] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_102),
        .\dac1_slice2_irq_en_reg[14] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_108),
        .irq(irq),
        .irq_0(got_timeout_reg_n_0),
        .irq_INST_0_i_11_0({adc2_slice1_irq_en[15:14],adc2_slice1_irq_en[3:2]}),
        .irq_INST_0_i_35_0({adc1_slice1_irq_en[15:14],adc1_slice1_irq_en[3:2]}),
        .irq_INST_0_i_40_0({adc3_slice3_irq_en[15:14],adc3_slice3_irq_en[3:2]}),
        .irq_enables({irq_enables[31],irq_enables[7:4],irq_enables[1:0]}),
        .p_36_in(p_36_in[3:0]),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[4] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_0),
        .\syncstages_ff_reg[4]_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_91));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq
       (.\IP2Bus_Data[2]_i_40 (adc3_slice2_irq_en[2]),
        .\IP2Bus_Data[2]_i_55 (adc0_slice2_irq_en[2]),
        .\IP2Bus_Data[2]_i_60 (adc2_slice2_irq_en[2]),
        .\IP2Bus_Data[2]_i_65 (adc1_slice2_irq_en[2]),
        .Q(adc2_slice0_irq_en[2]),
        .adc00_irq_sync(adc00_stat_sync[0]),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_sync(adc01_stat_sync[0]),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc02_irq_sync(adc02_stat_sync),
        .adc02_overvol_irq(adc02_overvol_irq),
        .adc03_irq_sync(adc03_stat_sync[0]),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc03_overvol_out_reg_0(adc0_done),
        .\adc0_slice2_irq_en_reg[2] (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_7),
        .adc10_irq_sync(adc10_stat_sync[0]),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_sync(adc11_stat_sync[0]),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_sync(adc12_stat_sync),
        .adc12_overvol_irq(adc12_overvol_irq),
        .adc13_irq_sync(adc13_stat_sync[0]),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc13_overvol_out_reg_0(adc1_done),
        .\adc1_slice2_irq_en_reg[2] (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_11),
        .adc20_irq_sync(adc20_stat_sync[0]),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc21_irq_sync(adc21_stat_sync[0]),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_sync(adc22_stat_sync),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc23_irq_sync(adc23_stat_sync[0]),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc23_overvol_out_reg_0(adc2_done),
        .\adc2_slice0_irq_en_reg[2] (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_1),
        .\adc2_slice2_irq_en_reg[2] (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_5),
        .adc30_irq_sync(adc30_stat_sync[0]),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc31_irq_sync(adc31_stat_sync[0]),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_sync(adc32_stat_sync[0]),
        .adc32_overvol_irq(adc32_overvol_irq),
        .adc33_irq_sync(adc33_stat_sync[0]),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc33_overvol_out_reg_0(adc3_done),
        .\adc3_slice2_irq_en_reg[2] (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_9),
        .axi_RdAck_i_2(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_3),
        .axi_RdAck_i_2_0(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_2),
        .axi_RdAck_i_3(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_10),
        .axi_RdAck_i_3_0(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_11),
        .axi_RdAck_i_7(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_7),
        .axi_RdAck_i_7_0(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_6),
        .axi_RdAck_i_7_1(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_8),
        .axi_RdAck_i_7_2(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_9),
        .axi_RdAck_r(axi_RdAck_r),
        .axi_RdAck_reg(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_5),
        .axi_RdAck_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_4),
        .axi_read_req_r_reg({bank13_read[136],bank13_read[134],bank13_read[132],bank13_read[130]}),
        .axi_read_req_r_reg_0({bank9_read[136],bank9_read[134],bank9_read[132],bank9_read[130]}),
        .axi_read_req_r_reg_1({bank11_read[136],bank11_read[134],bank11_read[132],bank11_read[130]}),
        .axi_read_req_r_reg_2({bank15_read[136],bank15_read[134],bank15_read[132],bank15_read[130]}),
        .axi_read_req_tog_reg(i_axi_lite_ipif_n_83),
        .axi_read_req_tog_reg_0(i_register_decode_n_17),
        .axi_read_req_tog_reg_1(i_register_decode_n_22),
        .axi_read_req_tog_reg_2(i_axi_lite_ipif_n_94),
        .axi_read_req_tog_reg_3(i_register_decode_n_25),
        .axi_read_req_tog_reg_4(i_axi_lite_ipif_n_95),
        .axi_read_req_tog_reg_5(i_register_decode_n_29),
        .read_ack_tog(read_ack_tog_1),
        .read_ack_tog_r(read_ack_tog_r_0),
        .read_ack_tog_r_reg(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_3),
        .read_ack_tog_r_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_4),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq
       (.axi_read_req_r_reg(bank9_read[128]),
        .axi_read_req_r_reg_0(bank11_read[128]),
        .axi_read_req_r_reg_1(bank13_read[128]),
        .axi_read_req_r_reg_2(bank15_read[128]),
        .axi_read_req_r_reg_3(bank1_read),
        .axi_read_req_r_reg_4(bank3_read[128]),
        .axi_read_req_tog_reg(i_axi_lite_ipif_n_83),
        .axi_read_req_tog_reg_0(i_register_decode_n_16),
        .axi_read_req_tog_reg_1(i_axi_lite_ipif_n_94),
        .axi_read_req_tog_reg_2(i_axi_lite_ipif_n_95),
        .axi_read_req_tog_reg_3(i_axi_lite_ipif_n_101),
        .axi_read_req_tog_reg_4(i_axi_lite_ipif_n_107),
        .axi_read_req_tog_reg_5(i_axi_lite_ipif_n_111),
        .dac1_powerup_state_irq(dac1_powerup_state_irq),
        .dac1_powerup_state_out_reg_0(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_782),
        .dac1_powerup_state_out_reg_1(dac1_restart_reg_n_0),
        .read_ack_tog(read_ack_tog_1),
        .read_ack_tog_r(read_ack_tog_r_0),
        .read_ack_tog_r_reg(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_3),
        .read_ack_tog_r_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_5),
        .read_ack_tog_r_reg_1(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_7),
        .read_ack_tog_r_reg_2(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_9),
        .read_ack_tog_r_reg_3(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_11),
        .read_ack_tog_reg(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_2),
        .read_ack_tog_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_4),
        .read_ack_tog_reg_1(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_6),
        .read_ack_tog_reg_2(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_8),
        .read_ack_tog_reg_3(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_10),
        .read_ack_tog_reg_4(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  FDSE master_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(master_reset),
        .Q(master_reset_reg_n_0),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[0]),
        .Q(startup_delay[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[10]),
        .Q(startup_delay[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[11]),
        .Q(startup_delay[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[12]),
        .Q(startup_delay[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[13]),
        .Q(startup_delay[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[14]),
        .Q(startup_delay[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[15]),
        .Q(startup_delay[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \startup_delay_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[1]),
        .Q(startup_delay[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[2]),
        .Q(startup_delay[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \startup_delay_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[3]),
        .Q(startup_delay[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[4]),
        .Q(startup_delay[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[5]),
        .Q(startup_delay[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[6]),
        .Q(startup_delay[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[7]),
        .Q(startup_delay[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[8]),
        .Q(startup_delay[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank0_write[2]),
        .D(s_axi_wdata[9]),
        .Q(startup_delay[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i
       (.D(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_770),
        .E(dac0_restart_reg_n_0),
        .\FSM_onehot_state_reg[2] ({i_drp_control_top_n_9,dac0_drp_en}),
        .\FSM_onehot_state_reg[2]_0 ({i_drp_control_top_n_32,adc0_drp_en}),
        .\FSM_onehot_state_reg[2]_1 ({i_drp_control_top_n_42,adc1_drp_en}),
        .\FSM_onehot_state_reg[2]_2 ({i_drp_control_top_n_36,adc2_drp_en}),
        .\FSM_onehot_state_reg[2]_3 ({i_drp_control_top_n_25,adc3_drp_en}),
        .\FSM_sequential_fsm_cs[1]_i_2__4 ({i_drp_control_top_n_17,i_drp_control_top_n_18,i_drp_control_top_n_19,dac1_drp_en}),
        .\FSM_sequential_fsm_cs_reg[0] (dac1_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_0 (adc0_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_1 (adc1_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_2 (adc2_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_3 (adc3_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[1] (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_769),
        .\FSM_sequential_fsm_cs_reg[1]_0 (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_771),
        .\FSM_sequential_fsm_cs_reg[1]_1 (dac0_dreq_mon),
        .\FSM_sequential_fsm_cs_reg[2] (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_775),
        .\FSM_sequential_fsm_cs_reg[2]_0 (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_776),
        .\FSM_sequential_fsm_cs_reg[2]_1 (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_778),
        .\FSM_sequential_fsm_cs_reg[2]_2 (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_780),
        .Q(drp_addr),
        .STATUS_COMMON(adc3_common_stat),
        .access_type_reg(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_773),
        .access_type_reg_0(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_802),
        .access_type_reg_1(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_803),
        .adc00_status(adc00_status),
        .adc01_status(adc01_status),
        .adc02_status(adc02_status),
        .adc03_status(adc03_status),
        .adc0_cmn_control(adc0_cmn_control),
        .adc0_daddr_mon(\^adc0_daddr_mon ),
        .adc0_den_mon(adc0_den_mon),
        .adc0_di_mon(adc0_di_mon),
        .adc0_do_mon(adc0_do_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_we(adc0_drp_we),
        .adc0_dwe_mon(adc0_dwe_mon),
        .adc0_pll_dmon(adc0_pll_dmon),
        .adc0_powerup_state(adc0_powerup_state),
        .adc0_restart_pending_reg(adc0_restart_reg_n_0),
        .adc0_status({\^adc0_status [3],\^adc0_status [1]}),
        .adc10_status(adc10_status),
        .adc11_status(adc11_status),
        .adc12_status(adc12_status),
        .adc13_status(adc13_status),
        .adc1_cmn_control(adc1_cmn_control),
        .adc1_daddr_mon(\^adc1_daddr_mon ),
        .adc1_den_mon(adc1_den_mon),
        .adc1_di_mon(adc1_di_mon),
        .adc1_do_mon(adc1_do_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_we(adc1_drp_we),
        .adc1_dwe_mon(adc1_dwe_mon),
        .adc1_pll_dmon(adc1_pll_dmon),
        .adc1_powerup_state(adc1_powerup_state),
        .adc1_restart_pending_reg(adc1_restart_reg_n_0),
        .adc1_status({\^adc1_status [3],\^adc1_status [1]}),
        .adc20_status(adc20_status),
        .adc21_status(adc21_status),
        .adc22_status(adc22_status),
        .adc23_status(adc23_status),
        .adc2_cmn_control(adc2_cmn_control),
        .adc2_daddr_mon(\^adc2_daddr_mon ),
        .adc2_den_mon(adc2_den_mon),
        .adc2_di_mon(adc2_di_mon),
        .adc2_do_mon(adc2_do_mon),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_we(adc2_drp_we),
        .adc2_dwe_mon(adc2_dwe_mon),
        .adc2_pll_dmon(adc2_pll_dmon),
        .adc2_powerup_state(adc2_powerup_state),
        .adc2_restart_pending_reg(adc2_restart_reg_n_0),
        .adc2_status({\^adc2_status [3],\^adc2_status [1]}),
        .adc30_status(adc30_status),
        .adc31_status(adc31_status),
        .adc32_status(adc32_status),
        .adc33_status(adc33_status),
        .adc3_cmn_control(adc3_cmn_control),
        .adc3_daddr_mon(\^adc3_daddr_mon ),
        .adc3_den_mon(adc3_den_mon),
        .adc3_di_mon(adc3_di_mon),
        .adc3_do_mon(adc3_do_mon),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_we(adc3_drp_we),
        .adc3_dwe_mon(adc3_dwe_mon),
        .adc3_pll_dmon(adc3_pll_dmon),
        .adc3_powerup_state(adc3_powerup_state),
        .adc3_restart_pending_reg(adc3_restart_reg_n_0),
        .adc3_status({\^adc3_status [3],\^adc3_status [1]}),
        .bank10_write(bank10_write),
        .bank12_write(bank12_write),
        .bank14_write(bank14_write),
        .bank16_write(bank16_write),
        .bank2_write(bank2_write),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .cleared_r_reg(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_787),
        .clk_dac1_i(clk_dac1_i),
        .dac00_status(dac00_status),
        .dac01_status(dac01_status),
        .dac02_status(dac02_status),
        .dac03_status(dac03_status),
        .dac0_cmn_control(dac0_cmn_control),
        .dac0_daddr_mon(\^dac0_daddr_mon ),
        .dac0_den_mon(dac0_den_mon),
        .dac0_dgnt_mon(dac0_dgnt_mon),
        .dac0_di_mon(dac0_di_mon),
        .dac0_do_mon(dac0_do_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_dwe_mon(dac0_dwe_mon),
        .dac0_pll_dmon(dac0_pll_dmon),
        .dac0_powerup_state(dac0_powerup_state),
        .dac0_status(\^dac0_status ),
        .dac10_status(dac10_status),
        .dac11_status(dac11_status),
        .dac12_status(dac12_status),
        .dac13_status(dac13_status),
        .dac1_clk_n(dac1_clk_n),
        .dac1_clk_n_0(dac1_common_stat),
        .dac1_clk_n_1(dac1_drdy_mon),
        .dac1_clk_p(dac1_clk_p),
        .dac1_cmn_control(dac1_cmn_control),
        .dac1_daddr_mon(\^dac1_daddr_mon ),
        .dac1_den_mon(dac1_den_mon),
        .dac1_di_mon(dac1_di_mon),
        .dac1_do_mon(dac1_do_mon),
        .dac1_done_i_reg_0(s1_axis_aclk_val_sync),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_dwe_mon(dac1_dwe_mon),
        .\dac1_end_stage_r_reg[0] (dac1_restart_reg_n_0),
        .\dac1_end_stage_r_reg[3] ({\dac1_end_stage_reg_n_0_[3] ,\dac1_end_stage_reg_n_0_[2] ,\dac1_end_stage_reg_n_0_[1] ,\dac1_end_stage_reg_n_0_[0] }),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_pll_dmon(dac1_pll_dmon),
        .dac1_powerup_state(dac1_powerup_state),
        .dac1_powerup_state_irq(dac1_powerup_state_irq),
        .dac1_sm_reset_i(dac1_sm_reset_i),
        .\dac1_start_stage_r_reg[3] (dac1_start_stage),
        .dac1_status(dac1_status),
        .dest_out(dac1_pll_lock),
        .done_reg(dac1_done),
        .done_reg_0(dac0_done),
        .done_reg_1(adc0_done),
        .done_reg_2(adc1_done),
        .done_reg_3(adc2_done),
        .done_reg_4(adc3_done),
        .drp_RdAck_r_reg(i_drp_control_top_n_2),
        .drp_RdAck_r_reg_0(i_drp_control_top_n_0),
        .drp_RdAck_r_reg_1(i_drp_control_top_n_1),
        .drp_RdAck_r_reg_2(i_drp_control_top_n_3),
        .drp_RdAck_r_reg_3(i_drp_control_top_n_4),
        .drp_RdAck_r_reg_4(i_drp_control_top_n_5),
        .dummy_read_req_reg(i_drp_control_top_n_6),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .p_46_in({p_46_in[11:8],p_46_in[3:0]}),
        .por_sm_reset_reg_0(master_reset_reg_n_0),
        .\por_timer_count_reg[7] ({adc0_sim_level__0,adc0_sim_level}),
        .\por_timer_count_reg[7]_0 ({adc1_sim_level__0,adc1_sim_level}),
        .\por_timer_count_reg[7]_1 ({adc2_sim_level__0,adc2_sim_level}),
        .\por_timer_count_reg[7]_2 ({adc3_sim_level__0,adc3_sim_level}),
        .\por_timer_start_val_reg[11] (\dac1_sim_level_reg_n_0_[0] ),
        .\por_timer_start_val_reg[20] (startup_delay),
        .\por_timer_start_val_reg[7] (\dac0_sim_level_reg_n_0_[0] ),
        .s12_axis_tdata(s12_axis_tdata),
        .s12_axis_tready(s12_axis_tready),
        .s1_axis_aclk(s1_axis_aclk),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aclk_0(adc0_common_stat),
        .s_axi_aclk_1(adc1_common_stat),
        .s_axi_aclk_2(adc2_common_stat),
        .s_axi_aclk_3(dac0_common_stat),
        .s_axi_aclk_4(dac0_drdy_mon),
        .s_axi_aclk_5(adc0_drdy_mon),
        .s_axi_aclk_6(adc1_drdy_mon),
        .s_axi_aclk_7(adc2_drdy_mon),
        .s_axi_aclk_8(adc3_drdy_mon),
        .sm_reset_pulse0(sm_reset_pulse0),
        .sm_reset_r(sm_reset_r),
        .\syncstages_ff_reg[3] (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_782),
        .sysref_in_n(sysref_in_n),
        .sysref_in_p(sysref_in_p),
        .\tc_enable[0]_i_2 (adc0_end_stage),
        .\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 (adc1_end_stage),
        .\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 (adc2_end_stage),
        .\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ({\adc3_end_stage_reg_n_0_[3] ,\adc3_end_stage_reg_n_0_[2] ,\adc3_end_stage_reg_n_0_[1] ,\adc3_end_stage_reg_n_0_[0] }),
        .\tc_enable_reg[0] (adc0_start_stage),
        .\tc_enable_reg[1] (adc1_start_stage),
        .\tc_enable_reg[2] (adc2_start_stage),
        .\tc_enable_reg[3] (adc3_start_stage),
        .user_drp_drdy(adc0_drp_rdy),
        .user_drp_drdy_reg(adc1_drp_rdy),
        .user_drp_drdy_reg_0(adc2_drp_rdy),
        .user_drp_drdy_reg_1(adc3_drp_rdy),
        .vout12_n(vout12_n),
        .vout12_n_0(drp_di),
        .vout12_p(vout12_p));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_bufg_gt_ctrl" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_bufg_gt_ctrl
   (clk_dac1,
    clk_dac1_i,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output clk_dac1;
  input clk_dac1_i;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const0> ;
  wire \<const1> ;
  wire clk_dac1;
  wire clk_dac1_i;
  wire \^lopt ;
  wire \^lopt_1 ;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    dac1_bufg_gt
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(clk_dac1_i),
        .O(clk_dac1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_counter_f" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_counter_f
   (s_axi_awvalid_0,
    cs_ce_ld_enable_i,
    \FSM_sequential_access_cs_reg[1] ,
    \FSM_sequential_access_cs_reg[1]_0 ,
    IP2Bus_RdAck,
    \bus2ip_addr_reg_reg[16] ,
    timeout_i,
    s_axi_arvalid,
    s_axi_awvalid,
    Q,
    s_axi_wvalid,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ,
    drp_RdAck_r,
    axi_RdAck,
    counter_en_reg,
    icount_out0_carry_0,
    s_axi_wready_reg_i_2,
    \icount_out_reg[12]_0 ,
    s_axi_aclk,
    \icount_out_reg[11]_0 );
  output s_axi_awvalid_0;
  output cs_ce_ld_enable_i;
  output \FSM_sequential_access_cs_reg[1] ;
  output \FSM_sequential_access_cs_reg[1]_0 ;
  output IP2Bus_RdAck;
  output \bus2ip_addr_reg_reg[16] ;
  output timeout_i;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input [2:0]Q;
  input s_axi_wvalid;
  input \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  input drp_RdAck_r;
  input axi_RdAck;
  input counter_en_reg;
  input icount_out0_carry_0;
  input [4:0]s_axi_wready_reg_i_2;
  input \icount_out_reg[12]_0 ;
  input s_axi_aclk;
  input \icount_out_reg[11]_0 ;

  wire \FSM_sequential_access_cs_reg[1] ;
  wire \FSM_sequential_access_cs_reg[1]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  wire IP2Bus_RdAck;
  wire [2:0]Q;
  wire axi_RdAck;
  wire \bus2ip_addr_reg_reg[16] ;
  wire counter_en_reg;
  wire cs_ce_ld_enable_i;
  wire drp_RdAck_r;
  wire icount_out0_carry_0;
  wire icount_out0_carry__0_i_1_n_0;
  wire icount_out0_carry__0_i_2_n_0;
  wire icount_out0_carry__0_i_3_n_0;
  wire icount_out0_carry__0_i_4_n_0;
  wire icount_out0_carry__0_n_12;
  wire icount_out0_carry__0_n_13;
  wire icount_out0_carry__0_n_14;
  wire icount_out0_carry__0_n_15;
  wire icount_out0_carry__0_n_5;
  wire icount_out0_carry__0_n_6;
  wire icount_out0_carry__0_n_7;
  wire icount_out0_carry_i_10_n_0;
  wire icount_out0_carry_i_11_n_0;
  wire icount_out0_carry_i_12_n_0;
  wire icount_out0_carry_i_1_n_0;
  wire icount_out0_carry_i_2_n_0;
  wire icount_out0_carry_i_3_n_0;
  wire icount_out0_carry_i_4_n_0;
  wire icount_out0_carry_i_5_n_0;
  wire icount_out0_carry_i_6_n_0;
  wire icount_out0_carry_i_7_n_0;
  wire icount_out0_carry_i_8_n_0;
  wire icount_out0_carry_i_9_n_0;
  wire icount_out0_carry_n_0;
  wire icount_out0_carry_n_1;
  wire icount_out0_carry_n_10;
  wire icount_out0_carry_n_11;
  wire icount_out0_carry_n_12;
  wire icount_out0_carry_n_13;
  wire icount_out0_carry_n_14;
  wire icount_out0_carry_n_15;
  wire icount_out0_carry_n_2;
  wire icount_out0_carry_n_3;
  wire icount_out0_carry_n_4;
  wire icount_out0_carry_n_5;
  wire icount_out0_carry_n_6;
  wire icount_out0_carry_n_7;
  wire icount_out0_carry_n_8;
  wire icount_out0_carry_n_9;
  wire \icount_out[12]_i_1_n_0 ;
  wire \icount_out_reg[11]_0 ;
  wire \icount_out_reg[12]_0 ;
  wire \icount_out_reg_n_0_[0] ;
  wire \icount_out_reg_n_0_[10] ;
  wire \icount_out_reg_n_0_[11] ;
  wire \icount_out_reg_n_0_[1] ;
  wire \icount_out_reg_n_0_[2] ;
  wire \icount_out_reg_n_0_[3] ;
  wire \icount_out_reg_n_0_[4] ;
  wire \icount_out_reg_n_0_[5] ;
  wire \icount_out_reg_n_0_[6] ;
  wire \icount_out_reg_n_0_[7] ;
  wire \icount_out_reg_n_0_[8] ;
  wire \icount_out_reg_n_0_[9] ;
  wire [12:0]p_1_in;
  wire s_axi_aclk;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_awvalid_0;
  wire [4:0]s_axi_wready_reg_i_2;
  wire s_axi_wvalid;
  wire timeout_i;
  wire [7:3]NLW_icount_out0_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_icount_out0_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_access_cs[2]_i_8 
       (.I0(axi_RdAck),
        .I1(drp_RdAck_r),
        .O(IP2Bus_RdAck));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h08080300)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2 
       (.I0(s_axi_wvalid),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s_axi_arvalid),
        .I4(Q[1]),
        .O(cs_ce_ld_enable_i));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h30C1)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_7 
       (.I0(s_axi_awvalid),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(s_axi_awvalid_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icount_out0_carry
       (.CI(\icount_out_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({icount_out0_carry_n_0,icount_out0_carry_n_1,icount_out0_carry_n_2,icount_out0_carry_n_3,icount_out0_carry_n_4,icount_out0_carry_n_5,icount_out0_carry_n_6,icount_out0_carry_n_7}),
        .DI({\icount_out_reg_n_0_[7] ,\icount_out_reg_n_0_[6] ,\icount_out_reg_n_0_[5] ,\icount_out_reg_n_0_[4] ,\icount_out_reg_n_0_[3] ,\icount_out_reg_n_0_[2] ,\icount_out_reg_n_0_[1] ,icount_out0_carry_i_1_n_0}),
        .O({icount_out0_carry_n_8,icount_out0_carry_n_9,icount_out0_carry_n_10,icount_out0_carry_n_11,icount_out0_carry_n_12,icount_out0_carry_n_13,icount_out0_carry_n_14,icount_out0_carry_n_15}),
        .S({icount_out0_carry_i_2_n_0,icount_out0_carry_i_3_n_0,icount_out0_carry_i_4_n_0,icount_out0_carry_i_5_n_0,icount_out0_carry_i_6_n_0,icount_out0_carry_i_7_n_0,icount_out0_carry_i_8_n_0,icount_out0_carry_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icount_out0_carry__0
       (.CI(icount_out0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_icount_out0_carry__0_CO_UNCONNECTED[7:3],icount_out0_carry__0_n_5,icount_out0_carry__0_n_6,icount_out0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\icount_out_reg_n_0_[10] ,\icount_out_reg_n_0_[9] ,\icount_out_reg_n_0_[8] }),
        .O({NLW_icount_out0_carry__0_O_UNCONNECTED[7:4],icount_out0_carry__0_n_12,icount_out0_carry__0_n_13,icount_out0_carry__0_n_14,icount_out0_carry__0_n_15}),
        .S({1'b0,1'b0,1'b0,1'b0,icount_out0_carry__0_i_1_n_0,icount_out0_carry__0_i_2_n_0,icount_out0_carry__0_i_3_n_0,icount_out0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry__0_i_1
       (.I0(\icount_out_reg_n_0_[11] ),
        .O(icount_out0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_2
       (.I0(\icount_out_reg_n_0_[10] ),
        .I1(\icount_out_reg_n_0_[11] ),
        .O(icount_out0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_3
       (.I0(\icount_out_reg_n_0_[9] ),
        .I1(\icount_out_reg_n_0_[10] ),
        .O(icount_out0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_4
       (.I0(\icount_out_reg_n_0_[8] ),
        .I1(\icount_out_reg_n_0_[9] ),
        .O(icount_out0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry_i_1
       (.I0(\icount_out_reg_n_0_[1] ),
        .O(icount_out0_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    icount_out0_carry_i_10
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(icount_out0_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h00000000BFBABFBF)) 
    icount_out0_carry_i_11
       (.I0(Q[2]),
        .I1(s_axi_wvalid),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(s_axi_arvalid),
        .I5(counter_en_reg),
        .O(icount_out0_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    icount_out0_carry_i_12
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(icount_out0_carry_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_2
       (.I0(\icount_out_reg_n_0_[7] ),
        .I1(\icount_out_reg_n_0_[8] ),
        .O(icount_out0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_3
       (.I0(\icount_out_reg_n_0_[6] ),
        .I1(\icount_out_reg_n_0_[7] ),
        .O(icount_out0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_4
       (.I0(\icount_out_reg_n_0_[5] ),
        .I1(\icount_out_reg_n_0_[6] ),
        .O(icount_out0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_5
       (.I0(\icount_out_reg_n_0_[4] ),
        .I1(\icount_out_reg_n_0_[5] ),
        .O(icount_out0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_6
       (.I0(\icount_out_reg_n_0_[3] ),
        .I1(\icount_out_reg_n_0_[4] ),
        .O(icount_out0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_7
       (.I0(\icount_out_reg_n_0_[2] ),
        .I1(\icount_out_reg_n_0_[3] ),
        .O(icount_out0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_8
       (.I0(\icount_out_reg_n_0_[1] ),
        .I1(\icount_out_reg_n_0_[2] ),
        .O(icount_out0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    icount_out0_carry_i_9
       (.I0(\icount_out_reg_n_0_[1] ),
        .I1(icount_out0_carry_i_10_n_0),
        .I2(icount_out0_carry_i_11_n_0),
        .I3(icount_out0_carry_i_12_n_0),
        .I4(icount_out0_carry_0),
        .I5(\FSM_sequential_access_cs_reg[1]_0 ),
        .O(icount_out0_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h0A040004FFFFFFFF)) 
    \icount_out[0]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(\icount_out_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[10]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry__0_n_14),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFF3DFD00000000)) 
    \icount_out[11]_i_2 
       (.I0(s_axi_arvalid),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(s_axi_wvalid),
        .I4(Q[2]),
        .I5(icount_out0_carry__0_n_13),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'h00000000FEAA02AA)) 
    \icount_out[12]_i_1 
       (.I0(timeout_i),
        .I1(s_axi_awvalid_0),
        .I2(\icount_out_reg[12]_0 ),
        .I3(counter_en_reg),
        .I4(p_1_in[12]),
        .I5(cs_ce_ld_enable_i),
        .O(\icount_out[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3DFD00000000)) 
    \icount_out[12]_i_3 
       (.I0(s_axi_arvalid),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(s_axi_wvalid),
        .I4(Q[2]),
        .I5(icount_out0_carry__0_n_12),
        .O(p_1_in[12]));
  LUT2 #(
    .INIT(4'h1)) 
    \icount_out[12]_i_5 
       (.I0(Q[1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ),
        .O(\FSM_sequential_access_cs_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[1]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_15),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[2]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_14),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[3]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_13),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[4]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_12),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[5]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_11),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[6]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_10),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[7]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_9),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[8]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry_n_8),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A040004)) 
    \icount_out[9]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(icount_out0_carry__0_n_15),
        .O(p_1_in[9]));
  FDRE \icount_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[0]),
        .Q(\icount_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icount_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[10]),
        .Q(\icount_out_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \icount_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[11]),
        .Q(\icount_out_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \icount_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\icount_out[12]_i_1_n_0 ),
        .Q(timeout_i),
        .R(1'b0));
  FDRE \icount_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[1]),
        .Q(\icount_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \icount_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[2]),
        .Q(\icount_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \icount_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[3]),
        .Q(\icount_out_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \icount_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[4]),
        .Q(\icount_out_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \icount_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[5]),
        .Q(\icount_out_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \icount_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[6]),
        .Q(\icount_out_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \icount_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[7]),
        .Q(\icount_out_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \icount_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[8]),
        .Q(\icount_out_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \icount_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[9]),
        .Q(\icount_out_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055540000)) 
    \s_axi_rdata_reg[31]_i_3 
       (.I0(Q[1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ),
        .I2(drp_RdAck_r),
        .I3(axi_RdAck),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\FSM_sequential_access_cs_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h000101FF)) 
    s_axi_wready_reg_i_3
       (.I0(s_axi_wready_reg_i_2[3]),
        .I1(s_axi_wready_reg_i_2[1]),
        .I2(s_axi_wready_reg_i_2[2]),
        .I3(s_axi_wready_reg_i_2[4]),
        .I4(s_axi_wready_reg_i_2[0]),
        .O(\bus2ip_addr_reg_reg[16] ));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_device_rom" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_device_rom
   (\drp_addr_reg[0] ,
    \data_reg[26]_0 ,
    \data_reg[28]_0 ,
    \drp_addr_reg[1] ,
    \drp_addr_reg[3] ,
    \drp_addr_reg[5] ,
    \data_reg[28]_1 ,
    \data_reg[28]_2 ,
    \drp_addr_reg[10] ,
    \drp_di_reg[15] ,
    \drp_di_reg[14] ,
    \drp_di_reg[13] ,
    \drp_di_reg[12] ,
    \drp_di_reg[11] ,
    \drp_di_reg[10] ,
    \drp_di_reg[9] ,
    \drp_di_reg[8] ,
    \drp_di_reg[7] ,
    \drp_di_reg[6] ,
    \drp_di_reg[5] ,
    \drp_di_reg[4] ,
    \drp_di_reg[3] ,
    \drp_di_reg[2] ,
    \drp_di_reg[1] ,
    \drp_di_reg[0] ,
    \data_reg[28]_3 ,
    \data_reg[28]_4 ,
    \data_reg[28]_5 ,
    \data_reg[28]_6 ,
    \data_reg[28]_7 ,
    \data_reg[28]_8 ,
    \data_reg[28]_9 ,
    \data_reg[28]_10 ,
    \data_reg[28]_11 ,
    \data_reg[28]_12 ,
    \data_reg[28]_13 ,
    \data_reg[28]_14 ,
    \data_reg[28]_15 ,
    \data_reg[28]_16 ,
    \data_reg[28]_17 ,
    \data_reg[28]_18 ,
    \data_reg[27]_0 ,
    \data_reg[27]_1 ,
    \data_reg[27]_2 ,
    \data_reg[27]_3 ,
    \data_reg[27]_4 ,
    \data_reg[27]_5 ,
    \data_reg[27]_6 ,
    \data_reg[27]_7 ,
    \data_reg[27]_8 ,
    \data_reg[27]_9 ,
    \data_reg[27]_10 ,
    \data_reg[27]_11 ,
    \data_reg[27]_12 ,
    \data_reg[27]_13 ,
    \data_reg[27]_14 ,
    \data_reg[27]_15 ,
    \data_reg[26]_1 ,
    \data_reg[26]_2 ,
    \data_reg[26]_3 ,
    \data_reg[26]_4 ,
    adc0_daddr_mon,
    \data_reg[27]_16 ,
    \data_reg[24]_0 ,
    \FSM_onehot_state_reg[1] ,
    \data_reg[24]_1 ,
    adc1_daddr_mon,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_1 ,
    adc2_daddr_mon,
    \data_reg[24]_2 ,
    adc3_daddr_mon,
    \data_reg[28]_19 ,
    D,
    \pll_state_machine.drpaddr_status_reg[10] ,
    \data_reg[25]_0 ,
    \data_reg[22]_0 ,
    \data_reg[21]_0 ,
    \data_reg[18]_0 ,
    \data_reg[17]_0 ,
    drp_den_reg,
    E,
    \data_reg[26]_5 ,
    \data_reg[26]_6 ,
    dac1_drpaddr_tc,
    \data_reg[26]_7 ,
    \data_reg[26]_8 ,
    adc1_drpen_tc,
    adc0_drpaddr_tc,
    \FSM_sequential_tc_sm_state_reg[2] ,
    \FSM_sequential_tc_sm_state_reg[0] ,
    adc0_drpen_tc,
    adc2_drpen_tc,
    adc3_drpen_tc,
    adc2_drpdi_tc,
    adc3_drpaddr_tc,
    adc3_drpdi_tc,
    dac0_drpaddr_tc,
    dac1_drpdi_tc,
    \dac0_daddr_mon[0]_INST_0 ,
    Q,
    \dac0_daddr_mon[0]_INST_0_0 ,
    \dac0_di_mon[15]_INST_0 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    adc0_drpaddr_por,
    \adc0_daddr_mon[10]_INST_0 ,
    adc0_den_mon_INST_0,
    \drp_drdy_r_reg[0] ,
    adc0_den_mon_INST_0_0,
    adc0_den_mon_INST_0_1,
    \rdata_reg[15]_1 ,
    adc1_drpaddr_por,
    \adc1_daddr_mon[10]_INST_0 ,
    \rdata_reg[15]_2 ,
    adc1_den_mon_INST_0,
    adc1_den_mon_INST_0_0,
    adc1_den_mon_INST_0_1,
    adc2_den_mon_INST_0,
    adc2_den_mon_INST_0_0,
    adc2_den_mon_INST_0_1,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    adc2_drpaddr_por,
    \adc2_daddr_mon[10]_INST_0 ,
    \rdata_reg[15]_5 ,
    \rdata_reg[15]_6 ,
    adc3_drpaddr_por,
    \adc3_daddr_mon[10]_INST_0 ,
    tile_config_drp_arb_gnt_i,
    \drp_drdy_r_reg[0]_0 ,
    \dac1_daddr_mon[10]_INST_0 ,
    status_drp_arb_gnt_i,
    \dac1_daddr_mon[9]_INST_0 ,
    \data_index_reg[0] ,
    \data_index_reg[0]_0 ,
    \FSM_sequential_tc_sm_state_reg[2]_0 ,
    \FSM_sequential_tc_sm_state_reg[0]_0 ,
    tc_enable,
    dac1_drprdy_tc,
    dac0_drprdy_tc,
    adc3_drprdy_tc,
    adc2_drprdy_tc,
    adc1_drprdy_tc,
    adc0_drprdy_tc,
    \data_reg[28]_20 ,
    s_axi_aclk);
  output \drp_addr_reg[0] ;
  output \data_reg[26]_0 ;
  output [0:0]\data_reg[28]_0 ;
  output \drp_addr_reg[1] ;
  output \drp_addr_reg[3] ;
  output \drp_addr_reg[5] ;
  output \data_reg[28]_1 ;
  output \data_reg[28]_2 ;
  output \drp_addr_reg[10] ;
  output \drp_di_reg[15] ;
  output \drp_di_reg[14] ;
  output \drp_di_reg[13] ;
  output \drp_di_reg[12] ;
  output \drp_di_reg[11] ;
  output \drp_di_reg[10] ;
  output \drp_di_reg[9] ;
  output \drp_di_reg[8] ;
  output \drp_di_reg[7] ;
  output \drp_di_reg[6] ;
  output \drp_di_reg[5] ;
  output \drp_di_reg[4] ;
  output \drp_di_reg[3] ;
  output \drp_di_reg[2] ;
  output \drp_di_reg[1] ;
  output \drp_di_reg[0] ;
  output \data_reg[28]_3 ;
  output \data_reg[28]_4 ;
  output \data_reg[28]_5 ;
  output \data_reg[28]_6 ;
  output \data_reg[28]_7 ;
  output \data_reg[28]_8 ;
  output \data_reg[28]_9 ;
  output \data_reg[28]_10 ;
  output \data_reg[28]_11 ;
  output \data_reg[28]_12 ;
  output \data_reg[28]_13 ;
  output \data_reg[28]_14 ;
  output \data_reg[28]_15 ;
  output \data_reg[28]_16 ;
  output \data_reg[28]_17 ;
  output \data_reg[28]_18 ;
  output \data_reg[27]_0 ;
  output \data_reg[27]_1 ;
  output \data_reg[27]_2 ;
  output \data_reg[27]_3 ;
  output \data_reg[27]_4 ;
  output \data_reg[27]_5 ;
  output \data_reg[27]_6 ;
  output \data_reg[27]_7 ;
  output \data_reg[27]_8 ;
  output \data_reg[27]_9 ;
  output \data_reg[27]_10 ;
  output \data_reg[27]_11 ;
  output \data_reg[27]_12 ;
  output \data_reg[27]_13 ;
  output \data_reg[27]_14 ;
  output \data_reg[27]_15 ;
  output \data_reg[26]_1 ;
  output \data_reg[26]_2 ;
  output \data_reg[26]_3 ;
  output \data_reg[26]_4 ;
  output [3:0]adc0_daddr_mon;
  output \data_reg[27]_16 ;
  output \data_reg[24]_0 ;
  output \FSM_onehot_state_reg[1] ;
  output \data_reg[24]_1 ;
  output [3:0]adc1_daddr_mon;
  output \FSM_onehot_state_reg[1]_0 ;
  output \FSM_onehot_state_reg[1]_1 ;
  output [3:0]adc2_daddr_mon;
  output \data_reg[24]_2 ;
  output [3:0]adc3_daddr_mon;
  output \data_reg[28]_19 ;
  output [0:0]D;
  output \pll_state_machine.drpaddr_status_reg[10] ;
  output \data_reg[25]_0 ;
  output \data_reg[22]_0 ;
  output \data_reg[21]_0 ;
  output \data_reg[18]_0 ;
  output \data_reg[17]_0 ;
  output drp_den_reg;
  output [0:0]E;
  output \data_reg[26]_5 ;
  output \data_reg[26]_6 ;
  output [2:0]dac1_drpaddr_tc;
  output \data_reg[26]_7 ;
  output \data_reg[26]_8 ;
  output adc1_drpen_tc;
  output [3:0]adc0_drpaddr_tc;
  output [1:0]\FSM_sequential_tc_sm_state_reg[2] ;
  output [0:0]\FSM_sequential_tc_sm_state_reg[0] ;
  output adc0_drpen_tc;
  output adc2_drpen_tc;
  output adc3_drpen_tc;
  output [15:0]adc2_drpdi_tc;
  output [3:0]adc3_drpaddr_tc;
  output [15:0]adc3_drpdi_tc;
  output [2:0]dac0_drpaddr_tc;
  output [15:0]dac1_drpdi_tc;
  input \dac0_daddr_mon[0]_INST_0 ;
  input [9:0]Q;
  input \dac0_daddr_mon[0]_INST_0_0 ;
  input [15:0]\dac0_di_mon[15]_INST_0 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input [0:0]adc0_drpaddr_por;
  input \adc0_daddr_mon[10]_INST_0 ;
  input [0:0]adc0_den_mon_INST_0;
  input \drp_drdy_r_reg[0] ;
  input adc0_den_mon_INST_0_0;
  input [0:0]adc0_den_mon_INST_0_1;
  input \rdata_reg[15]_1 ;
  input [0:0]adc1_drpaddr_por;
  input \adc1_daddr_mon[10]_INST_0 ;
  input \rdata_reg[15]_2 ;
  input [0:0]adc1_den_mon_INST_0;
  input adc1_den_mon_INST_0_0;
  input [0:0]adc1_den_mon_INST_0_1;
  input [0:0]adc2_den_mon_INST_0;
  input adc2_den_mon_INST_0_0;
  input [0:0]adc2_den_mon_INST_0_1;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input [0:0]adc2_drpaddr_por;
  input \adc2_daddr_mon[10]_INST_0 ;
  input \rdata_reg[15]_5 ;
  input \rdata_reg[15]_6 ;
  input [0:0]adc3_drpaddr_por;
  input \adc3_daddr_mon[10]_INST_0 ;
  input tile_config_drp_arb_gnt_i;
  input \drp_drdy_r_reg[0]_0 ;
  input [0:0]\dac1_daddr_mon[10]_INST_0 ;
  input status_drp_arb_gnt_i;
  input \dac1_daddr_mon[9]_INST_0 ;
  input \data_index_reg[0] ;
  input [2:0]\data_index_reg[0]_0 ;
  input \FSM_sequential_tc_sm_state_reg[2]_0 ;
  input \FSM_sequential_tc_sm_state_reg[0]_0 ;
  input [5:0]tc_enable;
  input dac1_drprdy_tc;
  input dac0_drprdy_tc;
  input adc3_drprdy_tc;
  input adc2_drprdy_tc;
  input adc1_drprdy_tc;
  input adc0_drprdy_tc;
  input [27:0]\data_reg[28]_20 ;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_sequential_tc_sm_state[2]_i_12_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_13_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_6_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_tc_sm_state_reg[0] ;
  wire \FSM_sequential_tc_sm_state_reg[0]_0 ;
  wire [1:0]\FSM_sequential_tc_sm_state_reg[2] ;
  wire \FSM_sequential_tc_sm_state_reg[2]_0 ;
  wire [9:0]Q;
  wire [3:0]adc0_daddr_mon;
  wire \adc0_daddr_mon[10]_INST_0 ;
  wire [0:0]adc0_den_mon_INST_0;
  wire adc0_den_mon_INST_0_0;
  wire [0:0]adc0_den_mon_INST_0_1;
  wire [0:0]adc0_drpaddr_por;
  wire [3:0]adc0_drpaddr_tc;
  wire adc0_drpen_tc;
  wire adc0_drprdy_tc;
  wire [3:0]adc1_daddr_mon;
  wire \adc1_daddr_mon[10]_INST_0 ;
  wire [0:0]adc1_den_mon_INST_0;
  wire adc1_den_mon_INST_0_0;
  wire [0:0]adc1_den_mon_INST_0_1;
  wire [0:0]adc1_drpaddr_por;
  wire adc1_drpen_tc;
  wire adc1_drprdy_tc;
  wire [3:0]adc2_daddr_mon;
  wire \adc2_daddr_mon[10]_INST_0 ;
  wire \adc2_daddr_mon[6]_INST_0_i_1_n_0 ;
  wire [0:0]adc2_den_mon_INST_0;
  wire adc2_den_mon_INST_0_0;
  wire [0:0]adc2_den_mon_INST_0_1;
  wire [0:0]adc2_drpaddr_por;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drpen_tc;
  wire adc2_drprdy_tc;
  wire [3:0]adc3_daddr_mon;
  wire \adc3_daddr_mon[10]_INST_0 ;
  wire \adc3_daddr_mon[6]_INST_0_i_1_n_0 ;
  wire [0:0]adc3_drpaddr_por;
  wire [3:0]adc3_drpaddr_tc;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drpen_tc;
  wire adc3_drprdy_tc;
  wire \dac0_daddr_mon[0]_INST_0 ;
  wire \dac0_daddr_mon[0]_INST_0_0 ;
  wire [15:0]\dac0_di_mon[15]_INST_0 ;
  wire [2:0]dac0_drpaddr_tc;
  wire dac0_drprdy_tc;
  wire [0:0]\dac1_daddr_mon[10]_INST_0 ;
  wire \dac1_daddr_mon[10]_INST_0_i_2_n_0 ;
  wire \dac1_daddr_mon[9]_INST_0 ;
  wire [2:0]dac1_drpaddr_tc;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drprdy_tc;
  wire \data_index_reg[0] ;
  wire [2:0]\data_index_reg[0]_0 ;
  wire \data_reg[17]_0 ;
  wire \data_reg[18]_0 ;
  wire \data_reg[21]_0 ;
  wire \data_reg[22]_0 ;
  wire \data_reg[24]_0 ;
  wire \data_reg[24]_1 ;
  wire \data_reg[24]_2 ;
  wire \data_reg[25]_0 ;
  wire \data_reg[26]_0 ;
  wire \data_reg[26]_1 ;
  wire \data_reg[26]_2 ;
  wire \data_reg[26]_3 ;
  wire \data_reg[26]_4 ;
  wire \data_reg[26]_5 ;
  wire \data_reg[26]_6 ;
  wire \data_reg[26]_7 ;
  wire \data_reg[26]_8 ;
  wire \data_reg[27]_0 ;
  wire \data_reg[27]_1 ;
  wire \data_reg[27]_10 ;
  wire \data_reg[27]_11 ;
  wire \data_reg[27]_12 ;
  wire \data_reg[27]_13 ;
  wire \data_reg[27]_14 ;
  wire \data_reg[27]_15 ;
  wire \data_reg[27]_16 ;
  wire \data_reg[27]_2 ;
  wire \data_reg[27]_3 ;
  wire \data_reg[27]_4 ;
  wire \data_reg[27]_5 ;
  wire \data_reg[27]_6 ;
  wire \data_reg[27]_7 ;
  wire \data_reg[27]_8 ;
  wire \data_reg[27]_9 ;
  wire [0:0]\data_reg[28]_0 ;
  wire \data_reg[28]_1 ;
  wire \data_reg[28]_10 ;
  wire \data_reg[28]_11 ;
  wire \data_reg[28]_12 ;
  wire \data_reg[28]_13 ;
  wire \data_reg[28]_14 ;
  wire \data_reg[28]_15 ;
  wire \data_reg[28]_16 ;
  wire \data_reg[28]_17 ;
  wire \data_reg[28]_18 ;
  wire \data_reg[28]_19 ;
  wire \data_reg[28]_2 ;
  wire [27:0]\data_reg[28]_20 ;
  wire \data_reg[28]_3 ;
  wire \data_reg[28]_4 ;
  wire \data_reg[28]_5 ;
  wire \data_reg[28]_6 ;
  wire \data_reg[28]_7 ;
  wire \data_reg[28]_8 ;
  wire \data_reg[28]_9 ;
  wire \data_reg_n_0_[0] ;
  wire \data_reg_n_0_[10] ;
  wire \data_reg_n_0_[11] ;
  wire \data_reg_n_0_[12] ;
  wire \data_reg_n_0_[13] ;
  wire \data_reg_n_0_[14] ;
  wire \data_reg_n_0_[15] ;
  wire \data_reg_n_0_[16] ;
  wire \data_reg_n_0_[17] ;
  wire \data_reg_n_0_[18] ;
  wire \data_reg_n_0_[19] ;
  wire \data_reg_n_0_[1] ;
  wire \data_reg_n_0_[20] ;
  wire \data_reg_n_0_[21] ;
  wire \data_reg_n_0_[22] ;
  wire \data_reg_n_0_[25] ;
  wire \data_reg_n_0_[2] ;
  wire \data_reg_n_0_[3] ;
  wire \data_reg_n_0_[4] ;
  wire \data_reg_n_0_[5] ;
  wire \data_reg_n_0_[6] ;
  wire \data_reg_n_0_[7] ;
  wire \data_reg_n_0_[8] ;
  wire \data_reg_n_0_[9] ;
  wire \drp_addr_reg[0] ;
  wire \drp_addr_reg[10] ;
  wire \drp_addr_reg[1] ;
  wire \drp_addr_reg[3] ;
  wire \drp_addr_reg[5] ;
  wire drp_den_reg;
  wire \drp_di_reg[0] ;
  wire \drp_di_reg[10] ;
  wire \drp_di_reg[11] ;
  wire \drp_di_reg[12] ;
  wire \drp_di_reg[13] ;
  wire \drp_di_reg[14] ;
  wire \drp_di_reg[15] ;
  wire \drp_di_reg[1] ;
  wire \drp_di_reg[2] ;
  wire \drp_di_reg[3] ;
  wire \drp_di_reg[4] ;
  wire \drp_di_reg[5] ;
  wire \drp_di_reg[6] ;
  wire \drp_di_reg[7] ;
  wire \drp_di_reg[8] ;
  wire \drp_di_reg[9] ;
  wire \drp_drdy_r_reg[0] ;
  wire \drp_drdy_r_reg[0]_0 ;
  wire p_0_in0;
  wire \pll_state_machine.drpaddr_status_reg[10] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire \rdata_reg[15]_5 ;
  wire \rdata_reg[15]_6 ;
  wire s_axi_aclk;
  wire status_drp_arb_gnt_i;
  wire [5:0]tc_enable;
  wire tile_config_drp_arb_gnt_i;
  wire [1:0]tile_index;

  LUT5 #(
    .INIT(32'h57AA57BB)) 
    \FSM_sequential_tc_sm_state[1]_i_1 
       (.I0(\data_index_reg[0]_0 [0]),
        .I1(\data_index_reg[0]_0 [2]),
        .I2(\FSM_sequential_tc_sm_state[2]_i_9_n_0 ),
        .I3(\data_index_reg[0]_0 [1]),
        .I4(\FSM_sequential_tc_sm_state_reg[2]_0 ),
        .O(\FSM_sequential_tc_sm_state_reg[2] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_tc_sm_state[2]_i_12 
       (.I0(adc3_drprdy_tc),
        .I1(adc2_drprdy_tc),
        .I2(tile_index[1]),
        .I3(adc1_drprdy_tc),
        .I4(tile_index[0]),
        .I5(adc0_drprdy_tc),
        .O(\FSM_sequential_tc_sm_state[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_tc_sm_state[2]_i_13 
       (.I0(tc_enable[3]),
        .I1(tc_enable[2]),
        .I2(tile_index[1]),
        .I3(tc_enable[1]),
        .I4(tile_index[0]),
        .I5(tc_enable[0]),
        .O(\FSM_sequential_tc_sm_state[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h5757F757)) 
    \FSM_sequential_tc_sm_state[2]_i_2 
       (.I0(\data_index_reg[0]_0 [0]),
        .I1(\FSM_sequential_tc_sm_state_reg[0]_0 ),
        .I2(\data_index_reg[0]_0 [2]),
        .I3(\FSM_sequential_tc_sm_state[2]_i_6_n_0 ),
        .I4(\data_index_reg[0]_0 [1]),
        .O(\FSM_sequential_tc_sm_state_reg[0] ));
  LUT6 #(
    .INIT(64'h5A5A2A2F1A1A2A2F)) 
    \FSM_sequential_tc_sm_state[2]_i_3 
       (.I0(\data_index_reg[0]_0 [2]),
        .I1(\data_index_reg[0] ),
        .I2(\data_index_reg[0]_0 [0]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 ),
        .I4(\data_index_reg[0]_0 [1]),
        .I5(\FSM_sequential_tc_sm_state[2]_i_9_n_0 ),
        .O(\FSM_sequential_tc_sm_state_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFACAFAFA3A0A0A0A)) 
    \FSM_sequential_tc_sm_state[2]_i_6 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_12_n_0 ),
        .I1(tile_index[1]),
        .I2(\data_reg[28]_0 ),
        .I3(dac1_drprdy_tc),
        .I4(tile_index[0]),
        .I5(dac0_drprdy_tc),
        .O(\FSM_sequential_tc_sm_state[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \FSM_sequential_tc_sm_state[2]_i_9 
       (.I0(tc_enable[5]),
        .I1(tile_index[0]),
        .I2(tc_enable[4]),
        .I3(\data_reg[28]_0 ),
        .I4(\FSM_sequential_tc_sm_state[2]_i_13_n_0 ),
        .O(\FSM_sequential_tc_sm_state[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_daddr_mon[0]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(\data_reg_n_0_[16] ),
        .I3(tile_index[0]),
        .O(adc0_drpaddr_tc[0]));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \adc0_daddr_mon[10]_INST_0_i_1 
       (.I0(\data_reg[27]_16 ),
        .I1(p_0_in0),
        .I2(tile_index[0]),
        .I3(\rdata_reg[15] ),
        .I4(adc0_drpaddr_por),
        .I5(\adc0_daddr_mon[10]_INST_0 ),
        .O(\data_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \adc0_daddr_mon[1]_INST_0 
       (.I0(\data_reg[27]_16 ),
        .I1(\data_reg_n_0_[17] ),
        .I2(tile_index[0]),
        .I3(\rdata_reg[15] ),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_0 ),
        .O(adc0_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_daddr_mon[2]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(\data_reg_n_0_[18] ),
        .I3(tile_index[0]),
        .O(adc0_drpaddr_tc[1]));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \adc0_daddr_mon[3]_INST_0 
       (.I0(\data_reg[27]_16 ),
        .I1(\data_reg_n_0_[19] ),
        .I2(tile_index[0]),
        .I3(\rdata_reg[15] ),
        .I4(Q[3]),
        .I5(\rdata_reg[15]_0 ),
        .O(adc0_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \adc0_daddr_mon[4]_INST_0 
       (.I0(\data_reg[27]_16 ),
        .I1(\data_reg_n_0_[20] ),
        .I2(tile_index[0]),
        .I3(\rdata_reg[15] ),
        .I4(Q[4]),
        .I5(\rdata_reg[15]_0 ),
        .O(adc0_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_daddr_mon[5]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(\data_reg_n_0_[21] ),
        .I3(tile_index[0]),
        .O(adc0_drpaddr_tc[2]));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \adc0_daddr_mon[6]_INST_0 
       (.I0(\data_reg[27]_16 ),
        .I1(\data_reg_n_0_[22] ),
        .I2(tile_index[0]),
        .I3(\rdata_reg[15] ),
        .I4(Q[6]),
        .I5(\rdata_reg[15]_0 ),
        .O(adc0_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \adc0_daddr_mon[6]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg[28]_0 ),
        .O(\data_reg[27]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_daddr_mon[9]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(\data_reg_n_0_[25] ),
        .I3(tile_index[0]),
        .O(adc0_drpaddr_tc[3]));
  LUT6 #(
    .INIT(64'hAAAA000000300000)) 
    adc0_den_mon_INST_0_i_1
       (.I0(adc0_den_mon_INST_0),
        .I1(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I2(\drp_drdy_r_reg[0] ),
        .I3(tile_index[1]),
        .I4(adc0_den_mon_INST_0_0),
        .I5(adc0_den_mon_INST_0_1),
        .O(\FSM_onehot_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[0]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[0] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[10]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[10] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[11]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[11] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[12]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[12] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[13]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[13] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[14]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[14] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[15]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[15] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[1]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[1] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[2]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[2] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[3]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[3] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[4]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[4] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[5]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[5] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[6]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[6] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[7]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[7] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[8]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[8] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \adc0_di_mon[9]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[9] ),
        .I3(\data_reg[28]_0 ),
        .O(\data_reg[27]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    adc0_dwe_mon_INST_0_i_2
       (.I0(tile_index[0]),
        .I1(\data_reg[28]_0 ),
        .I2(\drp_drdy_r_reg[0] ),
        .I3(tile_index[1]),
        .O(adc0_drpen_tc));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc1_daddr_mon[0]_INST_0_i_1 
       (.I0(tile_index[0]),
        .I1(\data_reg_n_0_[16] ),
        .O(\data_reg[26]_8 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \adc1_daddr_mon[10]_INST_0_i_1 
       (.I0(\data_reg[27]_16 ),
        .I1(p_0_in0),
        .I2(tile_index[0]),
        .I3(\rdata_reg[15]_1 ),
        .I4(adc1_drpaddr_por),
        .I5(\adc1_daddr_mon[10]_INST_0 ),
        .O(\data_reg[24]_1 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \adc1_daddr_mon[1]_INST_0 
       (.I0(\data_reg[27]_16 ),
        .I1(\data_reg_n_0_[17] ),
        .I2(tile_index[0]),
        .I3(\rdata_reg[15]_1 ),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_2 ),
        .O(adc1_daddr_mon[0]));
  LUT2 #(
    .INIT(4'h7)) 
    \adc1_daddr_mon[2]_INST_0_i_1 
       (.I0(tile_index[0]),
        .I1(\data_reg_n_0_[18] ),
        .O(\data_reg[26]_7 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \adc1_daddr_mon[3]_INST_0 
       (.I0(\data_reg[27]_16 ),
        .I1(\data_reg_n_0_[19] ),
        .I2(tile_index[0]),
        .I3(\rdata_reg[15]_1 ),
        .I4(Q[3]),
        .I5(\rdata_reg[15]_2 ),
        .O(adc1_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \adc1_daddr_mon[4]_INST_0 
       (.I0(\data_reg[27]_16 ),
        .I1(\data_reg_n_0_[20] ),
        .I2(tile_index[0]),
        .I3(\rdata_reg[15]_1 ),
        .I4(Q[4]),
        .I5(\rdata_reg[15]_2 ),
        .O(adc1_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc1_daddr_mon[5]_INST_0_i_1 
       (.I0(tile_index[0]),
        .I1(\data_reg_n_0_[21] ),
        .O(\data_reg[26]_6 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \adc1_daddr_mon[6]_INST_0 
       (.I0(\data_reg[27]_16 ),
        .I1(\data_reg_n_0_[22] ),
        .I2(tile_index[0]),
        .I3(\rdata_reg[15]_1 ),
        .I4(Q[6]),
        .I5(\rdata_reg[15]_2 ),
        .O(adc1_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc1_daddr_mon[9]_INST_0_i_3 
       (.I0(tile_index[0]),
        .I1(\data_reg_n_0_[25] ),
        .O(\data_reg[26]_5 ));
  LUT6 #(
    .INIT(64'hAAAA0000C0000000)) 
    adc1_den_mon_INST_0_i_1
       (.I0(adc1_den_mon_INST_0),
        .I1(\data_reg[27]_16 ),
        .I2(tile_index[0]),
        .I3(\drp_drdy_r_reg[0] ),
        .I4(adc1_den_mon_INST_0_0),
        .I5(adc1_den_mon_INST_0_1),
        .O(\FSM_onehot_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[0]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[0] ),
        .O(\data_reg[28]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[10]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[10] ),
        .O(\data_reg[28]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[11]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[11] ),
        .O(\data_reg[28]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[12]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[12] ),
        .O(\data_reg[28]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[13]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[13] ),
        .O(\data_reg[28]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[14]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[14] ),
        .O(\data_reg[28]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[15]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[15] ),
        .O(\data_reg[28]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[1]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[1] ),
        .O(\data_reg[28]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[2]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[2] ),
        .O(\data_reg[28]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[3]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[3] ),
        .O(\data_reg[28]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[4]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[4] ),
        .O(\data_reg[28]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[5]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[5] ),
        .O(\data_reg[28]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[6]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[6] ),
        .O(\data_reg[28]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[7]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[7] ),
        .O(\data_reg[28]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[8]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[8] ),
        .O(\data_reg[28]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_di_mon[9]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\data_reg_n_0_[9] ),
        .O(\data_reg[28]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    adc1_dwe_mon_INST_0_i_2
       (.I0(tile_index[1]),
        .I1(\data_reg[28]_0 ),
        .I2(tile_index[0]),
        .I3(\drp_drdy_r_reg[0] ),
        .O(adc1_drpen_tc));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc2_daddr_mon[0]_INST_0_i_1 
       (.I0(tile_index[0]),
        .I1(\data_reg[28]_0 ),
        .I2(\data_reg_n_0_[16] ),
        .I3(tile_index[1]),
        .O(\data_reg[26]_1 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \adc2_daddr_mon[10]_INST_0_i_1 
       (.I0(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I1(p_0_in0),
        .I2(tile_index[1]),
        .I3(\rdata_reg[15]_3 ),
        .I4(adc2_drpaddr_por),
        .I5(\adc2_daddr_mon[10]_INST_0 ),
        .O(\data_reg[24]_2 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \adc2_daddr_mon[1]_INST_0 
       (.I0(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I1(\data_reg_n_0_[17] ),
        .I2(tile_index[1]),
        .I3(\rdata_reg[15]_3 ),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_4 ),
        .O(adc2_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc2_daddr_mon[2]_INST_0_i_1 
       (.I0(tile_index[0]),
        .I1(\data_reg[28]_0 ),
        .I2(\data_reg_n_0_[18] ),
        .I3(tile_index[1]),
        .O(\data_reg[26]_2 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \adc2_daddr_mon[3]_INST_0 
       (.I0(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I1(\data_reg_n_0_[19] ),
        .I2(tile_index[1]),
        .I3(\rdata_reg[15]_3 ),
        .I4(Q[3]),
        .I5(\rdata_reg[15]_4 ),
        .O(adc2_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \adc2_daddr_mon[4]_INST_0 
       (.I0(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I1(\data_reg_n_0_[20] ),
        .I2(tile_index[1]),
        .I3(\rdata_reg[15]_3 ),
        .I4(Q[4]),
        .I5(\rdata_reg[15]_4 ),
        .O(adc2_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc2_daddr_mon[5]_INST_0_i_1 
       (.I0(tile_index[0]),
        .I1(\data_reg[28]_0 ),
        .I2(\data_reg_n_0_[21] ),
        .I3(tile_index[1]),
        .O(\data_reg[26]_3 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \adc2_daddr_mon[6]_INST_0 
       (.I0(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I1(\data_reg_n_0_[22] ),
        .I2(tile_index[1]),
        .I3(\rdata_reg[15]_3 ),
        .I4(Q[6]),
        .I5(\rdata_reg[15]_4 ),
        .O(adc2_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \adc2_daddr_mon[6]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .O(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc2_daddr_mon[9]_INST_0_i_1 
       (.I0(tile_index[0]),
        .I1(\data_reg[28]_0 ),
        .I2(\data_reg_n_0_[25] ),
        .I3(tile_index[1]),
        .O(\data_reg[26]_4 ));
  LUT6 #(
    .INIT(64'hAAAA000030000000)) 
    adc2_den_mon_INST_0_i_1
       (.I0(adc2_den_mon_INST_0),
        .I1(\adc2_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I2(tile_index[1]),
        .I3(\drp_drdy_r_reg[0] ),
        .I4(adc2_den_mon_INST_0_0),
        .I5(adc2_den_mon_INST_0_1),
        .O(\FSM_onehot_state_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[0]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[0] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[10]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[10] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[11]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[11] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[12]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[12] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[13]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[13] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[14]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[14] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[15]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[15] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[1]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[1] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[2]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[2] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[3]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[3] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[4]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[4] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[5]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[5] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[6]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[6] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[7]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[7] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[8]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[8] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \adc2_di_mon[9]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg_n_0_[9] ),
        .I2(tile_index[0]),
        .I3(\data_reg[28]_0 ),
        .O(adc2_drpdi_tc[9]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    adc2_dwe_mon_INST_0_i_2
       (.I0(tile_index[0]),
        .I1(\data_reg[28]_0 ),
        .I2(tile_index[1]),
        .I3(\drp_drdy_r_reg[0] ),
        .O(adc2_drpen_tc));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \adc3_daddr_mon[0]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(\data_reg_n_0_[16] ),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .O(adc3_drpaddr_tc[0]));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \adc3_daddr_mon[10]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(p_0_in0),
        .I2(\adc3_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I3(\rdata_reg[15]_5 ),
        .I4(adc3_drpaddr_por),
        .I5(\adc3_daddr_mon[10]_INST_0 ),
        .O(\data_reg[28]_19 ));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \adc3_daddr_mon[1]_INST_0 
       (.I0(\data_reg[28]_0 ),
        .I1(\data_reg_n_0_[17] ),
        .I2(\adc3_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I3(\rdata_reg[15]_5 ),
        .I4(Q[1]),
        .I5(\rdata_reg[15]_6 ),
        .O(adc3_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \adc3_daddr_mon[2]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(\data_reg_n_0_[18] ),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .O(adc3_drpaddr_tc[1]));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \adc3_daddr_mon[3]_INST_0 
       (.I0(\data_reg[28]_0 ),
        .I1(\data_reg_n_0_[19] ),
        .I2(\adc3_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I3(\rdata_reg[15]_5 ),
        .I4(Q[3]),
        .I5(\rdata_reg[15]_6 ),
        .O(adc3_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \adc3_daddr_mon[4]_INST_0 
       (.I0(\data_reg[28]_0 ),
        .I1(\data_reg_n_0_[20] ),
        .I2(\adc3_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I3(\rdata_reg[15]_5 ),
        .I4(Q[4]),
        .I5(\rdata_reg[15]_6 ),
        .O(adc3_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \adc3_daddr_mon[5]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(\data_reg_n_0_[21] ),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .O(adc3_drpaddr_tc[2]));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \adc3_daddr_mon[6]_INST_0 
       (.I0(\data_reg[28]_0 ),
        .I1(\data_reg_n_0_[22] ),
        .I2(\adc3_daddr_mon[6]_INST_0_i_1_n_0 ),
        .I3(\rdata_reg[15]_5 ),
        .I4(Q[6]),
        .I5(\rdata_reg[15]_6 ),
        .O(adc3_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc3_daddr_mon[6]_INST_0_i_1 
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .O(\adc3_daddr_mon[6]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \adc3_daddr_mon[9]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(\data_reg_n_0_[25] ),
        .I2(tile_index[1]),
        .I3(tile_index[0]),
        .O(adc3_drpaddr_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    adc3_den_mon_INST_0_i_1
       (.I0(\drp_drdy_r_reg[0] ),
        .I1(\data_reg[28]_0 ),
        .I2(tile_index[0]),
        .I3(tile_index[1]),
        .O(adc3_drpen_tc));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[0]_INST_0_i_1 
       (.I0(\data_reg_n_0_[0] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[10]_INST_0_i_1 
       (.I0(\data_reg_n_0_[10] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[11]_INST_0_i_1 
       (.I0(\data_reg_n_0_[11] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[12]_INST_0_i_1 
       (.I0(\data_reg_n_0_[12] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[13]_INST_0_i_1 
       (.I0(\data_reg_n_0_[13] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[14]_INST_0_i_1 
       (.I0(\data_reg_n_0_[14] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[15]_INST_0_i_1 
       (.I0(\data_reg_n_0_[15] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[1]_INST_0_i_1 
       (.I0(\data_reg_n_0_[1] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[2]_INST_0_i_1 
       (.I0(\data_reg_n_0_[2] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[3]_INST_0_i_1 
       (.I0(\data_reg_n_0_[3] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[4]_INST_0_i_1 
       (.I0(\data_reg_n_0_[4] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[5]_INST_0_i_1 
       (.I0(\data_reg_n_0_[5] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[6]_INST_0_i_1 
       (.I0(\data_reg_n_0_[6] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[7]_INST_0_i_1 
       (.I0(\data_reg_n_0_[7] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[8]_INST_0_i_1 
       (.I0(\data_reg_n_0_[8] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \adc3_di_mon[9]_INST_0_i_1 
       (.I0(\data_reg_n_0_[9] ),
        .I1(tile_index[0]),
        .I2(tile_index[1]),
        .I3(\data_reg[28]_0 ),
        .O(adc3_drpdi_tc[9]));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_daddr_mon[0]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(Q[0]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg[28]_0 ),
        .I5(\data_reg_n_0_[16] ),
        .O(\drp_addr_reg[0] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_daddr_mon[10]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(Q[9]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg[28]_0 ),
        .I5(p_0_in0),
        .O(\drp_addr_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dac0_daddr_mon[10]_INST_0_i_4 
       (.I0(tile_index[0]),
        .I1(tile_index[1]),
        .O(\data_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_daddr_mon[1]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(Q[1]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg[28]_0 ),
        .I5(\data_reg_n_0_[17] ),
        .O(\drp_addr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \dac0_daddr_mon[2]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg[28]_0 ),
        .I3(\data_reg_n_0_[18] ),
        .O(dac0_drpaddr_tc[0]));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_daddr_mon[3]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(Q[3]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg[28]_0 ),
        .I5(\data_reg_n_0_[19] ),
        .O(\drp_addr_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \dac0_daddr_mon[4]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg[28]_0 ),
        .I3(\data_reg_n_0_[20] ),
        .O(dac0_drpaddr_tc[1]));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_daddr_mon[5]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(Q[5]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg[28]_0 ),
        .I5(\data_reg_n_0_[21] ),
        .O(\drp_addr_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \dac0_daddr_mon[6]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(tile_index[0]),
        .I2(\data_reg[28]_0 ),
        .I3(\data_reg_n_0_[22] ),
        .O(dac0_drpaddr_tc[2]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \dac0_daddr_mon[8]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0_0 ),
        .I1(\data_reg[26]_0 ),
        .I2(\data_reg[28]_0 ),
        .I3(p_0_in0),
        .I4(\dac0_daddr_mon[0]_INST_0 ),
        .I5(Q[7]),
        .O(\data_reg[28]_2 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \dac0_daddr_mon[9]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0_0 ),
        .I1(\data_reg[26]_0 ),
        .I2(\data_reg[28]_0 ),
        .I3(\data_reg_n_0_[25] ),
        .I4(\dac0_daddr_mon[0]_INST_0 ),
        .I5(Q[8]),
        .O(\data_reg[28]_1 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[0]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [0]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[0] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[0] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[10]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [10]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[10] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[10] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[11]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [11]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[11] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[11] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[12]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [12]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[12] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[12] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[13]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [13]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[13] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[13] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[14]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [14]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[14] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[14] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[15]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [15]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[15] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[15] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[1]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [1]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[1] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[1] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[2]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [2]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[2] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[2] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[3]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [3]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[3] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[3] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[4]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [4]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[4] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[4] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[5]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [5]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[5] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[5] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[6]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [6]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[6] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[6] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[7]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [7]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[7] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[7] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[8]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [8]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[8] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[8] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \dac0_di_mon[9]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[0]_INST_0 ),
        .I1(\dac0_di_mon[15]_INST_0 [9]),
        .I2(\dac0_daddr_mon[0]_INST_0_0 ),
        .I3(\data_reg[26]_0 ),
        .I4(\data_reg_n_0_[9] ),
        .I5(\data_reg[28]_0 ),
        .O(\drp_di_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dac1_daddr_mon[0]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg[28]_0 ),
        .I2(\data_reg_n_0_[16] ),
        .I3(tile_index[0]),
        .O(dac1_drpaddr_tc[0]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \dac1_daddr_mon[10]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0 ),
        .I1(status_drp_arb_gnt_i),
        .I2(\dac1_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I3(p_0_in0),
        .I4(tile_index[0]),
        .I5(tile_config_drp_arb_gnt_i),
        .O(\pll_state_machine.drpaddr_status_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac1_daddr_mon[10]_INST_0_i_2 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .O(\dac1_daddr_mon[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac1_daddr_mon[1]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[17] ),
        .I2(tile_index[0]),
        .I3(tile_config_drp_arb_gnt_i),
        .I4(Q[1]),
        .I5(\dac1_daddr_mon[9]_INST_0 ),
        .O(\data_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac1_daddr_mon[2]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[18] ),
        .I2(tile_index[0]),
        .I3(tile_config_drp_arb_gnt_i),
        .I4(Q[2]),
        .I5(\dac1_daddr_mon[9]_INST_0 ),
        .O(\data_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dac1_daddr_mon[3]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg[28]_0 ),
        .I2(\data_reg_n_0_[19] ),
        .I3(tile_index[0]),
        .O(dac1_drpaddr_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dac1_daddr_mon[4]_INST_0_i_1 
       (.I0(tile_index[1]),
        .I1(\data_reg[28]_0 ),
        .I2(\data_reg_n_0_[20] ),
        .I3(tile_index[0]),
        .O(dac1_drpaddr_tc[2]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac1_daddr_mon[5]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[21] ),
        .I2(tile_index[0]),
        .I3(tile_config_drp_arb_gnt_i),
        .I4(Q[5]),
        .I5(\dac1_daddr_mon[9]_INST_0 ),
        .O(\data_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac1_daddr_mon[6]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[22] ),
        .I2(tile_index[0]),
        .I3(tile_config_drp_arb_gnt_i),
        .I4(Q[6]),
        .I5(\dac1_daddr_mon[9]_INST_0 ),
        .O(\data_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \dac1_daddr_mon[9]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[10]_INST_0_i_2_n_0 ),
        .I1(\data_reg_n_0_[25] ),
        .I2(tile_index[0]),
        .I3(tile_config_drp_arb_gnt_i),
        .I4(Q[8]),
        .I5(\dac1_daddr_mon[9]_INST_0 ),
        .O(\data_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    dac1_den_mon_INST_0_i_2
       (.I0(tile_config_drp_arb_gnt_i),
        .I1(\drp_drdy_r_reg[0] ),
        .I2(tile_index[0]),
        .I3(tile_index[1]),
        .I4(\data_reg[28]_0 ),
        .O(drp_den_reg));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[0]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[0] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[0]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[10]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[10] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[10]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[11]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[11] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[11]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[12]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[12] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[12]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[13]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[13] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[13]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[14]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[14] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[14]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[15]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[15] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[15]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[1]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[1] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[2]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[2] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[2]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[3]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[3] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[3]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[4]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[4] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[4]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[5]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[5] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[5]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[6]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[6] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[6]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[7]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[7] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[7]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[8]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[8] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[8]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dac1_di_mon[9]_INST_0_i_1 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[0]),
        .I2(\data_reg_n_0_[9] ),
        .I3(tile_index[1]),
        .O(dac1_drpdi_tc[9]));
  LUT6 #(
    .INIT(64'h00FF4400C00000FF)) 
    \data_index[5]_i_1 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_9_n_0 ),
        .I1(\data_index_reg[0] ),
        .I2(\FSM_sequential_tc_sm_state[2]_i_6_n_0 ),
        .I3(\data_index_reg[0]_0 [0]),
        .I4(\data_index_reg[0]_0 [2]),
        .I5(\data_index_reg[0]_0 [1]),
        .O(E));
  FDRE \data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [0]),
        .Q(\data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [10]),
        .Q(\data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [11]),
        .Q(\data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [12]),
        .Q(\data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [13]),
        .Q(\data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [14]),
        .Q(\data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [15]),
        .Q(\data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [16]),
        .Q(\data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [17]),
        .Q(\data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [18]),
        .Q(\data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [19]),
        .Q(\data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [1]),
        .Q(\data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [20]),
        .Q(\data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [21]),
        .Q(\data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [22]),
        .Q(\data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [23]),
        .Q(p_0_in0),
        .R(1'b0));
  FDRE \data_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [24]),
        .Q(\data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [25]),
        .Q(tile_index[0]),
        .R(1'b0));
  FDRE \data_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [26]),
        .Q(tile_index[1]),
        .R(1'b0));
  FDRE \data_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [27]),
        .Q(\data_reg[28]_0 ),
        .R(1'b0));
  FDRE \data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [2]),
        .Q(\data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [3]),
        .Q(\data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [4]),
        .Q(\data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [5]),
        .Q(\data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [6]),
        .Q(\data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [7]),
        .Q(\data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [8]),
        .Q(\data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[28]_20 [9]),
        .Q(\data_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \drp_drdy_r[0]_i_1__4 
       (.I0(\data_reg[28]_0 ),
        .I1(tile_index[1]),
        .I2(tile_index[0]),
        .I3(\drp_drdy_r_reg[0] ),
        .I4(tile_config_drp_arb_gnt_i),
        .I5(\drp_drdy_r_reg[0]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter
   (user_drp_drdy_reg_0,
    adc0_drprdy_tc,
    adc0_por_gnt,
    adc0_drprdy_por,
    access_type_reg,
    Q,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    user_drp_drdy_reg_1,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    adc0_daddr_mon,
    adc0_di_mon,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    tile_config_drp_arb_gnt_reg_0,
    E,
    adc0_reset_i,
    s_axi_aclk,
    drp_RdAck_r_reg,
    \FSM_onehot_state_reg[2] ,
    drp_RdAck_r_reg_0,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    adc0_drpwe_por,
    adc0_drp_we,
    adc0_drpen_tc,
    dummy_read_req_reg_0,
    dummy_read_req_reg_1,
    bank10_write,
    tc_req_adc0,
    adc0_dreq_mon,
    adc0_por_req,
    adc0_drpaddr_por,
    \rdata_reg[15] ,
    adc0_drpaddr_tc,
    \rdata_reg[15]_0 ,
    \drp_drdy_r_reg[0]_0 ,
    adc0_drpen_por,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    \rdata_reg[15]_5 ,
    \rdata_reg[15]_6 ,
    \rdata_reg[15]_7 ,
    \rdata_reg[15]_8 ,
    \rdata_reg[15]_9 ,
    \rdata_reg[15]_10 ,
    \rdata_reg[15]_11 ,
    \rdata_reg[15]_12 ,
    \rdata_reg[15]_13 ,
    \rdata_reg[15]_14 ,
    \rdata_reg[15]_15 ,
    \rdata_reg[15]_16 ,
    \rdata_reg[15]_17 ,
    \rdata_reg[15]_18 ,
    user_drp_drdy_reg_2,
    user_drp_drdy_reg_3,
    dummy_read_gnt_held_reg_0,
    tc_enable,
    tile_config_drp_arb_gnt,
    \FSM_sequential_tc_sm_state[2]_i_5 ,
    \rdata_reg[0] );
  output user_drp_drdy_reg_0;
  output adc0_drprdy_tc;
  output adc0_por_gnt;
  output adc0_drprdy_por;
  output access_type_reg;
  output [0:0]Q;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output user_drp_drdy_reg_1;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[1]_0 ;
  output [6:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output \FSM_sequential_fsm_cs_reg[2]_2 ;
  output \FSM_sequential_fsm_cs_reg[2]_3 ;
  output tile_config_drp_arb_gnt_reg_0;
  output [0:0]E;
  input adc0_reset_i;
  input s_axi_aclk;
  input drp_RdAck_r_reg;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input drp_RdAck_r_reg_0;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input adc0_drpwe_por;
  input adc0_drp_we;
  input adc0_drpen_tc;
  input dummy_read_req_reg_0;
  input dummy_read_req_reg_1;
  input bank10_write;
  input tc_req_adc0;
  input adc0_dreq_mon;
  input adc0_por_req;
  input [0:0]adc0_drpaddr_por;
  input [6:0]\rdata_reg[15] ;
  input [3:0]adc0_drpaddr_tc;
  input \rdata_reg[15]_0 ;
  input \drp_drdy_r_reg[0]_0 ;
  input adc0_drpen_por;
  input [15:0]\rdata_reg[15]_1 ;
  input [15:0]\rdata_reg[15]_2 ;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input \rdata_reg[15]_5 ;
  input \rdata_reg[15]_6 ;
  input \rdata_reg[15]_7 ;
  input \rdata_reg[15]_8 ;
  input \rdata_reg[15]_9 ;
  input \rdata_reg[15]_10 ;
  input \rdata_reg[15]_11 ;
  input \rdata_reg[15]_12 ;
  input \rdata_reg[15]_13 ;
  input \rdata_reg[15]_14 ;
  input \rdata_reg[15]_15 ;
  input \rdata_reg[15]_16 ;
  input \rdata_reg[15]_17 ;
  input \rdata_reg[15]_18 ;
  input [0:0]user_drp_drdy_reg_2;
  input user_drp_drdy_reg_3;
  input dummy_read_gnt_held_reg_0;
  input [2:0]tc_enable;
  input tile_config_drp_arb_gnt;
  input \FSM_sequential_tc_sm_state[2]_i_5 ;
  input [0:0]\rdata_reg[0] ;

  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_fsm_cs_reg[2]_2 ;
  wire \FSM_sequential_fsm_cs_reg[2]_3 ;
  wire \FSM_sequential_tc_sm_state[2]_i_5 ;
  wire [0:0]Q;
  wire access_type_reg;
  wire [6:0]adc0_daddr_mon;
  wire [15:0]adc0_di_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_we;
  wire [0:0]adc0_drpaddr_por;
  wire [3:0]adc0_drpaddr_tc;
  wire adc0_drpen_por;
  wire adc0_drpen_tc;
  wire adc0_drprdy_por;
  wire adc0_drprdy_tc;
  wire adc0_drpwe_por;
  wire adc0_por_gnt;
  wire adc0_por_req;
  wire adc0_reset_i;
  wire bank10_write;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire [3:0]drp_drdy_r;
  wire \drp_drdy_r_reg[0]_0 ;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1_n_0;
  wire dummy_read_gnt_held_i_2_n_0;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1_n_0;
  wire dummy_read_req_i_2_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [1:0]fsm_cs;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1_n_0;
  wire por_drp_drdy_i_2_n_0;
  wire [0:0]\rdata_reg[0] ;
  wire [6:0]\rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire [15:0]\rdata_reg[15]_1 ;
  wire \rdata_reg[15]_10 ;
  wire \rdata_reg[15]_11 ;
  wire \rdata_reg[15]_12 ;
  wire \rdata_reg[15]_13 ;
  wire \rdata_reg[15]_14 ;
  wire \rdata_reg[15]_15 ;
  wire \rdata_reg[15]_16 ;
  wire \rdata_reg[15]_17 ;
  wire \rdata_reg[15]_18 ;
  wire [15:0]\rdata_reg[15]_2 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire \rdata_reg[15]_5 ;
  wire \rdata_reg[15]_6 ;
  wire \rdata_reg[15]_7 ;
  wire \rdata_reg[15]_8 ;
  wire \rdata_reg[15]_9 ;
  wire s_axi_aclk;
  wire [2:0]tc_enable;
  wire tc_gnt_adc0;
  wire tc_req_adc0;
  wire tile_config_drp_arb_gnt;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_reg_0;
  wire tile_config_drp_drdy_i_1_n_0;
  wire user_drp_drdy_i_1_n_0;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire [0:0]user_drp_drdy_reg_2;
  wire user_drp_drdy_reg_3;
  wire write_access;
  wire write_access_i_1_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__1 
       (.I0(Q),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1 
       (.I0(Q),
        .I1(fsm_cs[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000BAAA3020)) 
    \FSM_sequential_fsm_cs[1]_i_1 
       (.I0(tc_req_adc0),
        .I1(dummy_read_req),
        .I2(\FSM_sequential_fsm_cs[1]_i_2_n_0 ),
        .I3(adc0_dreq_mon),
        .I4(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I5(Q),
        .O(\FSM_sequential_fsm_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0F01)) 
    \FSM_sequential_fsm_cs[1]_i_2 
       (.I0(adc0_por_req),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(tc_req_adc0),
        .O(\FSM_sequential_fsm_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2_n_0 ),
        .I1(adc0_por_req),
        .I2(adc0_dreq_mon),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .I5(Q),
        .O(\FSM_sequential_fsm_cs[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2 
       (.I0(dummy_read_req),
        .I1(tc_req_adc0),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1_n_0 ),
        .Q(fsm_cs[0]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1_n_0 ),
        .Q(fsm_cs[1]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1_n_0 ),
        .Q(Q),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_tc_sm_state[2]_i_11 
       (.I0(tc_gnt_adc0),
        .I1(tc_enable[0]),
        .I2(tc_enable[2]),
        .I3(tile_config_drp_arb_gnt),
        .I4(tc_enable[1]),
        .I5(\FSM_sequential_tc_sm_state[2]_i_5 ),
        .O(tile_config_drp_arb_gnt_reg_0));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_daddr_mon[0]_INST_0 
       (.I0(adc0_drpaddr_por),
        .I1(\rdata_reg[15] [0]),
        .I2(adc0_drpaddr_tc[0]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc0_daddr_mon[10]_INST_0 
       (.I0(\rdata_reg[15] [6]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .I3(fsm_cs[1]),
        .I4(\rdata_reg[15]_0 ),
        .O(adc0_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \adc0_daddr_mon[10]_INST_0_i_2 
       (.I0(Q),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_daddr_mon[2]_INST_0 
       (.I0(adc0_drpaddr_por),
        .I1(\rdata_reg[15] [1]),
        .I2(adc0_drpaddr_tc[1]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_daddr_mon[5]_INST_0 
       (.I0(adc0_drpaddr_por),
        .I1(\rdata_reg[15] [2]),
        .I2(adc0_drpaddr_tc[2]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \adc0_daddr_mon[6]_INST_0_i_2 
       (.I0(Q),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \adc0_daddr_mon[6]_INST_0_i_3 
       (.I0(fsm_cs[0]),
        .I1(Q),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc0_daddr_mon[7]_INST_0 
       (.I0(fsm_cs[1]),
        .I1(Q),
        .I2(fsm_cs[0]),
        .I3(\rdata_reg[15] [3]),
        .O(adc0_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc0_daddr_mon[8]_INST_0 
       (.I0(\rdata_reg[15] [4]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .I3(fsm_cs[1]),
        .I4(\rdata_reg[15]_0 ),
        .O(adc0_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_daddr_mon[9]_INST_0 
       (.I0(adc0_drpaddr_por),
        .I1(\rdata_reg[15] [5]),
        .I2(adc0_drpaddr_tc[3]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_daddr_mon[5]));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    adc0_den_mon_INST_0
       (.I0(\drp_drdy_r_reg[0]_0 ),
        .I1(Q),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(adc0_drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    adc0_den_mon_INST_0_i_2
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc0_dgnt_mon_INST_0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_1 [0]),
        .I1(\rdata_reg[15]_2 [0]),
        .I2(\rdata_reg[15]_3 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[0]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[10]_INST_0 
       (.I0(\rdata_reg[15]_1 [10]),
        .I1(\rdata_reg[15]_2 [10]),
        .I2(\rdata_reg[15]_13 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[10]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[11]_INST_0 
       (.I0(\rdata_reg[15]_1 [11]),
        .I1(\rdata_reg[15]_2 [11]),
        .I2(\rdata_reg[15]_14 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[11]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[12]_INST_0 
       (.I0(\rdata_reg[15]_1 [12]),
        .I1(\rdata_reg[15]_2 [12]),
        .I2(\rdata_reg[15]_15 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[12]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_1 [13]),
        .I1(\rdata_reg[15]_2 [13]),
        .I2(\rdata_reg[15]_16 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[13]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[14]_INST_0 
       (.I0(\rdata_reg[15]_1 [14]),
        .I1(\rdata_reg[15]_2 [14]),
        .I2(\rdata_reg[15]_17 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[14]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[15]_INST_0 
       (.I0(\rdata_reg[15]_1 [15]),
        .I1(\rdata_reg[15]_2 [15]),
        .I2(\rdata_reg[15]_18 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[15]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_1 [1]),
        .I1(\rdata_reg[15]_2 [1]),
        .I2(\rdata_reg[15]_4 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[1]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_1 [2]),
        .I1(\rdata_reg[15]_2 [2]),
        .I2(\rdata_reg[15]_5 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[2]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_1 [3]),
        .I1(\rdata_reg[15]_2 [3]),
        .I2(\rdata_reg[15]_6 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[3]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_1 [4]),
        .I1(\rdata_reg[15]_2 [4]),
        .I2(\rdata_reg[15]_7 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[4]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_1 [5]),
        .I1(\rdata_reg[15]_2 [5]),
        .I2(\rdata_reg[15]_8 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[5]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_1 [6]),
        .I1(\rdata_reg[15]_2 [6]),
        .I2(\rdata_reg[15]_9 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[6]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[7]_INST_0 
       (.I0(\rdata_reg[15]_1 [7]),
        .I1(\rdata_reg[15]_2 [7]),
        .I2(\rdata_reg[15]_10 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[7]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[8]_INST_0 
       (.I0(\rdata_reg[15]_1 [8]),
        .I1(\rdata_reg[15]_2 [8]),
        .I2(\rdata_reg[15]_11 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[8]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc0_di_mon[9]_INST_0 
       (.I0(\rdata_reg[15]_1 [9]),
        .I1(\rdata_reg[15]_2 [9]),
        .I2(\rdata_reg[15]_12 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc0_di_mon[9]));
  LUT6 #(
    .INIT(64'h00CA00F000CA0000)) 
    adc0_dwe_mon_INST_0
       (.I0(adc0_drpwe_por),
        .I1(adc0_drp_we),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(Q),
        .I5(adc0_drpen_tc),
        .O(drpwe_por_reg));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    drp_RdAck_r_i_4
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(user_drp_drdy_reg_0),
        .I2(drp_RdAck_r_reg),
        .I3(drp_RdAck_r_reg_0),
        .I4(drp_RdAck_r_reg_1),
        .I5(drp_RdAck_r_reg_2),
        .O(user_drp_drdy_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(drpwe_por_reg),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    dummy_read_den_i_1
       (.I0(dummy_read_gnt_r),
        .I1(Q),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h8A808A80BABF8A80)) 
    dummy_read_gnt_held_i_1
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(dummy_read_gnt_held_i_2_n_0),
        .I5(Q),
        .O(dummy_read_gnt_held_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dummy_read_gnt_held_i_2
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(dummy_read_gnt_held_i_2_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1_n_0),
        .Q(dummy_read_gnt_held),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    dummy_read_req_i_1
       (.I0(dummy_read_req_i_2_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I3(dummy_read_req_reg_1),
        .I4(bank10_write),
        .I5(\FSM_onehot_state_reg[2] [0]),
        .O(dummy_read_req_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2
       (.I0(dummy_read_gnt_held),
        .I1(dummy_read_gnt_held_reg_0),
        .I2(write_access),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(adc0_reset_i),
        .O(dummy_read_req_i_2_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc0_por_gnt),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1
       (.I0(adc0_reset_i),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(Q),
        .I5(por_drp_drdy_i_2_n_0),
        .O(por_drp_drdy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h1)) 
    por_drp_drdy_i_2
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(por_drp_drdy_i_2_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1_n_0),
        .Q(adc0_drprdy_por),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1 
       (.I0(adc0_drprdy_por),
        .I1(\rdata_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    s_axi_wready_reg_i_8
       (.I0(drp_RdAck_r_reg),
        .I1(user_drp_drdy_reg_0),
        .I2(Q),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .O(access_type_reg));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1
       (.I0(user_drp_drdy_reg_2),
        .I1(user_drp_drdy_reg_3),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1_n_0),
        .Q(adc0_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1
       (.I0(user_drp_drdy_reg_2),
        .I1(user_drp_drdy_reg_3),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I2(write_access),
        .O(write_access_i_1_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1_n_0),
        .Q(write_access),
        .R(adc0_reset_i));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_0
   (user_drp_drdy_reg_0,
    tile_config_drp_arb_gnt_reg_0,
    adc1_drprdy_tc,
    adc1_por_gnt,
    adc1_drprdy_por,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    Q,
    \drp_addr_reg[0] ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    adc1_daddr_mon,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    adc1_di_mon,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    E,
    p_1_in,
    s_axi_aclk,
    \FSM_onehot_state_reg[2] ,
    \rdata_reg[15] ,
    adc1_drpwe_por,
    adc1_drp_we,
    adc1_drpen_tc,
    dummy_read_req_reg_0,
    bank12_write,
    tc_req_adc1,
    adc1_dreq_mon,
    adc1_por_req,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    \rdata_reg[15]_5 ,
    \drp_drdy_r_reg[0]_0 ,
    adc1_drpen_por,
    \rdata_reg[15]_6 ,
    \rdata_reg[15]_7 ,
    \rdata_reg[15]_8 ,
    \rdata_reg[15]_9 ,
    \rdata_reg[15]_10 ,
    \rdata_reg[15]_11 ,
    \rdata_reg[15]_12 ,
    \rdata_reg[15]_13 ,
    \rdata_reg[15]_14 ,
    \rdata_reg[15]_15 ,
    \rdata_reg[15]_16 ,
    \rdata_reg[15]_17 ,
    \rdata_reg[15]_18 ,
    \rdata_reg[15]_19 ,
    \rdata_reg[15]_20 ,
    \rdata_reg[15]_21 ,
    \rdata_reg[15]_22 ,
    \rdata_reg[15]_23 ,
    adc1_drpaddr_por,
    user_drp_drdy_reg_1,
    user_drp_drdy_reg_2,
    dummy_read_gnt_held_reg_0,
    \rdata_reg[0] );
  output user_drp_drdy_reg_0;
  output tile_config_drp_arb_gnt_reg_0;
  output adc1_drprdy_tc;
  output adc1_por_gnt;
  output adc1_drprdy_por;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output [0:0]Q;
  output \drp_addr_reg[0] ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[1]_0 ;
  output [6:0]adc1_daddr_mon;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output \FSM_sequential_fsm_cs_reg[2]_2 ;
  output [15:0]adc1_di_mon;
  output \FSM_sequential_fsm_cs_reg[2]_3 ;
  output [0:0]E;
  input p_1_in;
  input s_axi_aclk;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input [7:0]\rdata_reg[15] ;
  input adc1_drpwe_por;
  input adc1_drp_we;
  input adc1_drpen_tc;
  input dummy_read_req_reg_0;
  input bank12_write;
  input tc_req_adc1;
  input adc1_dreq_mon;
  input adc1_por_req;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[15]_2 ;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input \rdata_reg[15]_5 ;
  input \drp_drdy_r_reg[0]_0 ;
  input adc1_drpen_por;
  input [15:0]\rdata_reg[15]_6 ;
  input [15:0]\rdata_reg[15]_7 ;
  input \rdata_reg[15]_8 ;
  input \rdata_reg[15]_9 ;
  input \rdata_reg[15]_10 ;
  input \rdata_reg[15]_11 ;
  input \rdata_reg[15]_12 ;
  input \rdata_reg[15]_13 ;
  input \rdata_reg[15]_14 ;
  input \rdata_reg[15]_15 ;
  input \rdata_reg[15]_16 ;
  input \rdata_reg[15]_17 ;
  input \rdata_reg[15]_18 ;
  input \rdata_reg[15]_19 ;
  input \rdata_reg[15]_20 ;
  input \rdata_reg[15]_21 ;
  input \rdata_reg[15]_22 ;
  input \rdata_reg[15]_23 ;
  input [0:0]adc1_drpaddr_por;
  input [0:0]user_drp_drdy_reg_1;
  input user_drp_drdy_reg_2;
  input dummy_read_gnt_held_reg_0;
  input [0:0]\rdata_reg[0] ;

  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__0_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__0_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_fsm_cs_reg[2]_2 ;
  wire \FSM_sequential_fsm_cs_reg[2]_3 ;
  wire [0:0]Q;
  wire [6:0]adc1_daddr_mon;
  wire \adc1_daddr_mon[9]_INST_0_i_1_n_0 ;
  wire [15:0]adc1_di_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_we;
  wire [0:0]adc1_drpaddr_por;
  wire adc1_drpen_por;
  wire adc1_drpen_tc;
  wire adc1_drprdy_por;
  wire adc1_drprdy_tc;
  wire adc1_drpwe_por;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire bank12_write;
  wire \drp_addr_reg[0] ;
  wire [3:0]drp_drdy_r;
  wire \drp_drdy_r_reg[0]_0 ;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__0_n_0;
  wire dummy_read_gnt_held_i_2__0_n_0;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__0_n_0;
  wire dummy_read_req_i_2__0_n_0;
  wire dummy_read_req_reg_0;
  wire [1:0]fsm_cs;
  wire p_1_in;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__0_n_0;
  wire por_drp_drdy_i_2__0_n_0;
  wire [0:0]\rdata_reg[0] ;
  wire [7:0]\rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[15]_10 ;
  wire \rdata_reg[15]_11 ;
  wire \rdata_reg[15]_12 ;
  wire \rdata_reg[15]_13 ;
  wire \rdata_reg[15]_14 ;
  wire \rdata_reg[15]_15 ;
  wire \rdata_reg[15]_16 ;
  wire \rdata_reg[15]_17 ;
  wire \rdata_reg[15]_18 ;
  wire \rdata_reg[15]_19 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[15]_20 ;
  wire \rdata_reg[15]_21 ;
  wire \rdata_reg[15]_22 ;
  wire \rdata_reg[15]_23 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire \rdata_reg[15]_5 ;
  wire [15:0]\rdata_reg[15]_6 ;
  wire [15:0]\rdata_reg[15]_7 ;
  wire \rdata_reg[15]_8 ;
  wire \rdata_reg[15]_9 ;
  wire s_axi_aclk;
  wire tc_req_adc1;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_reg_0;
  wire tile_config_drp_drdy_i_1__0_n_0;
  wire user_drp_drdy_i_1__0_n_0;
  wire user_drp_drdy_reg_0;
  wire [0:0]user_drp_drdy_reg_1;
  wire user_drp_drdy_reg_2;
  wire write_access;
  wire write_access_i_1__0_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__2 
       (.I0(Q),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__0 
       (.I0(Q),
        .I1(fsm_cs[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000BAAA3020)) 
    \FSM_sequential_fsm_cs[1]_i_1__0 
       (.I0(tc_req_adc1),
        .I1(dummy_read_req),
        .I2(\FSM_sequential_fsm_cs[1]_i_2__0_n_0 ),
        .I3(adc1_dreq_mon),
        .I4(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I5(Q),
        .O(\FSM_sequential_fsm_cs[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0F01)) 
    \FSM_sequential_fsm_cs[1]_i_2__0 
       (.I0(adc1_por_req),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(tc_req_adc1),
        .O(\FSM_sequential_fsm_cs[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__0 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__0_n_0 ),
        .I1(adc1_por_req),
        .I2(adc1_dreq_mon),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .I5(Q),
        .O(\FSM_sequential_fsm_cs[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__0 
       (.I0(dummy_read_req),
        .I1(tc_req_adc1),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__0_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__0_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__0_n_0 ),
        .Q(Q),
        .R(p_1_in));
  LUT6 #(
    .INIT(64'hEAEAFFEAEAEAEAEA)) 
    \adc1_daddr_mon[0]_INST_0 
       (.I0(\adc1_daddr_mon[9]_INST_0_i_1_n_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .I2(\rdata_reg[15] [0]),
        .I3(\rdata_reg[15]_1 ),
        .I4(\rdata_reg[15]_5 ),
        .I5(\FSM_sequential_fsm_cs_reg[2]_2 ),
        .O(adc1_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc1_daddr_mon[10]_INST_0 
       (.I0(\rdata_reg[15] [7]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .I3(fsm_cs[1]),
        .I4(\rdata_reg[15]_0 ),
        .O(adc1_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \adc1_daddr_mon[10]_INST_0_i_2 
       (.I0(Q),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[2]_3 ));
  LUT6 #(
    .INIT(64'hEAEAFFEAEAEAEAEA)) 
    \adc1_daddr_mon[2]_INST_0 
       (.I0(\adc1_daddr_mon[9]_INST_0_i_1_n_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .I2(\rdata_reg[15] [2]),
        .I3(\rdata_reg[15]_1 ),
        .I4(\rdata_reg[15]_4 ),
        .I5(\FSM_sequential_fsm_cs_reg[2]_2 ),
        .O(adc1_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hEAEAFFEAEAEAEAEA)) 
    \adc1_daddr_mon[5]_INST_0 
       (.I0(\adc1_daddr_mon[9]_INST_0_i_1_n_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .I2(\rdata_reg[15] [3]),
        .I3(\rdata_reg[15]_1 ),
        .I4(\rdata_reg[15]_3 ),
        .I5(\FSM_sequential_fsm_cs_reg[2]_2 ),
        .O(adc1_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc1_daddr_mon[7]_INST_0 
       (.I0(fsm_cs[1]),
        .I1(Q),
        .I2(fsm_cs[0]),
        .I3(\rdata_reg[15] [4]),
        .O(adc1_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc1_daddr_mon[8]_INST_0 
       (.I0(\rdata_reg[15] [5]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .I3(fsm_cs[1]),
        .I4(\rdata_reg[15]_0 ),
        .O(adc1_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hEAEAFFEAEAEAEAEA)) 
    \adc1_daddr_mon[9]_INST_0 
       (.I0(\adc1_daddr_mon[9]_INST_0_i_1_n_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .I2(\rdata_reg[15] [6]),
        .I3(\rdata_reg[15]_1 ),
        .I4(\rdata_reg[15]_2 ),
        .I5(\FSM_sequential_fsm_cs_reg[2]_2 ),
        .O(adc1_daddr_mon[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \adc1_daddr_mon[9]_INST_0_i_1 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .I3(adc1_drpaddr_por),
        .O(\adc1_daddr_mon[9]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \adc1_daddr_mon[9]_INST_0_i_2 
       (.I0(fsm_cs[0]),
        .I1(Q),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \adc1_daddr_mon[9]_INST_0_i_4 
       (.I0(Q),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    adc1_den_mon_INST_0
       (.I0(\drp_drdy_r_reg[0]_0 ),
        .I1(Q),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(adc1_drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    adc1_den_mon_INST_0_i_2
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc1_dgnt_mon_INST_0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_6 [0]),
        .I1(\rdata_reg[15]_7 [0]),
        .I2(\rdata_reg[15]_8 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[0]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[10]_INST_0 
       (.I0(\rdata_reg[15]_6 [10]),
        .I1(\rdata_reg[15]_7 [10]),
        .I2(\rdata_reg[15]_18 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[10]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[11]_INST_0 
       (.I0(\rdata_reg[15]_6 [11]),
        .I1(\rdata_reg[15]_7 [11]),
        .I2(\rdata_reg[15]_19 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[11]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[12]_INST_0 
       (.I0(\rdata_reg[15]_6 [12]),
        .I1(\rdata_reg[15]_7 [12]),
        .I2(\rdata_reg[15]_20 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[12]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_6 [13]),
        .I1(\rdata_reg[15]_7 [13]),
        .I2(\rdata_reg[15]_21 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[13]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[14]_INST_0 
       (.I0(\rdata_reg[15]_6 [14]),
        .I1(\rdata_reg[15]_7 [14]),
        .I2(\rdata_reg[15]_22 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[14]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[15]_INST_0 
       (.I0(\rdata_reg[15]_6 [15]),
        .I1(\rdata_reg[15]_7 [15]),
        .I2(\rdata_reg[15]_23 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[15]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_6 [1]),
        .I1(\rdata_reg[15]_7 [1]),
        .I2(\rdata_reg[15]_9 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[1]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_6 [2]),
        .I1(\rdata_reg[15]_7 [2]),
        .I2(\rdata_reg[15]_10 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[2]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_6 [3]),
        .I1(\rdata_reg[15]_7 [3]),
        .I2(\rdata_reg[15]_11 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[3]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_6 [4]),
        .I1(\rdata_reg[15]_7 [4]),
        .I2(\rdata_reg[15]_12 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[4]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_6 [5]),
        .I1(\rdata_reg[15]_7 [5]),
        .I2(\rdata_reg[15]_13 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[5]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_6 [6]),
        .I1(\rdata_reg[15]_7 [6]),
        .I2(\rdata_reg[15]_14 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[6]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[7]_INST_0 
       (.I0(\rdata_reg[15]_6 [7]),
        .I1(\rdata_reg[15]_7 [7]),
        .I2(\rdata_reg[15]_15 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[7]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[8]_INST_0 
       (.I0(\rdata_reg[15]_6 [8]),
        .I1(\rdata_reg[15]_7 [8]),
        .I2(\rdata_reg[15]_16 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[8]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc1_di_mon[9]_INST_0 
       (.I0(\rdata_reg[15]_6 [9]),
        .I1(\rdata_reg[15]_7 [9]),
        .I2(\rdata_reg[15]_17 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc1_di_mon[9]));
  LUT6 #(
    .INIT(64'h00CA00F000CA0000)) 
    adc1_dwe_mon_INST_0
       (.I0(adc1_drpwe_por),
        .I1(adc1_drp_we),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(Q),
        .I5(adc1_drpen_tc),
        .O(drpwe_por_reg));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__0 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(drpwe_por_reg),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_1_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_1_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_1_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    dummy_read_den_i_1__0
       (.I0(dummy_read_gnt_r),
        .I1(Q),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_1_in));
  LUT6 #(
    .INIT(64'h8A808A80BABF8A80)) 
    dummy_read_gnt_held_i_1__0
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(dummy_read_gnt_held_i_2__0_n_0),
        .I5(Q),
        .O(dummy_read_gnt_held_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dummy_read_gnt_held_i_2__0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(dummy_read_gnt_held_i_2__0_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__0_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1__0
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_1_in));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    dummy_read_req_i_1__0
       (.I0(dummy_read_req_i_2__0_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I3(\drp_addr_reg[0] ),
        .I4(bank12_write),
        .I5(\FSM_onehot_state_reg[2] [0]),
        .O(dummy_read_req_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__0
       (.I0(dummy_read_gnt_held),
        .I1(dummy_read_gnt_held_reg_0),
        .I2(write_access),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_1_in),
        .O(dummy_read_req_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    dummy_read_req_i_4__0
       (.I0(\rdata_reg[15] [0]),
        .I1(\rdata_reg[15] [1]),
        .O(\drp_addr_reg[0] ));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__0_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__0
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc1_por_gnt),
        .R(p_1_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__0
       (.I0(p_1_in),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(Q),
        .I5(por_drp_drdy_i_2__0_n_0),
        .O(por_drp_drdy_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h1)) 
    por_drp_drdy_i_2__0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(por_drp_drdy_i_2__0_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__0_n_0),
        .Q(adc1_drprdy_por),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__0 
       (.I0(adc1_drprdy_por),
        .I1(\rdata_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tile_config_drp_arb_gnt_reg_0),
        .R(p_1_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__0
       (.I0(user_drp_drdy_reg_1),
        .I1(user_drp_drdy_reg_2),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__0_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__0_n_0),
        .Q(adc1_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__0
       (.I0(user_drp_drdy_reg_1),
        .I1(user_drp_drdy_reg_2),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__0_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__0_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__0
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I2(write_access),
        .O(write_access_i_1__0_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__0_n_0),
        .Q(write_access),
        .R(p_1_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_1
   (user_drp_drdy_reg_0,
    tile_config_drp_arb_gnt,
    adc2_drprdy_tc,
    adc2_por_gnt,
    adc2_drprdy_por,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    Q,
    user_drp_drdy_reg_1,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    drpwe_por_reg,
    adc2_daddr_mon,
    adc2_di_mon,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    E,
    p_2_in,
    s_axi_aclk,
    \FSM_onehot_state_reg[2] ,
    drp_RdAck_r_reg,
    drp_RdAck_r_reg_0,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    tc_req_adc2,
    adc2_dreq_mon,
    adc2_por_req,
    adc2_drpwe_por,
    adc2_drp_we,
    adc2_drpen_tc,
    dummy_read_req_reg_0,
    dummy_read_req_reg_1,
    bank14_write,
    \drp_drdy_r_reg[0]_0 ,
    adc2_drpen_por,
    adc2_drpaddr_por,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    \rdata_reg[15]_5 ,
    \rdata_reg[15]_6 ,
    adc2_drpdi_tc,
    user_drp_drdy_reg_2,
    user_drp_drdy_reg_3,
    dummy_read_gnt_held_reg_0,
    \rdata_reg[0] );
  output user_drp_drdy_reg_0;
  output tile_config_drp_arb_gnt;
  output adc2_drprdy_tc;
  output adc2_por_gnt;
  output adc2_drprdy_por;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output [0:0]Q;
  output user_drp_drdy_reg_1;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[1]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output drpwe_por_reg;
  output [6:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output \FSM_sequential_fsm_cs_reg[2]_2 ;
  output \FSM_sequential_fsm_cs_reg[2]_3 ;
  output [0:0]E;
  input p_2_in;
  input s_axi_aclk;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input drp_RdAck_r_reg;
  input drp_RdAck_r_reg_0;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input tc_req_adc2;
  input adc2_dreq_mon;
  input adc2_por_req;
  input adc2_drpwe_por;
  input adc2_drp_we;
  input adc2_drpen_tc;
  input dummy_read_req_reg_0;
  input dummy_read_req_reg_1;
  input bank14_write;
  input \drp_drdy_r_reg[0]_0 ;
  input adc2_drpen_por;
  input [0:0]adc2_drpaddr_por;
  input [6:0]\rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[15]_2 ;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input [15:0]\rdata_reg[15]_5 ;
  input [15:0]\rdata_reg[15]_6 ;
  input [15:0]adc2_drpdi_tc;
  input [0:0]user_drp_drdy_reg_2;
  input user_drp_drdy_reg_3;
  input dummy_read_gnt_held_reg_0;
  input [0:0]\rdata_reg[0] ;

  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__1_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_fsm_cs_reg[2]_2 ;
  wire \FSM_sequential_fsm_cs_reg[2]_3 ;
  wire [0:0]Q;
  wire [6:0]adc2_daddr_mon;
  wire [15:0]adc2_di_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_we;
  wire [0:0]adc2_drpaddr_por;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drpen_por;
  wire adc2_drpen_tc;
  wire adc2_drprdy_por;
  wire adc2_drprdy_tc;
  wire adc2_drpwe_por;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire bank14_write;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire [3:0]drp_drdy_r;
  wire \drp_drdy_r_reg[0]_0 ;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__1_n_0;
  wire dummy_read_gnt_held_i_2__1_n_0;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__1_n_0;
  wire dummy_read_req_i_2__1_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [1:0]fsm_cs;
  wire [0:0]p_1_out;
  wire p_2_in;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__1_n_0;
  wire por_drp_drdy_i_2__1_n_0;
  wire [0:0]\rdata_reg[0] ;
  wire [6:0]\rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire [15:0]\rdata_reg[15]_5 ;
  wire [15:0]\rdata_reg[15]_6 ;
  wire s_axi_aclk;
  wire tc_req_adc2;
  wire tile_config_drp_arb_gnt;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__1_n_0;
  wire user_drp_drdy_i_1__1_n_0;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire [0:0]user_drp_drdy_reg_2;
  wire user_drp_drdy_reg_3;
  wire write_access;
  wire write_access_i_1__1_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__3 
       (.I0(Q),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__1 
       (.I0(Q),
        .I1(fsm_cs[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000BAAA3020)) 
    \FSM_sequential_fsm_cs[1]_i_1__1 
       (.I0(tc_req_adc2),
        .I1(dummy_read_req),
        .I2(\FSM_sequential_fsm_cs[1]_i_2__1_n_0 ),
        .I3(adc2_dreq_mon),
        .I4(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I5(Q),
        .O(\FSM_sequential_fsm_cs[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0F01)) 
    \FSM_sequential_fsm_cs[1]_i_2__1 
       (.I0(adc2_por_req),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(tc_req_adc2),
        .O(\FSM_sequential_fsm_cs[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__1 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__1_n_0 ),
        .I1(adc2_por_req),
        .I2(adc2_dreq_mon),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .I5(Q),
        .O(\FSM_sequential_fsm_cs[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__1 
       (.I0(dummy_read_req),
        .I1(tc_req_adc2),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__1_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__1_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__1_n_0 ),
        .Q(Q),
        .R(p_2_in));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_daddr_mon[0]_INST_0 
       (.I0(adc2_drpaddr_por),
        .I1(\rdata_reg[15] [0]),
        .I2(\rdata_reg[15]_0 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc2_daddr_mon[10]_INST_0 
       (.I0(\rdata_reg[15] [6]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .I3(fsm_cs[1]),
        .I4(\rdata_reg[15]_4 ),
        .O(adc2_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \adc2_daddr_mon[10]_INST_0_i_2 
       (.I0(Q),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_daddr_mon[2]_INST_0 
       (.I0(adc2_drpaddr_por),
        .I1(\rdata_reg[15] [1]),
        .I2(\rdata_reg[15]_1 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_daddr_mon[5]_INST_0 
       (.I0(adc2_drpaddr_por),
        .I1(\rdata_reg[15] [2]),
        .I2(\rdata_reg[15]_2 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \adc2_daddr_mon[6]_INST_0_i_2 
       (.I0(Q),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \adc2_daddr_mon[6]_INST_0_i_3 
       (.I0(fsm_cs[0]),
        .I1(Q),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc2_daddr_mon[7]_INST_0 
       (.I0(fsm_cs[1]),
        .I1(Q),
        .I2(fsm_cs[0]),
        .I3(\rdata_reg[15] [3]),
        .O(adc2_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc2_daddr_mon[8]_INST_0 
       (.I0(\rdata_reg[15] [4]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .I3(fsm_cs[1]),
        .I4(\rdata_reg[15]_4 ),
        .O(adc2_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_daddr_mon[9]_INST_0 
       (.I0(adc2_drpaddr_por),
        .I1(\rdata_reg[15] [5]),
        .I2(\rdata_reg[15]_3 ),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_daddr_mon[5]));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    adc2_den_mon_INST_0
       (.I0(\drp_drdy_r_reg[0]_0 ),
        .I1(Q),
        .I2(fsm_cs[0]),
        .I3(fsm_cs[1]),
        .I4(adc2_drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    adc2_den_mon_INST_0_i_2
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc2_dgnt_mon_INST_0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_5 [0]),
        .I1(\rdata_reg[15]_6 [0]),
        .I2(adc2_drpdi_tc[0]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[0]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[10]_INST_0 
       (.I0(\rdata_reg[15]_5 [10]),
        .I1(\rdata_reg[15]_6 [10]),
        .I2(adc2_drpdi_tc[10]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[10]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[11]_INST_0 
       (.I0(\rdata_reg[15]_5 [11]),
        .I1(\rdata_reg[15]_6 [11]),
        .I2(adc2_drpdi_tc[11]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[11]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[12]_INST_0 
       (.I0(\rdata_reg[15]_5 [12]),
        .I1(\rdata_reg[15]_6 [12]),
        .I2(adc2_drpdi_tc[12]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[12]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_5 [13]),
        .I1(\rdata_reg[15]_6 [13]),
        .I2(adc2_drpdi_tc[13]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[13]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[14]_INST_0 
       (.I0(\rdata_reg[15]_5 [14]),
        .I1(\rdata_reg[15]_6 [14]),
        .I2(adc2_drpdi_tc[14]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[14]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[15]_INST_0 
       (.I0(\rdata_reg[15]_5 [15]),
        .I1(\rdata_reg[15]_6 [15]),
        .I2(adc2_drpdi_tc[15]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[15]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_5 [1]),
        .I1(\rdata_reg[15]_6 [1]),
        .I2(adc2_drpdi_tc[1]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[1]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_5 [2]),
        .I1(\rdata_reg[15]_6 [2]),
        .I2(adc2_drpdi_tc[2]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[2]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_5 [3]),
        .I1(\rdata_reg[15]_6 [3]),
        .I2(adc2_drpdi_tc[3]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[3]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_5 [4]),
        .I1(\rdata_reg[15]_6 [4]),
        .I2(adc2_drpdi_tc[4]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[4]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_5 [5]),
        .I1(\rdata_reg[15]_6 [5]),
        .I2(adc2_drpdi_tc[5]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[5]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_5 [6]),
        .I1(\rdata_reg[15]_6 [6]),
        .I2(adc2_drpdi_tc[6]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[6]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[7]_INST_0 
       (.I0(\rdata_reg[15]_5 [7]),
        .I1(\rdata_reg[15]_6 [7]),
        .I2(adc2_drpdi_tc[7]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[7]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[8]_INST_0 
       (.I0(\rdata_reg[15]_5 [8]),
        .I1(\rdata_reg[15]_6 [8]),
        .I2(adc2_drpdi_tc[8]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[8]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc2_di_mon[9]_INST_0 
       (.I0(\rdata_reg[15]_5 [9]),
        .I1(\rdata_reg[15]_6 [9]),
        .I2(adc2_drpdi_tc[9]),
        .I3(Q),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc2_di_mon[9]));
  LUT6 #(
    .INIT(64'h00CA00F000CA0000)) 
    adc2_dwe_mon_INST_0
       (.I0(adc2_drpwe_por),
        .I1(adc2_drp_we),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(Q),
        .I5(adc2_drpen_tc),
        .O(drpwe_por_reg));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    drp_RdAck_r_i_3
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(user_drp_drdy_reg_0),
        .I2(drp_RdAck_r_reg),
        .I3(drp_RdAck_r_reg_0),
        .I4(drp_RdAck_r_reg_1),
        .I5(drp_RdAck_r_reg_2),
        .O(user_drp_drdy_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__1 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(drpwe_por_reg),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_2_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_2_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_2_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    dummy_read_den_i_1__1
       (.I0(dummy_read_gnt_r),
        .I1(Q),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_2_in));
  LUT6 #(
    .INIT(64'h8A808A80BABF8A80)) 
    dummy_read_gnt_held_i_1__1
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(dummy_read_gnt_held_i_2__1_n_0),
        .I5(Q),
        .O(dummy_read_gnt_held_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dummy_read_gnt_held_i_2__1
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(dummy_read_gnt_held_i_2__1_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__1_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1__1
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_2_in));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    dummy_read_req_i_1__1
       (.I0(dummy_read_req_i_2__1_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I3(dummy_read_req_reg_1),
        .I4(\FSM_onehot_state_reg[2] [0]),
        .I5(bank14_write),
        .O(dummy_read_req_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__1
       (.I0(dummy_read_gnt_held),
        .I1(dummy_read_gnt_held_reg_0),
        .I2(write_access),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_2_in),
        .O(dummy_read_req_i_2__1_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__1_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__1
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(Q),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc2_por_gnt),
        .R(p_2_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__1
       (.I0(p_2_in),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(Q),
        .I5(por_drp_drdy_i_2__1_n_0),
        .O(por_drp_drdy_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    por_drp_drdy_i_2__1
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(por_drp_drdy_i_2__1_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__1_n_0),
        .Q(adc2_drprdy_por),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__1 
       (.I0(adc2_drprdy_por),
        .I1(\rdata_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__1
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(Q),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tile_config_drp_arb_gnt),
        .R(p_2_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__1
       (.I0(user_drp_drdy_reg_2),
        .I1(user_drp_drdy_reg_3),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__1_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__1_n_0),
        .Q(adc2_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__1
       (.I0(user_drp_drdy_reg_2),
        .I1(user_drp_drdy_reg_3),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__1_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__1_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__1
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I2(write_access),
        .O(write_access_i_1__1_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__1_n_0),
        .Q(write_access),
        .R(p_2_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_2
   (user_drp_drdy_reg_0,
    tc_gnt_adc3,
    adc3_drprdy_tc,
    adc3_por_gnt,
    adc3_drprdy_por,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    adc3_daddr_mon,
    adc3_di_mon,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    E,
    p_3_in,
    s_axi_aclk,
    \FSM_onehot_state_reg[2] ,
    tc_req_adc3,
    adc3_dreq_mon,
    adc3_por_req,
    adc3_drpwe_por,
    adc3_drp_we,
    adc3_drpen_tc,
    dummy_read_req_reg_0,
    dummy_read_req_reg_1,
    bank16_write,
    adc3_drpaddr_por,
    Q,
    adc3_drpaddr_tc,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    adc3_drpdi_tc,
    adc3_drpen_por,
    user_drp_drdy_reg_1,
    user_drp_drdy_reg_2,
    dummy_read_gnt_held_reg_0,
    \rdata_reg[0] );
  output user_drp_drdy_reg_0;
  output tc_gnt_adc3;
  output adc3_drprdy_tc;
  output adc3_por_gnt;
  output adc3_drprdy_por;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output [6:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output \FSM_sequential_fsm_cs_reg[2]_2 ;
  output \FSM_sequential_fsm_cs_reg[2]_3 ;
  output [0:0]E;
  input p_3_in;
  input s_axi_aclk;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input tc_req_adc3;
  input adc3_dreq_mon;
  input adc3_por_req;
  input adc3_drpwe_por;
  input adc3_drp_we;
  input adc3_drpen_tc;
  input dummy_read_req_reg_0;
  input dummy_read_req_reg_1;
  input bank16_write;
  input [0:0]adc3_drpaddr_por;
  input [6:0]Q;
  input [3:0]adc3_drpaddr_tc;
  input \rdata_reg[15] ;
  input [15:0]\rdata_reg[15]_0 ;
  input [15:0]\rdata_reg[15]_1 ;
  input [15:0]adc3_drpdi_tc;
  input adc3_drpen_por;
  input [0:0]user_drp_drdy_reg_1;
  input user_drp_drdy_reg_2;
  input dummy_read_gnt_held_reg_0;
  input [0:0]\rdata_reg[0] ;

  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__2_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_fsm_cs_reg[2]_2 ;
  wire \FSM_sequential_fsm_cs_reg[2]_3 ;
  wire [6:0]Q;
  wire [6:0]adc3_daddr_mon;
  wire adc3_den_mon_INST_0_i_2_n_0;
  wire [15:0]adc3_di_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_we;
  wire [0:0]adc3_drpaddr_por;
  wire [3:0]adc3_drpaddr_tc;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drpen_por;
  wire adc3_drpen_tc;
  wire adc3_drprdy_por;
  wire adc3_drprdy_tc;
  wire adc3_drpwe_por;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire bank16_write;
  wire [3:0]drp_drdy_r;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__2_n_0;
  wire dummy_read_gnt_held_i_2__2_n_0;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__2_n_0;
  wire dummy_read_req_i_2__2_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [2:0]fsm_cs;
  wire [0:0]p_1_out;
  wire p_3_in;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__2_n_0;
  wire por_drp_drdy_i_2__2_n_0;
  wire [0:0]\rdata_reg[0] ;
  wire \rdata_reg[15] ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire [15:0]\rdata_reg[15]_1 ;
  wire s_axi_aclk;
  wire tc_gnt_adc3;
  wire tc_req_adc3;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__2_n_0;
  wire user_drp_drdy_i_1__2_n_0;
  wire user_drp_drdy_reg_0;
  wire [0:0]user_drp_drdy_reg_1;
  wire user_drp_drdy_reg_2;
  wire write_access;
  wire write_access_i_1__2_n_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__4 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__2 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000BAAA3020)) 
    \FSM_sequential_fsm_cs[1]_i_1__2 
       (.I0(tc_req_adc3),
        .I1(dummy_read_req),
        .I2(\FSM_sequential_fsm_cs[1]_i_2__2_n_0 ),
        .I3(adc3_dreq_mon),
        .I4(\FSM_sequential_fsm_cs[1]_i_3_n_0 ),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0F01)) 
    \FSM_sequential_fsm_cs[1]_i_2__2 
       (.I0(adc3_por_req),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(tc_req_adc3),
        .O(\FSM_sequential_fsm_cs[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_fsm_cs[1]_i_3 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__2 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__2_n_0 ),
        .I1(adc3_por_req),
        .I2(adc3_dreq_mon),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__2 
       (.I0(dummy_read_req),
        .I1(tc_req_adc3),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__2_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__2_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__2_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_3_in));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_daddr_mon[0]_INST_0 
       (.I0(adc3_drpaddr_por),
        .I1(Q[0]),
        .I2(adc3_drpaddr_tc[0]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc3_daddr_mon[10]_INST_0 
       (.I0(Q[6]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[1]),
        .I4(\rdata_reg[15] ),
        .O(adc3_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \adc3_daddr_mon[10]_INST_0_i_2 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_daddr_mon[2]_INST_0 
       (.I0(adc3_drpaddr_por),
        .I1(Q[1]),
        .I2(adc3_drpaddr_tc[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_daddr_mon[5]_INST_0 
       (.I0(adc3_drpaddr_por),
        .I1(Q[2]),
        .I2(adc3_drpaddr_tc[2]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \adc3_daddr_mon[6]_INST_0_i_2 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \adc3_daddr_mon[6]_INST_0_i_3 
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc3_daddr_mon[7]_INST_0 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(Q[3]),
        .O(adc3_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc3_daddr_mon[8]_INST_0 
       (.I0(Q[4]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[1]),
        .I4(\rdata_reg[15] ),
        .O(adc3_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_daddr_mon[9]_INST_0 
       (.I0(adc3_drpaddr_por),
        .I1(Q[5]),
        .I2(adc3_drpaddr_tc[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_daddr_mon[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    adc3_den_mon_INST_0
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .I3(adc3_drpen_tc),
        .I4(\FSM_onehot_state_reg[2] [0]),
        .I5(adc3_den_mon_INST_0_i_2_n_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h000C0A00)) 
    adc3_den_mon_INST_0_i_2
       (.I0(dummy_read_den),
        .I1(adc3_drpen_por),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .O(adc3_den_mon_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc3_dgnt_mon_INST_0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_0 [0]),
        .I1(\rdata_reg[15]_1 [0]),
        .I2(adc3_drpdi_tc[0]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[0]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[10]_INST_0 
       (.I0(\rdata_reg[15]_0 [10]),
        .I1(\rdata_reg[15]_1 [10]),
        .I2(adc3_drpdi_tc[10]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[10]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[11]_INST_0 
       (.I0(\rdata_reg[15]_0 [11]),
        .I1(\rdata_reg[15]_1 [11]),
        .I2(adc3_drpdi_tc[11]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[11]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[12]_INST_0 
       (.I0(\rdata_reg[15]_0 [12]),
        .I1(\rdata_reg[15]_1 [12]),
        .I2(adc3_drpdi_tc[12]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[12]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_0 [13]),
        .I1(\rdata_reg[15]_1 [13]),
        .I2(adc3_drpdi_tc[13]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[13]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[14]_INST_0 
       (.I0(\rdata_reg[15]_0 [14]),
        .I1(\rdata_reg[15]_1 [14]),
        .I2(adc3_drpdi_tc[14]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[14]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[15]_INST_0 
       (.I0(\rdata_reg[15]_0 [15]),
        .I1(\rdata_reg[15]_1 [15]),
        .I2(adc3_drpdi_tc[15]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[15]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_0 [1]),
        .I1(\rdata_reg[15]_1 [1]),
        .I2(adc3_drpdi_tc[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[1]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_0 [2]),
        .I1(\rdata_reg[15]_1 [2]),
        .I2(adc3_drpdi_tc[2]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[2]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_0 [3]),
        .I1(\rdata_reg[15]_1 [3]),
        .I2(adc3_drpdi_tc[3]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[3]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_0 [4]),
        .I1(\rdata_reg[15]_1 [4]),
        .I2(adc3_drpdi_tc[4]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[4]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_0 [5]),
        .I1(\rdata_reg[15]_1 [5]),
        .I2(adc3_drpdi_tc[5]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[5]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_0 [6]),
        .I1(\rdata_reg[15]_1 [6]),
        .I2(adc3_drpdi_tc[6]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[6]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[7]_INST_0 
       (.I0(\rdata_reg[15]_0 [7]),
        .I1(\rdata_reg[15]_1 [7]),
        .I2(adc3_drpdi_tc[7]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[7]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[8]_INST_0 
       (.I0(\rdata_reg[15]_0 [8]),
        .I1(\rdata_reg[15]_1 [8]),
        .I2(adc3_drpdi_tc[8]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[8]));
  LUT6 #(
    .INIT(64'hCC00CCF00000AACC)) 
    \adc3_di_mon[9]_INST_0 
       (.I0(\rdata_reg[15]_0 [9]),
        .I1(\rdata_reg[15]_1 [9]),
        .I2(adc3_drpdi_tc[9]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(adc3_di_mon[9]));
  LUT6 #(
    .INIT(64'h00CA00F000CA0000)) 
    adc3_dwe_mon_INST_0
       (.I0(adc3_drpwe_por),
        .I1(adc3_drp_we),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(adc3_drpen_tc),
        .O(drpwe_por_reg));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__2 
       (.I0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I1(drpwe_por_reg),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_3_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_3_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_3_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    dummy_read_den_i_1__2
       (.I0(dummy_read_gnt_r),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_3_in));
  LUT6 #(
    .INIT(64'h8A808A80BABF8A80)) 
    dummy_read_gnt_held_i_1__2
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(dummy_read_gnt_held_i_2__2_n_0),
        .I5(fsm_cs[2]),
        .O(dummy_read_gnt_held_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dummy_read_gnt_held_i_2__2
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(dummy_read_gnt_held_i_2__2_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__2_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1__2
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_3_in));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    dummy_read_req_i_1__2
       (.I0(dummy_read_req_i_2__2_n_0),
        .I1(dummy_read_req_reg_0),
        .I2(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I3(dummy_read_req_reg_1),
        .I4(bank16_write),
        .I5(\FSM_onehot_state_reg[2] [0]),
        .O(dummy_read_req_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__2
       (.I0(dummy_read_gnt_held),
        .I1(dummy_read_gnt_held_reg_0),
        .I2(write_access),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_3_in),
        .O(dummy_read_req_i_2__2_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__2_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__2
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc3_por_gnt),
        .R(p_3_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__2
       (.I0(p_3_in),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(fsm_cs[2]),
        .I5(por_drp_drdy_i_2__2_n_0),
        .O(por_drp_drdy_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h1)) 
    por_drp_drdy_i_2__2
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(por_drp_drdy_i_2__2_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__2_n_0),
        .Q(adc3_drprdy_por),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__2 
       (.I0(adc3_drprdy_por),
        .I1(\rdata_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__2
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc3),
        .R(p_3_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    tile_config_drp_drdy_i_1__2
       (.I0(user_drp_drdy_reg_1),
        .I1(user_drp_drdy_reg_2),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(tile_config_drp_arb_gnt_i),
        .O(tile_config_drp_drdy_i_1__2_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__2_n_0),
        .Q(adc3_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__2
       (.I0(user_drp_drdy_reg_1),
        .I1(user_drp_drdy_reg_2),
        .I2(drp_drdy_r[3]),
        .I3(write_access),
        .I4(dummy_read_gnt_held_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__2_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__2_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__2
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .I2(write_access),
        .O(write_access_i_1__2_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__2_n_0),
        .Q(write_access),
        .R(p_3_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_3
   (dac0_por_gnt,
    dac_bgt_gnt,
    user_drp_drdy_reg_0,
    dac0_dgnt_mon,
    dac0_drprdy_tc,
    dac0_drprdy_por,
    dac_drp_rdy_bgt,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    dac0_den_mon,
    dac0_daddr_mon,
    dac0_di_mon,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    D,
    access_type_reg,
    access_type_reg_0,
    tile_config_drp_arb_gnt_reg_0,
    dac0_reset_i,
    s_axi_aclk,
    drp_wen,
    \FSM_onehot_state_reg[2] ,
    bank2_write,
    drpwe_por,
    dummy_read_req_reg_0,
    Q,
    dummy_read_req_reg_1,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    tc_req_dac0,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    dac_bgt_req,
    dac0_por_req,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    drp_addr,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    dac0_drpaddr_tc,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    \rdata_reg[15]_5 ,
    \rdata_reg[15]_6 ,
    \rdata_reg[15]_7 ,
    \rdata_reg[15]_8 ,
    \rdata_reg[15]_9 ,
    drp_di,
    \rdata_reg[15]_10 ,
    \rdata_reg[15]_11 ,
    \rdata_reg[15]_12 ,
    \rdata_reg[15]_13 ,
    \rdata_reg[15]_14 ,
    \rdata_reg[15]_15 ,
    \rdata_reg[15]_16 ,
    \rdata_reg[15]_17 ,
    \rdata_reg[15]_18 ,
    \rdata_reg[15]_19 ,
    \rdata_reg[15]_20 ,
    \rdata_reg[15]_21 ,
    \rdata_reg[15]_22 ,
    \rdata_reg[15]_23 ,
    \rdata_reg[15]_24 ,
    drpen_por,
    drp_den,
    dummy_read_gnt_held_reg_0,
    dac0_dwe_mon_INST_0_0,
    drp_wen_0,
    dac0_dwe_mon_INST_0_1,
    drp_RdAck_r_reg,
    tc_enable,
    tile_config_drp_arb_gnt);
  output dac0_por_gnt;
  output dac_bgt_gnt;
  output user_drp_drdy_reg_0;
  output dac0_dgnt_mon;
  output dac0_drprdy_tc;
  output dac0_drprdy_por;
  output dac_drp_rdy_bgt;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[2]_0 ;
  output \FSM_sequential_fsm_cs_reg[1]_0 ;
  output dac0_den_mon;
  output [10:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output [0:0]D;
  output access_type_reg;
  output access_type_reg_0;
  output tile_config_drp_arb_gnt_reg_0;
  input dac0_reset_i;
  input s_axi_aclk;
  input drp_wen;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input bank2_write;
  input drpwe_por;
  input dummy_read_req_reg_0;
  input [0:0]Q;
  input dummy_read_req_reg_1;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input tc_req_dac0;
  input \FSM_sequential_fsm_cs_reg[1]_2 ;
  input dac_bgt_req;
  input dac0_por_req;
  input \rdata_reg[15] ;
  input [4:0]\rdata_reg[15]_0 ;
  input [2:0]drp_addr;
  input \rdata_reg[15]_1 ;
  input [3:0]\rdata_reg[15]_2 ;
  input [2:0]dac0_drpaddr_tc;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input \rdata_reg[15]_5 ;
  input \rdata_reg[15]_6 ;
  input \rdata_reg[15]_7 ;
  input \rdata_reg[15]_8 ;
  input [15:0]\rdata_reg[15]_9 ;
  input [15:0]drp_di;
  input \rdata_reg[15]_10 ;
  input \rdata_reg[15]_11 ;
  input \rdata_reg[15]_12 ;
  input \rdata_reg[15]_13 ;
  input \rdata_reg[15]_14 ;
  input \rdata_reg[15]_15 ;
  input \rdata_reg[15]_16 ;
  input \rdata_reg[15]_17 ;
  input \rdata_reg[15]_18 ;
  input \rdata_reg[15]_19 ;
  input \rdata_reg[15]_20 ;
  input \rdata_reg[15]_21 ;
  input \rdata_reg[15]_22 ;
  input \rdata_reg[15]_23 ;
  input \rdata_reg[15]_24 ;
  input drpen_por;
  input drp_den;
  input dummy_read_gnt_held_reg_0;
  input dac0_dwe_mon_INST_0_0;
  input drp_wen_0;
  input [0:0]dac0_dwe_mon_INST_0_1;
  input drp_RdAck_r_reg;
  input [1:0]tc_enable;
  input tile_config_drp_arb_gnt;

  wire [0:0]D;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__3_n_0 ;
  wire \FSM_sequential_fsm_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__3_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__3_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__3_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_2 ;
  wire \FSM_sequential_fsm_cs_reg[2]_0 ;
  wire [0:0]Q;
  wire access_type_reg;
  wire access_type_reg_0;
  wire bank2_write;
  wire bgt_drp_arb_gnt_i;
  wire [10:0]dac0_daddr_mon;
  wire dac0_den_mon;
  wire dac0_den_mon_INST_0_i_1_n_0;
  wire dac0_den_mon_INST_0_i_2_n_0;
  wire dac0_dgnt_mon;
  wire [15:0]dac0_di_mon;
  wire [2:0]dac0_drpaddr_tc;
  wire dac0_drprdy_por;
  wire dac0_drprdy_tc;
  wire dac0_dwe_mon_INST_0_0;
  wire [0:0]dac0_dwe_mon_INST_0_1;
  wire dac0_dwe_mon_INST_0_i_1_n_0;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire dac0_reset_i;
  wire dac_bgt_gnt;
  wire dac_bgt_req;
  wire dac_drp_rdy_bgt;
  wire drp_RdAck_r_reg;
  wire [2:0]drp_addr;
  wire drp_den;
  wire [15:0]drp_di;
  wire [3:0]drp_drdy_r;
  wire drp_wen;
  wire drp_wen_0;
  wire drpen_por;
  wire drpwe_por;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__3_n_0;
  wire dummy_read_gnt_held_i_2__3_n_0;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_gnt_r_i_1__4_n_0;
  wire dummy_read_req;
  wire dummy_read_req_i_1__3_n_0;
  wire dummy_read_req_i_3__0_n_0;
  wire dummy_read_req_reg_0;
  wire dummy_read_req_reg_1;
  wire [2:0]fsm_cs;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt_i;
  wire \rdata_reg[15] ;
  wire [4:0]\rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[15]_10 ;
  wire \rdata_reg[15]_11 ;
  wire \rdata_reg[15]_12 ;
  wire \rdata_reg[15]_13 ;
  wire \rdata_reg[15]_14 ;
  wire \rdata_reg[15]_15 ;
  wire \rdata_reg[15]_16 ;
  wire \rdata_reg[15]_17 ;
  wire \rdata_reg[15]_18 ;
  wire \rdata_reg[15]_19 ;
  wire [3:0]\rdata_reg[15]_2 ;
  wire \rdata_reg[15]_20 ;
  wire \rdata_reg[15]_21 ;
  wire \rdata_reg[15]_22 ;
  wire \rdata_reg[15]_23 ;
  wire \rdata_reg[15]_24 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire \rdata_reg[15]_5 ;
  wire \rdata_reg[15]_6 ;
  wire \rdata_reg[15]_7 ;
  wire \rdata_reg[15]_8 ;
  wire [15:0]\rdata_reg[15]_9 ;
  wire s_axi_aclk;
  wire [1:0]tc_enable;
  wire tc_gnt_dac0;
  wire tc_req_dac0;
  wire tile_config_drp_arb_gnt;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_reg_0;
  wire user_drp_drdy_i_1__3_n_0;
  wire user_drp_drdy_reg_0;
  wire write_access;
  wire write_access_i_1__3_n_0;

  LUT6 #(
    .INIT(64'h20002000FFFF2000)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(D));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAEAAAE)) 
    \FSM_sequential_fsm_cs[0]_i_1__3 
       (.I0(\FSM_sequential_fsm_cs[0]_i_2_n_0 ),
        .I1(dummy_read_req),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(dac_bgt_req),
        .I5(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \FSM_sequential_fsm_cs[0]_i_2 
       (.I0(fsm_cs[2]),
        .I1(dac_bgt_req),
        .I2(tc_req_dac0),
        .I3(dac0_por_req),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC4F4C0F0FFFFC0F0)) 
    \FSM_sequential_fsm_cs[1]_i_1__3 
       (.I0(\FSM_sequential_fsm_cs_reg[1]_1 ),
        .I1(\FSM_sequential_fsm_cs[2]_i_2__3_n_0 ),
        .I2(tc_req_dac0),
        .I3(\FSM_sequential_fsm_cs_reg[2]_0 ),
        .I4(\FSM_sequential_fsm_cs_reg[1]_2 ),
        .I5(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .O(\FSM_sequential_fsm_cs[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_fsm_cs[1]_i_3__1 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540000)) 
    \FSM_sequential_fsm_cs[2]_i_1__3 
       (.I0(tc_req_dac0),
        .I1(dac_bgt_req),
        .I2(dac0_por_req),
        .I3(\FSM_sequential_fsm_cs_reg[1]_2 ),
        .I4(\FSM_sequential_fsm_cs[2]_i_2__3_n_0 ),
        .I5(\FSM_sequential_fsm_cs[2]_i_3_n_0 ),
        .O(\FSM_sequential_fsm_cs[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__3 
       (.I0(dummy_read_req),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0F00AC000000AC00)) 
    \FSM_sequential_fsm_cs[2]_i_3 
       (.I0(\FSM_sequential_fsm_cs_reg[1]_2 ),
        .I1(dac0_por_req),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[0]),
        .I5(dac_bgt_req),
        .O(\FSM_sequential_fsm_cs[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__3_n_0 ),
        .Q(fsm_cs[0]),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__3_n_0 ),
        .Q(fsm_cs[1]),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__3_n_0 ),
        .Q(fsm_cs[2]),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_tc_sm_state[2]_i_10 
       (.I0(tc_gnt_dac0),
        .I1(tc_enable[0]),
        .I2(tile_config_drp_arb_gnt),
        .I3(tc_enable[1]),
        .O(tile_config_drp_arb_gnt_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h20)) 
    bgt_drp_arb_gnt_i_1
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(bgt_drp_arb_gnt_i));
  FDRE bgt_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_drp_arb_gnt_i),
        .Q(dac_bgt_gnt),
        .R(dac0_reset_i));
  FDRE bgt_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_drp_arb_gnt_i),
        .Q(dac_drp_rdy_bgt),
        .R(user_drp_drdy_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_daddr_mon[0]_INST_0 
       (.I0(\rdata_reg[15] ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_0 [4]),
        .I4(fsm_cs[0]),
        .I5(drp_addr[0]),
        .O(dac0_daddr_mon[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \dac0_daddr_mon[10]_INST_0 
       (.I0(\rdata_reg[15]_7 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(drp_addr[2]),
        .I4(fsm_cs[0]),
        .I5(\rdata_reg[15]_0 [4]),
        .O(dac0_daddr_mon[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \dac0_daddr_mon[10]_INST_0_i_2 
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \dac0_daddr_mon[10]_INST_0_i_3 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_daddr_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_1 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_0 [1]),
        .I4(fsm_cs[0]),
        .I5(drp_addr[2]),
        .O(dac0_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hA000A000AFCAA0CA)) 
    \dac0_daddr_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_2 [0]),
        .I1(dac0_drpaddr_tc[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(\rdata_reg[15]_0 [0]),
        .I5(fsm_cs[0]),
        .O(dac0_daddr_mon[2]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_daddr_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_3 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_0 [1]),
        .I4(fsm_cs[0]),
        .I5(drp_addr[2]),
        .O(dac0_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hF0230020)) 
    \dac0_daddr_mon[4]_INST_0 
       (.I0(dac0_drpaddr_tc[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(\rdata_reg[15]_2 [1]),
        .O(dac0_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_daddr_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_4 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_0 [4]),
        .I4(fsm_cs[0]),
        .I5(drp_addr[0]),
        .O(dac0_daddr_mon[5]));
  LUT6 #(
    .INIT(64'hAF00A000A0CAA0CA)) 
    \dac0_daddr_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_2 [2]),
        .I1(dac0_drpaddr_tc[2]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(drp_addr[1]),
        .I5(fsm_cs[0]),
        .O(dac0_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h8082)) 
    \dac0_daddr_mon[7]_INST_0 
       (.I0(\rdata_reg[15]_2 [3]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[0]),
        .O(dac0_daddr_mon[7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \dac0_daddr_mon[8]_INST_0 
       (.I0(\rdata_reg[15]_6 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(drp_addr[2]),
        .I4(fsm_cs[0]),
        .I5(\rdata_reg[15]_0 [2]),
        .O(dac0_daddr_mon[8]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \dac0_daddr_mon[9]_INST_0 
       (.I0(\rdata_reg[15]_5 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(drp_addr[2]),
        .I4(fsm_cs[0]),
        .I5(\rdata_reg[15]_0 [3]),
        .O(dac0_daddr_mon[9]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00005D55)) 
    dac0_den_mon_INST_0
       (.I0(dac0_den_mon_INST_0_i_1_n_0),
        .I1(dummy_read_den),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(dac0_den_mon_INST_0_i_2_n_0),
        .O(dac0_den_mon));
  LUT6 #(
    .INIT(64'h4555555555555555)) 
    dac0_den_mon_INST_0_i_1
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(dac0_dwe_mon_INST_0_0),
        .I4(drp_wen_0),
        .I5(dac0_dwe_mon_INST_0_1),
        .O(dac0_den_mon_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hCC0C0044CC0CCC44)) 
    dac0_den_mon_INST_0_i_2
       (.I0(drpen_por),
        .I1(fsm_cs[2]),
        .I2(drp_den),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(\FSM_onehot_state_reg[2] [0]),
        .O(dac0_den_mon_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h20)) 
    dac0_dgnt_mon_INST_0
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .O(dac0_dgnt_mon));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_24 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [0]),
        .I4(fsm_cs[0]),
        .I5(drp_di[0]),
        .O(dac0_di_mon[0]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[10]_INST_0 
       (.I0(\rdata_reg[15]_14 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [10]),
        .I4(fsm_cs[0]),
        .I5(drp_di[10]),
        .O(dac0_di_mon[10]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[11]_INST_0 
       (.I0(\rdata_reg[15]_13 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [11]),
        .I4(fsm_cs[0]),
        .I5(drp_di[11]),
        .O(dac0_di_mon[11]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[12]_INST_0 
       (.I0(\rdata_reg[15]_12 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [12]),
        .I4(fsm_cs[0]),
        .I5(drp_di[12]),
        .O(dac0_di_mon[12]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_11 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [13]),
        .I4(fsm_cs[0]),
        .I5(drp_di[13]),
        .O(dac0_di_mon[13]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[14]_INST_0 
       (.I0(\rdata_reg[15]_10 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [14]),
        .I4(fsm_cs[0]),
        .I5(drp_di[14]),
        .O(dac0_di_mon[14]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[15]_INST_0 
       (.I0(\rdata_reg[15]_8 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [15]),
        .I4(fsm_cs[0]),
        .I5(drp_di[15]),
        .O(dac0_di_mon[15]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_23 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [1]),
        .I4(fsm_cs[0]),
        .I5(drp_di[1]),
        .O(dac0_di_mon[1]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_22 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [2]),
        .I4(fsm_cs[0]),
        .I5(drp_di[2]),
        .O(dac0_di_mon[2]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_21 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [3]),
        .I4(fsm_cs[0]),
        .I5(drp_di[3]),
        .O(dac0_di_mon[3]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_20 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [4]),
        .I4(fsm_cs[0]),
        .I5(drp_di[4]),
        .O(dac0_di_mon[4]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_19 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [5]),
        .I4(fsm_cs[0]),
        .I5(drp_di[5]),
        .O(dac0_di_mon[5]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_18 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [6]),
        .I4(fsm_cs[0]),
        .I5(drp_di[6]),
        .O(dac0_di_mon[6]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[7]_INST_0 
       (.I0(\rdata_reg[15]_17 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [7]),
        .I4(fsm_cs[0]),
        .I5(drp_di[7]),
        .O(dac0_di_mon[7]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[8]_INST_0 
       (.I0(\rdata_reg[15]_16 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [8]),
        .I4(fsm_cs[0]),
        .I5(drp_di[8]),
        .O(dac0_di_mon[8]));
  LUT6 #(
    .INIT(64'hBABABA8A8A8ABA8A)) 
    \dac0_di_mon[9]_INST_0 
       (.I0(\rdata_reg[15]_15 ),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(\rdata_reg[15]_9 [9]),
        .I4(fsm_cs[0]),
        .I5(drp_di[9]),
        .O(dac0_di_mon[9]));
  LUT6 #(
    .INIT(64'h000000005D55FFFF)) 
    dac0_dwe_mon_INST_0
       (.I0(dac0_dwe_mon_INST_0_i_1_n_0),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(drp_wen),
        .I4(fsm_cs[2]),
        .I5(dac0_den_mon_INST_0_i_1_n_0),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFF70FF7F)) 
    dac0_dwe_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[2] [0]),
        .I1(bank2_write),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(drpwe_por),
        .O(dac0_dwe_mon_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    drp_RdAck_r_i_2
       (.I0(drp_RdAck_r_reg),
        .I1(user_drp_drdy_reg_0),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .O(access_type_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \drp_drdy_r[0]_i_1__3 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(dac0_den_mon_INST_0_i_2_n_0),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(dac0_reset_i));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(dac0_reset_i));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(dac0_reset_i));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__3
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(dummy_read_gnt_r),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'h8A808A80BABF8A80)) 
    dummy_read_gnt_held_i_1__3
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(dummy_read_gnt_held_i_2__3_n_0),
        .I5(fsm_cs[2]),
        .O(dummy_read_gnt_held_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dummy_read_gnt_held_i_2__3
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(dummy_read_gnt_held_i_2__3_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__3_n_0),
        .Q(dummy_read_gnt_held),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1__4
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .O(dummy_read_gnt_r_i_1__4_n_0));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_r_i_1__4_n_0),
        .Q(dummy_read_gnt_r),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAEEE)) 
    dummy_read_req_i_1__3
       (.I0(dummy_read_req_reg_0),
        .I1(dummy_read_req),
        .I2(dummy_read_req_i_3__0_n_0),
        .I3(dummy_read_gnt_held),
        .I4(Q),
        .I5(dummy_read_req_reg_1),
        .O(dummy_read_req_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dummy_read_req_i_3__0
       (.I0(drp_drdy_r[3]),
        .I1(write_access),
        .I2(dummy_read_gnt_held_reg_0),
        .O(dummy_read_req_i_3__0_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__3_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h04)) 
    por_drp_arb_gnt_i_1__3
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac0_por_gnt),
        .R(dac0_reset_i));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac0_drprdy_por),
        .R(user_drp_drdy_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    s_axi_wready_reg_i_10
       (.I0(drp_RdAck_r_reg),
        .I1(user_drp_drdy_reg_0),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[1]),
        .O(access_type_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__3
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_dac0),
        .R(dac0_reset_i));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(dac0_drprdy_tc),
        .R(user_drp_drdy_i_1__3_n_0));
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    user_drp_drdy_i_1__3
       (.I0(dummy_read_req_reg_1),
        .I1(Q),
        .I2(dummy_read_gnt_held_reg_0),
        .I3(write_access),
        .I4(drp_drdy_r[3]),
        .O(user_drp_drdy_i_1__3_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_dgnt_mon),
        .Q(user_drp_drdy_reg_0),
        .R(user_drp_drdy_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__3
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(dac0_den_mon),
        .I2(write_access),
        .O(write_access_i_1__3_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__3_n_0),
        .Q(write_access),
        .R(dac0_reset_i));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_4
   (tile_config_drp_arb_gnt,
    tile_config_drp_arb_gnt_i,
    dac1_status_gnt,
    status_drp_arb_gnt_i,
    dac1_por_gnt,
    dac1_drp_rdy,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    dac1_drprdy_tc,
    dac1_drprdy_status,
    dac1_drprdy_por,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    access_type_reg,
    \FSM_onehot_state_reg[1] ,
    dac1_dwe_mon,
    dac1_daddr_mon,
    dac1_den_mon,
    dac1_di_mon,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    p_5_in,
    s_axi_aclk,
    \FSM_onehot_state_reg[2] ,
    dummy_read_gnt_held_reg_0,
    drp_RdAck_r_reg,
    drp_RdAck_r_reg_0,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    dac1_por_req,
    dac1_dreq_mon,
    dac1_status_req,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    tc_req_dac1,
    bank4_write,
    dac1_drpen_por,
    dac1_drpwe_por,
    write_access_reg_0,
    dummy_read_req_reg_0,
    vout12_n,
    Q,
    vout12_n_0,
    vout12_n_1,
    vout12_n_2,
    vout12_n_3,
    vout12_n_4,
    dac1_drpaddr_tc,
    vout12_n_5,
    vout12_n_6,
    vout12_n_7,
    dac1_drpdi_tc,
    vout12_n_8,
    dac1_drpen_status,
    D);
  output tile_config_drp_arb_gnt;
  output tile_config_drp_arb_gnt_i;
  output dac1_status_gnt;
  output status_drp_arb_gnt_i;
  output dac1_por_gnt;
  output dac1_drp_rdy;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output dac1_drprdy_tc;
  output dac1_drprdy_status;
  output dac1_drprdy_por;
  output [0:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  output access_type_reg;
  output \FSM_onehot_state_reg[1] ;
  output dac1_dwe_mon;
  output [10:0]dac1_daddr_mon;
  output dac1_den_mon;
  output [15:0]dac1_di_mon;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  input p_5_in;
  input s_axi_aclk;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input dummy_read_gnt_held_reg_0;
  input drp_RdAck_r_reg;
  input drp_RdAck_r_reg_0;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input dac1_por_req;
  input dac1_dreq_mon;
  input dac1_status_req;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input tc_req_dac1;
  input bank4_write;
  input dac1_drpen_por;
  input dac1_drpwe_por;
  input write_access_reg_0;
  input dummy_read_req_reg_0;
  input vout12_n;
  input [8:0]Q;
  input [9:0]vout12_n_0;
  input [2:0]vout12_n_1;
  input vout12_n_2;
  input vout12_n_3;
  input vout12_n_4;
  input [2:0]dac1_drpaddr_tc;
  input vout12_n_5;
  input vout12_n_6;
  input [15:0]vout12_n_7;
  input [15:0]dac1_drpdi_tc;
  input [15:0]vout12_n_8;
  input dac1_drpen_status;
  input [0:0]D;

  wire [0:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__4_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__4_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [8:0]Q;
  wire access_type_reg;
  wire bank4_write;
  wire [10:0]dac1_daddr_mon;
  wire dac1_den_mon;
  wire dac1_den_mon_INST_0_i_1_n_0;
  wire [15:0]dac1_di_mon;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire [2:0]dac1_drpaddr_tc;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drpen_por;
  wire dac1_drpen_status;
  wire dac1_drprdy_por;
  wire dac1_drprdy_status;
  wire dac1_drprdy_tc;
  wire dac1_drpwe_por;
  wire dac1_dwe_mon;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire dac1_status_gnt;
  wire dac1_status_req;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire [3:0]drp_drdy_r;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_i_1__4_n_0;
  wire dummy_read_gnt_held_i_2__4_n_0;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req_i_1__4_n_0;
  wire dummy_read_req_i_2__4_n_0;
  wire dummy_read_req_i_3__0__0_n_0;
  wire dummy_read_req_reg_0;
  wire [2:0]fsm_cs;
  wire p_5_in;
  wire por_drp_arb_gnt_i;
  wire s_axi_aclk;
  wire status_drp_arb_gnt_i;
  wire tc_req_dac1;
  wire tile_config_drp_arb_gnt;
  wire tile_config_drp_arb_gnt_i;
  wire user_drp_drdy_i_1__4_n_0;
  wire vout12_n;
  wire [9:0]vout12_n_0;
  wire [2:0]vout12_n_1;
  wire vout12_n_2;
  wire vout12_n_3;
  wire vout12_n_4;
  wire vout12_n_5;
  wire vout12_n_6;
  wire [15:0]vout12_n_7;
  wire [15:0]vout12_n_8;
  wire write_access;
  wire write_access_i_1__4_n_0;
  wire write_access_reg_0;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__0 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(dac1_drp_rdy),
        .O(\FSM_sequential_fsm_cs_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00F000CC000000DC)) 
    \FSM_sequential_fsm_cs[0]_i_1__4 
       (.I0(tc_req_dac1),
        .I1(dummy_read_req),
        .I2(dac1_status_req),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[1]),
        .I5(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAEEAAAAAAAAAA)) 
    \FSM_sequential_fsm_cs[1]_i_1__4 
       (.I0(\FSM_sequential_fsm_cs[1]_i_2__4_n_0 ),
        .I1(dac1_status_req),
        .I2(dac1_dreq_mon),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000F04)) 
    \FSM_sequential_fsm_cs[1]_i_2__4 
       (.I0(fsm_cs[1]),
        .I1(\FSM_sequential_fsm_cs_reg[1]_1 ),
        .I2(fsm_cs[2]),
        .I3(tc_req_dac1),
        .I4(dummy_read_req),
        .I5(fsm_cs[0]),
        .O(\FSM_sequential_fsm_cs[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000088CCA8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__4 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__4_n_0 ),
        .I1(dac1_por_req),
        .I2(dac1_dreq_mon),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__4 
       (.I0(dac1_status_req),
        .I1(tc_req_dac1),
        .I2(fsm_cs[0]),
        .I3(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[2]_i_2__4_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__4_n_0 ),
        .Q(fsm_cs[0]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__4_n_0 ),
        .Q(fsm_cs[1]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__4_n_0 ),
        .Q(fsm_cs[2]),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_daddr_mon[0]_INST_0 
       (.I0(Q[0]),
        .I1(dac1_drpaddr_tc[0]),
        .I2(vout12_n_0[0]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_daddr_mon[0]));
  LUT6 #(
    .INIT(64'hEEEEAAAAAAFAAAEE)) 
    \dac1_daddr_mon[10]_INST_0 
       (.I0(vout12_n),
        .I1(Q[8]),
        .I2(vout12_n_0[9]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_daddr_mon[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF02C00200)) 
    \dac1_daddr_mon[1]_INST_0 
       (.I0(vout12_n_0[1]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[1]),
        .I5(vout12_n_6),
        .O(dac1_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF02C00200)) 
    \dac1_daddr_mon[2]_INST_0 
       (.I0(vout12_n_0[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[0]),
        .I5(vout12_n_5),
        .O(dac1_daddr_mon[2]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_daddr_mon[3]_INST_0 
       (.I0(Q[2]),
        .I1(dac1_drpaddr_tc[1]),
        .I2(vout12_n_0[3]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_daddr_mon[3]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_daddr_mon[4]_INST_0 
       (.I0(Q[3]),
        .I1(dac1_drpaddr_tc[2]),
        .I2(vout12_n_0[4]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_daddr_mon[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF02C00200)) 
    \dac1_daddr_mon[5]_INST_0 
       (.I0(vout12_n_0[5]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[0]),
        .I5(vout12_n_4),
        .O(dac1_daddr_mon[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF02C00200)) 
    \dac1_daddr_mon[6]_INST_0 
       (.I0(vout12_n_0[6]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[1]),
        .I5(vout12_n_3),
        .O(dac1_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \dac1_daddr_mon[7]_INST_0 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[0]),
        .I3(Q[6]),
        .O(dac1_daddr_mon[7]));
  LUT6 #(
    .INIT(64'hEEEEAAAAAAFAAAEE)) 
    \dac1_daddr_mon[8]_INST_0 
       (.I0(vout12_n),
        .I1(Q[7]),
        .I2(vout12_n_0[7]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_daddr_mon[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF02C00200)) 
    \dac1_daddr_mon[9]_INST_0 
       (.I0(vout12_n_0[8]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(vout12_n_1[2]),
        .I5(vout12_n_2),
        .O(dac1_daddr_mon[9]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \dac1_daddr_mon[9]_INST_0_i_2 
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAEA)) 
    dac1_den_mon_INST_0
       (.I0(dac1_den_mon_INST_0_i_1_n_0),
        .I1(fsm_cs[0]),
        .I2(dummy_read_den),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[1]),
        .I5(write_access_reg_0),
        .O(dac1_den_mon));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    dac1_den_mon_INST_0_i_1
       (.I0(dac1_drpen_status),
        .I1(dac1_drpen_por),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_den_mon_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dac1_dgnt_mon_INST_0
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[0]_INST_0 
       (.I0(vout12_n_7[0]),
        .I1(dac1_drpdi_tc[0]),
        .I2(vout12_n_8[0]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[0]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[10]_INST_0 
       (.I0(vout12_n_7[10]),
        .I1(dac1_drpdi_tc[10]),
        .I2(vout12_n_8[10]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[10]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[11]_INST_0 
       (.I0(vout12_n_7[11]),
        .I1(dac1_drpdi_tc[11]),
        .I2(vout12_n_8[11]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[11]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[12]_INST_0 
       (.I0(vout12_n_7[12]),
        .I1(dac1_drpdi_tc[12]),
        .I2(vout12_n_8[12]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[12]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[13]_INST_0 
       (.I0(vout12_n_7[13]),
        .I1(dac1_drpdi_tc[13]),
        .I2(vout12_n_8[13]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[13]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[14]_INST_0 
       (.I0(vout12_n_7[14]),
        .I1(dac1_drpdi_tc[14]),
        .I2(vout12_n_8[14]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[14]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[15]_INST_0 
       (.I0(vout12_n_7[15]),
        .I1(dac1_drpdi_tc[15]),
        .I2(vout12_n_8[15]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[15]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[1]_INST_0 
       (.I0(vout12_n_7[1]),
        .I1(dac1_drpdi_tc[1]),
        .I2(vout12_n_8[1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[1]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[2]_INST_0 
       (.I0(vout12_n_7[2]),
        .I1(dac1_drpdi_tc[2]),
        .I2(vout12_n_8[2]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[2]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[3]_INST_0 
       (.I0(vout12_n_7[3]),
        .I1(dac1_drpdi_tc[3]),
        .I2(vout12_n_8[3]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[3]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[4]_INST_0 
       (.I0(vout12_n_7[4]),
        .I1(dac1_drpdi_tc[4]),
        .I2(vout12_n_8[4]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[4]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[5]_INST_0 
       (.I0(vout12_n_7[5]),
        .I1(dac1_drpdi_tc[5]),
        .I2(vout12_n_8[5]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[5]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[6]_INST_0 
       (.I0(vout12_n_7[6]),
        .I1(dac1_drpdi_tc[6]),
        .I2(vout12_n_8[6]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[6]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[7]_INST_0 
       (.I0(vout12_n_7[7]),
        .I1(dac1_drpdi_tc[7]),
        .I2(vout12_n_8[7]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[7]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[8]_INST_0 
       (.I0(vout12_n_7[8]),
        .I1(dac1_drpdi_tc[8]),
        .I2(vout12_n_8[8]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[8]));
  LUT6 #(
    .INIT(64'hAAAA00CC00F000AA)) 
    \dac1_di_mon[9]_INST_0 
       (.I0(vout12_n_7[9]),
        .I1(dac1_drpdi_tc[9]),
        .I2(vout12_n_8[9]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .I5(fsm_cs[1]),
        .O(dac1_di_mon[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    dac1_dwe_mon_INST_0
       (.I0(write_access_reg_0),
        .I1(por_drp_arb_gnt_i),
        .I2(dac1_drpwe_por),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(bank4_write),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(dac1_dwe_mon));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dac1_dwe_mon_INST_0_i_1
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .O(por_drp_arb_gnt_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    drp_RdAck_r_i_1
       (.I0(drp_RdAck_r_reg),
        .I1(dac1_drp_rdy),
        .I2(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I3(drp_RdAck_r_reg_0),
        .I4(drp_RdAck_r_reg_1),
        .I5(drp_RdAck_r_reg_2),
        .O(access_type_reg));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \drp_drdy_r[0]_i_2 
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(bank4_write),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(por_drp_arb_gnt_i),
        .I4(dac1_drpen_por),
        .I5(dac1_drpwe_por),
        .O(\FSM_onehot_state_reg[1] ));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(drp_drdy_r[0]),
        .R(p_5_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_5_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_5_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dummy_read_den_i_1__4
       (.I0(dummy_read_gnt_r),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[1]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hBABF8A808A808A80)) 
    dummy_read_gnt_held_i_1__4
       (.I0(dummy_read_gnt_held),
        .I1(drp_drdy_r[3]),
        .I2(write_access),
        .I3(dummy_read_gnt_held_reg_0),
        .I4(dummy_read_gnt_held_i_2__4_n_0),
        .I5(fsm_cs[0]),
        .O(dummy_read_gnt_held_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dummy_read_gnt_held_i_2__4
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .O(dummy_read_gnt_held_i_2__4_n_0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_i_1__4_n_0),
        .Q(dummy_read_gnt_held),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h10)) 
    dummy_read_gnt_r_i_1__3
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    dummy_read_req_i_1__4
       (.I0(dummy_read_req_i_2__4_n_0),
        .I1(dummy_read_req_i_3__0__0_n_0),
        .I2(dummy_read_req_reg_0),
        .I3(bank4_write),
        .I4(\FSM_onehot_state_reg[2] [0]),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(dummy_read_req_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1DFF0000)) 
    dummy_read_req_i_2__4
       (.I0(dummy_read_gnt_held_reg_0),
        .I1(write_access),
        .I2(drp_drdy_r[3]),
        .I3(dummy_read_gnt_held),
        .I4(dummy_read_req),
        .I5(p_5_in),
        .O(dummy_read_req_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    dummy_read_req_i_3__0__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(dummy_read_req_i_3__0__0_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__4_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac1_por_gnt),
        .R(p_5_in));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac1_drprdy_por),
        .R(user_drp_drdy_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h40)) 
    status_drp_arb_gnt_i_1
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .O(status_drp_arb_gnt_i));
  FDRE status_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_drp_arb_gnt_i),
        .Q(dac1_status_gnt),
        .R(p_5_in));
  FDRE status_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(status_drp_arb_gnt_i),
        .Q(dac1_drprdy_status),
        .R(user_drp_drdy_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__4
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[0]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tile_config_drp_arb_gnt),
        .R(p_5_in));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(dac1_drprdy_tc),
        .R(user_drp_drdy_i_1__4_n_0));
  LUT4 #(
    .INIT(16'hABFB)) 
    user_drp_drdy_i_1__4
       (.I0(p_5_in),
        .I1(dummy_read_gnt_held_reg_0),
        .I2(write_access),
        .I3(drp_drdy_r[3]),
        .O(user_drp_drdy_i_1__4_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .Q(dac1_drp_rdy),
        .R(user_drp_drdy_i_1__4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__4
       (.I0(dac1_dwe_mon),
        .I1(dac1_den_mon),
        .I2(write_access),
        .O(write_access_i_1__4_n_0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_i_1__4_n_0),
        .Q(write_access),
        .R(p_5_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control
   (access_type_reg_0,
    adc0_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank10_write,
    bank10_read,
    \FSM_onehot_state_reg[3]_0 ,
    user_drp_drdy,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output adc0_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank10_write;
  input bank10_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input user_drp_drdy;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__2_n_0 ;
  wire \FSM_onehot_state[3]_i_1__1_n_0 ;
  wire \FSM_onehot_state[4]_i_1__0_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc0_drp_we;
  wire bank10_read;
  wire bank10_write;
  wire s_axi_aclk;
  wire user_drp_drdy;

  LUT6 #(
    .INIT(64'h10101010FFFFFF10)) 
    \FSM_onehot_state[0]_i_1__2 
       (.I0(bank10_write),
        .I1(bank10_read),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\FSM_onehot_state[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__1 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(user_drp_drdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__0 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_4__0 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(access_type_reg_0),
        .I3(user_drp_drdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__2_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    adc0_dwe_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[4]_0 [1]),
        .I1(bank10_write),
        .O(adc0_drp_we));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_30
   (access_type_reg_0,
    adc1_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank12_write,
    bank12_read,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[3]_1 ,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output adc1_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank12_write;
  input bank12_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input \FSM_onehot_state_reg[3]_1 ;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__4_n_0 ;
  wire \FSM_onehot_state[3]_i_1__2_n_0 ;
  wire \FSM_onehot_state[4]_i_1__1_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc1_drp_we;
  wire bank12_read;
  wire bank12_write;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h10101010FFFFFF10)) 
    \FSM_onehot_state[0]_i_1__4 
       (.I0(bank12_read),
        .I1(bank12_write),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\FSM_onehot_state[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__2 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_1 ),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__1 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_3__2 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_1 ),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__4_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__2_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    adc1_dwe_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[4]_0 [1]),
        .I1(bank12_write),
        .O(adc1_drp_we));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_31
   (access_type_reg_0,
    adc2_dreq_mon,
    \FSM_onehot_state_reg[2]_0 ,
    \FSM_onehot_state_reg[4]_0 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank14_write,
    bank14_read,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[3]_1 ,
    \FSM_onehot_state_reg[4]_1 );
  output access_type_reg_0;
  output adc2_dreq_mon;
  output [2:0]\FSM_onehot_state_reg[2]_0 ;
  output \FSM_onehot_state_reg[4]_0 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank14_write;
  input bank14_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input \FSM_onehot_state_reg[3]_1 ;
  input [2:0]\FSM_onehot_state_reg[4]_1 ;

  wire \FSM_onehot_state[0]_i_1__3_n_0 ;
  wire \FSM_onehot_state[3]_i_1__3_n_0 ;
  wire \FSM_onehot_state[4]_i_1__2_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire [2:0]\FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc2_dreq_mon;
  wire bank14_read;
  wire bank14_write;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1__3 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bank14_read),
        .I2(bank14_write),
        .I3(\FSM_onehot_state_reg[2]_0 [0]),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\FSM_onehot_state[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__3 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_1 ),
        .I4(\FSM_onehot_state_reg[2]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__2 
       (.I0(\FSM_onehot_state_reg[2]_0 [0]),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg[2]_0 [2]),
        .I3(\FSM_onehot_state_reg[2]_0 [1]),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_3__3 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg[3]_0 ),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_1 ),
        .I4(\FSM_onehot_state_reg[2]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__3_n_0 ),
        .Q(\FSM_onehot_state_reg[2]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [0]),
        .Q(\FSM_onehot_state_reg[2]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [1]),
        .Q(\FSM_onehot_state_reg[2]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__3_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [2]),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h7770)) 
    adc2_dreq_mon_INST_0
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(bank14_write),
        .I3(bank14_read),
        .O(adc2_dreq_mon));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_32
   (access_type_reg_0,
    \drp_addr_reg[8] ,
    \drp_addr_reg[0] ,
    \drp_addr_reg[7] ,
    adc3_dreq_mon,
    \FSM_onehot_state_reg[2]_0 ,
    adc3_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    Q,
    bank16_write,
    bank16_read,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[3]_1 ,
    \FSM_onehot_state_reg[4]_1 );
  output access_type_reg_0;
  output \drp_addr_reg[8] ;
  output \drp_addr_reg[0] ;
  output \drp_addr_reg[7] ;
  output adc3_dreq_mon;
  output [2:0]\FSM_onehot_state_reg[2]_0 ;
  output adc3_drp_we;
  output \FSM_onehot_state_reg[4]_0 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input [9:0]Q;
  input bank16_write;
  input bank16_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input \FSM_onehot_state_reg[3]_1 ;
  input [2:0]\FSM_onehot_state_reg[4]_1 ;

  wire \FSM_onehot_state[0]_i_1__1_n_0 ;
  wire \FSM_onehot_state[3]_i_1__4_n_0 ;
  wire \FSM_onehot_state[4]_i_1__3_n_0 ;
  wire \FSM_onehot_state[4]_i_8__0_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire [2:0]\FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire [9:0]Q;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc3_dreq_mon;
  wire adc3_drp_we;
  wire bank16_read;
  wire bank16_write;
  wire \drp_addr_reg[0] ;
  wire \drp_addr_reg[7] ;
  wire \drp_addr_reg[8] ;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1__1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bank16_read),
        .I2(bank16_write),
        .I3(\FSM_onehot_state_reg[2]_0 [0]),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\FSM_onehot_state[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__4 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_1 ),
        .I4(\FSM_onehot_state_reg[2]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__3 
       (.I0(\FSM_onehot_state_reg[2]_0 [0]),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg[2]_0 [2]),
        .I3(\FSM_onehot_state_reg[2]_0 [1]),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_3__4 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg[3]_0 ),
        .I2(access_type_reg_0),
        .I3(\FSM_onehot_state_reg[3]_1 ),
        .I4(\FSM_onehot_state_reg[2]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h033300003CC40000)) 
    \FSM_onehot_state[4]_i_5 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\FSM_onehot_state[4]_i_8__0_n_0 ),
        .I5(Q[3]),
        .O(\drp_addr_reg[0] ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \FSM_onehot_state[4]_i_6__0 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\drp_addr_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_onehot_state[4]_i_7 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[3]),
        .O(\drp_addr_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_state[4]_i_8__0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\FSM_onehot_state[4]_i_8__0_n_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg[2]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [0]),
        .Q(\FSM_onehot_state_reg[2]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [1]),
        .Q(\FSM_onehot_state_reg[2]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__4_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [2]),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7770)) 
    adc3_dreq_mon_INST_0
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(bank16_write),
        .I3(bank16_read),
        .O(adc3_dreq_mon));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc3_dwe_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[2]_0 [1]),
        .I1(bank16_write),
        .O(adc3_drp_we));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_33
   (access_type_reg_0,
    \drp_addr_reg[2] ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    Q,
    \FSM_onehot_state_reg[3]_0 ,
    bank2_write,
    bank2_read,
    dac0_drp_rdy,
    D);
  output access_type_reg_0;
  output \drp_addr_reg[2] ;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input [7:0]Q;
  input \FSM_onehot_state_reg[3]_0 ;
  input bank2_write;
  input bank2_read;
  input dac0_drp_rdy;
  input [2:0]D;

  wire [2:0]D;
  wire \FSM_onehot_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_2__0_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire bank2_read;
  wire bank2_write;
  wire dac0_drp_rdy;
  wire dac0_drp_we;
  wire \drp_addr_reg[2] ;
  wire dummy_read_req_i_4_n_0;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'hFFFF1010FF101010)) 
    \FSM_onehot_state[0]_i_1__0 
       (.I0(bank2_write),
        .I1(bank2_read),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[3]_0 ),
        .I5(\FSM_onehot_state_reg[4]_0 [4]),
        .O(\FSM_onehot_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(dac0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_2__0 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \FSM_onehot_state[4]_i_5__0 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(access_type_reg_0),
        .I3(dac0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(D[0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(D[1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(D[2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    dummy_read_req_i_2__3
       (.I0(dummy_read_req_i_4_n_0),
        .I1(Q[2]),
        .I2(\FSM_onehot_state_reg[4]_0 [1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\drp_addr_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    dummy_read_req_i_4
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(dac0_drp_we),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(dummy_read_req_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dummy_read_req_i_5
       (.I0(\FSM_onehot_state_reg[4]_0 [1]),
        .I1(bank2_write),
        .O(dac0_drp_we));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_34
   (access_type_reg_0,
    \drp_addr_reg[0] ,
    dac1_dreq_mon,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    Q,
    bank4_write,
    bank4_read,
    \FSM_onehot_state_reg[3]_0 ,
    dac1_drp_rdy,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output \drp_addr_reg[0] ;
  output dac1_dreq_mon;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input [7:0]Q;
  input bank4_write;
  input bank4_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input dac1_drp_rdy;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1__0_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_9_n_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire bank4_read;
  wire bank4_write;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire \drp_addr_reg[0] ;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(bank4_read),
        .I2(bank4_write),
        .I3(\FSM_onehot_state_reg[4]_0 [0]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[3]_0 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(dac1_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(\FSM_onehot_state_reg[4]_0 [0]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [3]),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_3__1 
       (.I0(\FSM_onehot_state_reg[4]_0 [4]),
        .I1(\FSM_onehot_state_reg[3]_0 ),
        .I2(access_type_reg_0),
        .I3(dac1_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h000000883F300000)) 
    \FSM_onehot_state[4]_i_8 
       (.I0(\FSM_onehot_state[4]_i_9_n_0 ),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\drp_addr_reg[0] ));
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_onehot_state[4]_i_9 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\FSM_onehot_state[4]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h7770)) 
    dac1_dreq_mon_INST_0
       (.I0(\FSM_onehot_state_reg[4]_0 [4]),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(bank4_write),
        .I3(bank4_read),
        .O(dac1_dreq_mon));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control_top" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_top
   (access_type_reg,
    access_type_reg_0,
    access_type_reg_1,
    access_type_reg_2,
    access_type_reg_3,
    access_type_reg_4,
    \drp_addr_reg[2] ,
    \FSM_onehot_state_reg[4] ,
    \drp_addr_reg[0] ,
    \drp_addr_reg[8] ,
    \drp_addr_reg[0]_0 ,
    \drp_addr_reg[7] ,
    dac1_dreq_mon,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[4]_2 ,
    adc3_dreq_mon,
    \FSM_onehot_state_reg[2] ,
    adc3_drp_we,
    adc0_drp_we,
    \FSM_onehot_state_reg[4]_3 ,
    adc2_dreq_mon,
    \FSM_onehot_state_reg[2]_0 ,
    adc1_drp_we,
    \FSM_onehot_state_reg[4]_4 ,
    \FSM_onehot_state_reg[4]_5 ,
    \FSM_onehot_state_reg[4]_6 ,
    \FSM_onehot_state_reg[4]_7 ,
    \FSM_onehot_state_reg[4]_8 ,
    SR,
    access_type_reg_5,
    s_axi_aclk,
    access_type_reg_6,
    access_type_reg_7,
    access_type_reg_8,
    access_type_reg_9,
    access_type_reg_10,
    Q,
    \FSM_onehot_state_reg[3] ,
    bank4_write,
    bank4_read,
    \FSM_onehot_state_reg[3]_0 ,
    bank2_write,
    bank2_read,
    dac0_drp_rdy,
    dac1_drp_rdy,
    bank16_write,
    bank16_read,
    \FSM_onehot_state_reg[3]_1 ,
    bank10_write,
    bank10_read,
    \FSM_onehot_state_reg[3]_2 ,
    bank14_write,
    bank14_read,
    \FSM_onehot_state_reg[3]_3 ,
    bank12_write,
    bank12_read,
    \FSM_onehot_state_reg[3]_4 ,
    user_drp_drdy,
    \FSM_onehot_state_reg[3]_5 ,
    \FSM_onehot_state_reg[3]_6 ,
    \FSM_onehot_state_reg[3]_7 ,
    D,
    \FSM_onehot_state_reg[4]_9 ,
    \FSM_onehot_state_reg[4]_10 ,
    \FSM_onehot_state_reg[4]_11 ,
    \FSM_onehot_state_reg[4]_12 ,
    \FSM_onehot_state_reg[4]_13 );
  output access_type_reg;
  output access_type_reg_0;
  output access_type_reg_1;
  output access_type_reg_2;
  output access_type_reg_3;
  output access_type_reg_4;
  output \drp_addr_reg[2] ;
  output [4:0]\FSM_onehot_state_reg[4] ;
  output \drp_addr_reg[0] ;
  output \drp_addr_reg[8] ;
  output \drp_addr_reg[0]_0 ;
  output \drp_addr_reg[7] ;
  output dac1_dreq_mon;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  output \FSM_onehot_state_reg[4]_2 ;
  output adc3_dreq_mon;
  output [2:0]\FSM_onehot_state_reg[2] ;
  output adc3_drp_we;
  output adc0_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_3 ;
  output adc2_dreq_mon;
  output [2:0]\FSM_onehot_state_reg[2]_0 ;
  output adc1_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_4 ;
  output \FSM_onehot_state_reg[4]_5 ;
  output \FSM_onehot_state_reg[4]_6 ;
  output \FSM_onehot_state_reg[4]_7 ;
  output \FSM_onehot_state_reg[4]_8 ;
  input [0:0]SR;
  input access_type_reg_5;
  input s_axi_aclk;
  input access_type_reg_6;
  input access_type_reg_7;
  input access_type_reg_8;
  input access_type_reg_9;
  input access_type_reg_10;
  input [10:0]Q;
  input \FSM_onehot_state_reg[3] ;
  input bank4_write;
  input bank4_read;
  input \FSM_onehot_state_reg[3]_0 ;
  input bank2_write;
  input bank2_read;
  input dac0_drp_rdy;
  input dac1_drp_rdy;
  input bank16_write;
  input bank16_read;
  input \FSM_onehot_state_reg[3]_1 ;
  input bank10_write;
  input bank10_read;
  input \FSM_onehot_state_reg[3]_2 ;
  input bank14_write;
  input bank14_read;
  input \FSM_onehot_state_reg[3]_3 ;
  input bank12_write;
  input bank12_read;
  input \FSM_onehot_state_reg[3]_4 ;
  input user_drp_drdy;
  input \FSM_onehot_state_reg[3]_5 ;
  input \FSM_onehot_state_reg[3]_6 ;
  input \FSM_onehot_state_reg[3]_7 ;
  input [2:0]D;
  input [2:0]\FSM_onehot_state_reg[4]_9 ;
  input [2:0]\FSM_onehot_state_reg[4]_10 ;
  input [2:0]\FSM_onehot_state_reg[4]_11 ;
  input [2:0]\FSM_onehot_state_reg[4]_12 ;
  input [2:0]\FSM_onehot_state_reg[4]_13 ;

  wire [2:0]D;
  wire [2:0]\FSM_onehot_state_reg[2] ;
  wire [2:0]\FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[3]_2 ;
  wire \FSM_onehot_state_reg[3]_3 ;
  wire \FSM_onehot_state_reg[3]_4 ;
  wire \FSM_onehot_state_reg[3]_5 ;
  wire \FSM_onehot_state_reg[3]_6 ;
  wire \FSM_onehot_state_reg[3]_7 ;
  wire [4:0]\FSM_onehot_state_reg[4] ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_10 ;
  wire [2:0]\FSM_onehot_state_reg[4]_11 ;
  wire [2:0]\FSM_onehot_state_reg[4]_12 ;
  wire [2:0]\FSM_onehot_state_reg[4]_13 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire [4:0]\FSM_onehot_state_reg[4]_3 ;
  wire [4:0]\FSM_onehot_state_reg[4]_4 ;
  wire \FSM_onehot_state_reg[4]_5 ;
  wire \FSM_onehot_state_reg[4]_6 ;
  wire \FSM_onehot_state_reg[4]_7 ;
  wire \FSM_onehot_state_reg[4]_8 ;
  wire [2:0]\FSM_onehot_state_reg[4]_9 ;
  wire [10:0]Q;
  wire [0:0]SR;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_10;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire access_type_reg_5;
  wire access_type_reg_6;
  wire access_type_reg_7;
  wire access_type_reg_8;
  wire access_type_reg_9;
  wire adc0_drp_we;
  wire adc1_drp_we;
  wire adc2_dreq_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_we;
  wire bank10_read;
  wire bank10_write;
  wire bank12_read;
  wire bank12_write;
  wire bank14_read;
  wire bank14_write;
  wire bank16_read;
  wire bank16_write;
  wire bank2_read;
  wire bank2_write;
  wire bank4_read;
  wire bank4_write;
  wire dac0_drp_rdy;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire \drp_addr_reg[0] ;
  wire \drp_addr_reg[0]_0 ;
  wire \drp_addr_reg[2] ;
  wire \drp_addr_reg[7] ;
  wire \drp_addr_reg[8] ;
  wire s_axi_aclk;
  wire user_drp_drdy;

  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control i_adc0_drp_control
       (.\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_2 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_3 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_5 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_10 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_1),
        .access_type_reg_1(access_type_reg_7),
        .adc0_drp_we(adc0_drp_we),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .s_axi_aclk(s_axi_aclk),
        .user_drp_drdy(user_drp_drdy));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_30 i_adc1_drp_control
       (.\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_4 ),
        .\FSM_onehot_state_reg[3]_1 (\FSM_onehot_state_reg[3]_5 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_6 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_11 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_2),
        .access_type_reg_1(access_type_reg_8),
        .adc1_drp_we(adc1_drp_we),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .s_axi_aclk(s_axi_aclk));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_31 i_adc2_drp_control
       (.\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2]_0 ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_3 ),
        .\FSM_onehot_state_reg[3]_1 (\FSM_onehot_state_reg[3]_6 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_7 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_12 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_3),
        .access_type_reg_1(access_type_reg_9),
        .adc2_dreq_mon(adc2_dreq_mon),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .s_axi_aclk(s_axi_aclk));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_32 i_adc3_drp_control
       (.\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_1 ),
        .\FSM_onehot_state_reg[3]_1 (\FSM_onehot_state_reg[3]_7 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_8 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_13 ),
        .Q({Q[10:7],Q[5:0]}),
        .SR(SR),
        .access_type_reg_0(access_type_reg_4),
        .access_type_reg_1(access_type_reg_10),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_we(adc3_drp_we),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .\drp_addr_reg[0] (\drp_addr_reg[0]_0 ),
        .\drp_addr_reg[7] (\drp_addr_reg[7] ),
        .\drp_addr_reg[8] (\drp_addr_reg[8] ),
        .s_axi_aclk(s_axi_aclk));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_33 i_dac0_drp_control
       (.D(D),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_1 ),
        .Q(Q[7:0]),
        .SR(SR),
        .access_type_reg_0(access_type_reg),
        .access_type_reg_1(access_type_reg_5),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .dac0_drp_rdy(dac0_drp_rdy),
        .\drp_addr_reg[2] (\drp_addr_reg[2] ),
        .s_axi_aclk(s_axi_aclk));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_control_34 i_dac1_drp_control
       (.\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_0 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_0 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_9 ),
        .Q({Q[10:8],Q[6],Q[4],Q[2:0]}),
        .SR(SR),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_6),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .\drp_addr_reg[0] (\drp_addr_reg[0] ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack
   (read_ack_tog,
    read_ack_tog_r,
    read_ack_tog_reg_0,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    s_axi_aresetn);
  output read_ack_tog;
  output read_ack_tog_r;
  output read_ack_tog_reg_0;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input s_axi_aresetn;

  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog;
  wire axi_read_req_tog_i_1__21_n_0;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__21
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog),
        .O(axi_read_req_tog_i_1__21_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__21_n_0),
        .Q(axi_read_req_tog),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'h6F)) 
    axi_timeout_r_i_1
       (.I0(read_ack_tog),
        .I1(read_ack_tog_r),
        .I2(s_axi_aresetn),
        .O(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog),
        .Q(read_ack_tog_r),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog),
        .Q(read_ack_tog),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_10
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__0_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__0
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__0_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__0_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_11
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_12
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__4_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__4
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__4_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__4_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_13
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    s_axi_aresetn_0,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    dac1_powerup_state_out_reg,
    s_axi_aresetn,
    dac1_powerup_state_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output s_axi_aresetn_0;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input dac1_powerup_state_out_reg;
  input s_axi_aresetn;
  input dac1_powerup_state_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__3_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire dac1_powerup_state_out_reg;
  wire dac1_powerup_state_out_reg_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__3
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__3_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__3_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  LUT5 #(
    .INIT(32'h08000008)) 
    dac1_powerup_state_out_i_1
       (.I0(dac1_powerup_state_out_reg),
        .I1(s_axi_aresetn),
        .I2(dac1_powerup_state_out_reg_0),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .O(s_axi_aresetn_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_14
   (read_ack_tog_0,
    read_ack_tog_r_1,
    adc00_overvol_out_reg,
    read_ack_tog_r_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    adc00_overvol_irq,
    adc00_irq_sync,
    s_axi_aresetn,
    adc00_overvol_out_reg_0);
  output read_ack_tog_0;
  output read_ack_tog_r_1;
  output adc00_overvol_out_reg;
  input read_ack_tog_r_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input adc00_overvol_irq;
  input [0:0]adc00_irq_sync;
  input s_axi_aresetn;
  input adc00_overvol_out_reg_0;

  wire [0:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc00_overvol_out_reg;
  wire adc00_overvol_out_reg_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog;
  wire axi_read_req_tog_i_1__12_n_0;
  wire read_ack_tog_0;
  wire read_ack_tog_r_1;
  wire read_ack_tog_r_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc00_overvol_out_i_1
       (.I0(adc00_overvol_irq),
        .I1(adc00_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_1),
        .I4(read_ack_tog_0),
        .I5(adc00_overvol_out_reg_0),
        .O(adc00_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__12
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog),
        .O(axi_read_req_tog_i_1__12_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__12_n_0),
        .Q(axi_read_req_tog),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_0),
        .Q(read_ack_tog_r_1),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog),
        .Q(read_ack_tog_0),
        .R(read_ack_tog_r_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_15
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc01_overvol_out_reg,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    adc01_overvol_irq,
    adc01_irq_sync,
    s_axi_aresetn,
    adc01_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc01_overvol_out_reg;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input adc01_overvol_irq;
  input [0:0]adc01_irq_sync;
  input s_axi_aresetn;
  input adc01_overvol_out_reg_0;

  wire [0:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc01_overvol_out_reg;
  wire adc01_overvol_out_reg_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__20_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc01_overvol_out_i_1
       (.I0(adc01_overvol_irq),
        .I1(adc01_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc01_overvol_out_reg_0),
        .O(adc01_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__20
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__20_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__20_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_16
   (adc02_overvol_out_reg,
    adc02_overvol_ack,
    read_ack_tog_r_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    adc02_overvol_irq,
    adc02_irq_sync,
    s_axi_aresetn,
    adc02_overvol_out_reg_0);
  output adc02_overvol_out_reg;
  output adc02_overvol_ack;
  input read_ack_tog_r_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input adc02_overvol_irq;
  input [0:0]adc02_irq_sync;
  input s_axi_aresetn;
  input adc02_overvol_out_reg_0;

  wire [0:0]adc02_irq_sync;
  wire adc02_overvol_ack;
  wire adc02_overvol_irq;
  wire adc02_overvol_out_reg;
  wire adc02_overvol_out_reg_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__16_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc02_overvol_out_i_1
       (.I0(adc02_overvol_irq),
        .I1(adc02_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc02_overvol_out_reg_0),
        .O(adc02_overvol_out_reg));
  LUT2 #(
    .INIT(4'h6)) 
    axi_RdAck_i_12
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .O(adc02_overvol_ack));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__16
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__16_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__16_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_17
   (read_ack_tog_r_reg_0,
    adc03_overvol_out_reg,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_RdAck_i_7,
    axi_RdAck_i_7_0,
    adc03_overvol_irq,
    adc03_irq_sync,
    s_axi_aresetn,
    adc03_overvol_out_reg_0);
  output read_ack_tog_r_reg_0;
  output adc03_overvol_out_reg;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_RdAck_i_7;
  input axi_RdAck_i_7_0;
  input adc03_overvol_irq;
  input [0:0]adc03_irq_sync;
  input s_axi_aresetn;
  input adc03_overvol_out_reg_0;

  wire [0:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc03_overvol_out_reg;
  wire adc03_overvol_out_reg_0;
  wire axi_RdAck_i_7;
  wire axi_RdAck_i_7_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__8_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc03_overvol_out_i_1
       (.I0(adc03_overvol_irq),
        .I1(adc03_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc03_overvol_out_reg_0),
        .O(adc03_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_11
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_7),
        .I3(axi_RdAck_i_7_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__8
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__8_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__8_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_18
   (read_ack_tog_r_reg_0,
    adc10_overvol_out_reg,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_reg_2,
    adc10_overvol_irq,
    adc10_irq_sync,
    s_axi_aresetn,
    adc10_overvol_out_reg_0);
  output read_ack_tog_r_reg_0;
  output adc10_overvol_out_reg;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_reg_2;
  input adc10_overvol_irq;
  input [0:0]adc10_irq_sync;
  input s_axi_aresetn;
  input adc10_overvol_out_reg_0;

  wire [0:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc10_overvol_out_reg;
  wire adc10_overvol_out_reg_0;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_RdAck_reg_2;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__11_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc10_overvol_out_i_1
       (.I0(adc10_overvol_irq),
        .I1(adc10_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc10_overvol_out_reg_0),
        .O(adc10_overvol_out_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    axi_RdAck_i_3
       (.I0(axi_RdAck_reg),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(read_ack_tog_reg_n_0),
        .I3(axi_RdAck_reg_0),
        .I4(axi_RdAck_reg_1),
        .I5(axi_RdAck_reg_2),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__11
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__11_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__11_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_19
   (axi_RdAck_r_reg,
    adc11_overvol_out_reg,
    read_ack_tog_r_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_RdAck_r,
    axi_RdAck_i_7,
    axi_RdAck_i_7_0,
    adc02_overvol_ack,
    adc11_overvol_irq,
    adc11_irq_sync,
    s_axi_aresetn,
    adc11_overvol_out_reg_0);
  output axi_RdAck_r_reg;
  output adc11_overvol_out_reg;
  input read_ack_tog_r_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_RdAck_r;
  input axi_RdAck_i_7;
  input axi_RdAck_i_7_0;
  input adc02_overvol_ack;
  input adc11_overvol_irq;
  input [0:0]adc11_irq_sync;
  input s_axi_aresetn;
  input adc11_overvol_out_reg_0;

  wire adc02_overvol_ack;
  wire [0:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc11_overvol_out_reg;
  wire adc11_overvol_out_reg_0;
  wire axi_RdAck_i_7;
  wire axi_RdAck_i_7_0;
  wire axi_RdAck_r;
  wire axi_RdAck_r_reg;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__19_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc11_overvol_out_i_1
       (.I0(adc11_overvol_irq),
        .I1(adc11_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc11_overvol_out_reg_0),
        .O(adc11_overvol_out_reg));
  LUT6 #(
    .INIT(64'hFFBEFFFFFFFFFFBE)) 
    axi_RdAck_i_10
       (.I0(axi_RdAck_r),
        .I1(axi_RdAck_i_7),
        .I2(axi_RdAck_i_7_0),
        .I3(adc02_overvol_ack),
        .I4(read_ack_tog_reg_n_0),
        .I5(read_ack_tog_r_reg_n_0),
        .O(axi_RdAck_r_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__19
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__19_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__19_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_20
   (read_ack_tog_reg_0,
    adc12_overvol_out_reg,
    read_ack_tog_r_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_RdAck_i_3,
    axi_RdAck_i_3_0,
    axi_RdAck_i_3_1,
    adc12_overvol_irq,
    adc12_irq_sync,
    s_axi_aresetn,
    adc12_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output adc12_overvol_out_reg;
  input read_ack_tog_r_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_RdAck_i_3;
  input axi_RdAck_i_3_0;
  input axi_RdAck_i_3_1;
  input adc12_overvol_irq;
  input [0:0]adc12_irq_sync;
  input s_axi_aresetn;
  input adc12_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc12_irq_sync;
  wire adc12_overvol_irq;
  wire adc12_overvol_out_reg;
  wire adc12_overvol_out_reg_0;
  wire axi_RdAck_i_3;
  wire axi_RdAck_i_3_0;
  wire axi_RdAck_i_3_1;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__15_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc12_overvol_out_i_1
       (.I0(adc12_overvol_irq),
        .I1(adc12_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc12_overvol_out_reg_0),
        .O(adc12_overvol_out_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    axi_RdAck_i_6
       (.I0(axi_RdAck_i_3),
        .I1(axi_RdAck_i_3_0),
        .I2(read_ack_tog_reg_n_0),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(axi_RdAck_i_3_1),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__15
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__15_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__15_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_21
   (read_ack_tog_reg_0,
    adc13_overvol_out_reg,
    read_ack_tog_r_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    read_ack_tog,
    read_ack_tog_r,
    axi_RdAck_i_2,
    adc13_overvol_irq,
    adc13_irq_sync,
    s_axi_aresetn,
    adc13_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output adc13_overvol_out_reg;
  input read_ack_tog_r_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input read_ack_tog;
  input read_ack_tog_r;
  input axi_RdAck_i_2;
  input adc13_overvol_irq;
  input [0:0]adc13_irq_sync;
  input s_axi_aresetn;
  input adc13_overvol_out_reg_0;

  wire [0:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc13_overvol_out_reg;
  wire adc13_overvol_out_reg_0;
  wire axi_RdAck_i_2;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__7_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc13_overvol_out_i_1
       (.I0(adc13_overvol_irq),
        .I1(adc13_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc13_overvol_out_reg_0),
        .O(adc13_overvol_out_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    axi_RdAck_i_5
       (.I0(read_ack_tog),
        .I1(read_ack_tog_r),
        .I2(read_ack_tog_reg_n_0),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(axi_RdAck_i_2),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__7
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__7_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__7_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_22
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc20_overvol_out_reg,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    adc20_overvol_irq,
    adc20_irq_sync,
    s_axi_aresetn,
    adc20_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc20_overvol_out_reg;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input adc20_overvol_irq;
  input [0:0]adc20_irq_sync;
  input s_axi_aresetn;
  input adc20_overvol_out_reg_0;

  wire [0:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire adc20_overvol_out_reg;
  wire adc20_overvol_out_reg_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__10_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc20_overvol_out_i_1
       (.I0(adc20_overvol_irq),
        .I1(adc20_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc20_overvol_out_reg_0),
        .O(adc20_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__10
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__10_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__10_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_23
   (read_ack_tog_r_reg_0,
    adc21_overvol_out_reg,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_RdAck_i_6,
    axi_RdAck_i_6_0,
    adc21_overvol_irq,
    adc21_irq_sync,
    s_axi_aresetn,
    adc21_overvol_out_reg_0);
  output read_ack_tog_r_reg_0;
  output adc21_overvol_out_reg;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_RdAck_i_6;
  input axi_RdAck_i_6_0;
  input adc21_overvol_irq;
  input [0:0]adc21_irq_sync;
  input s_axi_aresetn;
  input adc21_overvol_out_reg_0;

  wire [0:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc21_overvol_out_reg;
  wire adc21_overvol_out_reg_0;
  wire axi_RdAck_i_6;
  wire axi_RdAck_i_6_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__18_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc21_overvol_out_i_1
       (.I0(adc21_overvol_irq),
        .I1(adc21_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc21_overvol_out_reg_0),
        .O(adc21_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_9
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_6),
        .I3(axi_RdAck_i_6_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__18
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__18_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__18_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_24
   (read_ack_tog_r_reg_0,
    adc22_overvol_out_reg,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_RdAck_i_5,
    axi_RdAck_i_5_0,
    adc22_overvol_irq,
    adc22_irq_sync,
    s_axi_aresetn,
    adc22_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_r_reg_0;
  output adc22_overvol_out_reg;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_RdAck_i_5;
  input axi_RdAck_i_5_0;
  input adc22_overvol_irq;
  input [0:0]adc22_irq_sync;
  input s_axi_aresetn;
  input adc22_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire adc22_overvol_out_reg;
  wire adc22_overvol_out_reg_0;
  wire axi_RdAck_i_5;
  wire axi_RdAck_i_5_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__14_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc22_overvol_out_i_1
       (.I0(adc22_overvol_irq),
        .I1(adc22_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc22_overvol_out_reg_0),
        .O(adc22_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_8
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_5),
        .I3(axi_RdAck_i_5_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__14
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__14_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__14_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_25
   (read_ack_tog_r_reg_0,
    adc23_overvol_out_reg,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_RdAck_i_3,
    axi_RdAck_i_3_0,
    axi_RdAck_i_3_1,
    axi_RdAck_i_3_2,
    adc23_overvol_irq,
    adc23_irq_sync,
    s_axi_aresetn,
    adc23_overvol_out_reg_0);
  output read_ack_tog_r_reg_0;
  output adc23_overvol_out_reg;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_RdAck_i_3;
  input axi_RdAck_i_3_0;
  input axi_RdAck_i_3_1;
  input axi_RdAck_i_3_2;
  input adc23_overvol_irq;
  input [0:0]adc23_irq_sync;
  input s_axi_aresetn;
  input adc23_overvol_out_reg_0;

  wire [0:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc23_overvol_out_reg;
  wire adc23_overvol_out_reg_0;
  wire axi_RdAck_i_3;
  wire axi_RdAck_i_3_0;
  wire axi_RdAck_i_3_1;
  wire axi_RdAck_i_3_2;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__6_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc23_overvol_out_i_1
       (.I0(adc23_overvol_irq),
        .I1(adc23_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc23_overvol_out_reg_0),
        .O(adc23_overvol_out_reg));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    axi_RdAck_i_7
       (.I0(axi_RdAck_i_3),
        .I1(axi_RdAck_i_3_0),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(read_ack_tog_reg_n_0),
        .I4(axi_RdAck_i_3_1),
        .I5(axi_RdAck_i_3_2),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__6
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__6_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__6_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_26
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc30_overvol_out_reg,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    adc30_overvol_irq,
    adc30_irq_sync,
    s_axi_aresetn,
    adc30_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc30_overvol_out_reg;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input adc30_overvol_irq;
  input [0:0]adc30_irq_sync;
  input s_axi_aresetn;
  input adc30_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc30_overvol_out_reg;
  wire adc30_overvol_out_reg_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__9_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc30_overvol_out_i_1
       (.I0(adc30_overvol_irq),
        .I1(adc30_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc30_overvol_out_reg_0),
        .O(adc30_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__9
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__9_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__9_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_27
   (read_ack_tog_r_reg_0,
    adc31_overvol_out_reg,
    read_ack_tog_r_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_RdAck_i_2,
    axi_RdAck_i_2_0,
    adc31_overvol_irq,
    adc31_irq_sync,
    s_axi_aresetn,
    adc31_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_r_reg_0;
  output adc31_overvol_out_reg;
  input read_ack_tog_r_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_RdAck_i_2;
  input axi_RdAck_i_2_0;
  input adc31_overvol_irq;
  input [0:0]adc31_irq_sync;
  input s_axi_aresetn;
  input adc31_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc31_overvol_out_reg;
  wire adc31_overvol_out_reg_0;
  wire axi_RdAck_i_2;
  wire axi_RdAck_i_2_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__17_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc31_overvol_out_i_1
       (.I0(adc31_overvol_irq),
        .I1(adc31_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc31_overvol_out_reg_0),
        .O(adc31_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_4
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_2),
        .I3(axi_RdAck_i_2_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__17
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__17_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__17_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_28
   (adc32_overvol_out_reg,
    read_ack_tog_r_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    adc32_overvol_irq,
    adc32_irq_sync,
    s_axi_aresetn,
    adc32_overvol_out_reg_0);
  output adc32_overvol_out_reg;
  input read_ack_tog_r_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input adc32_overvol_irq;
  input [0:0]adc32_irq_sync;
  input s_axi_aresetn;
  input adc32_overvol_out_reg_0;

  wire [0:0]adc32_irq_sync;
  wire adc32_overvol_irq;
  wire adc32_overvol_out_reg;
  wire adc32_overvol_out_reg_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__13_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc32_overvol_out_i_1
       (.I0(adc32_overvol_irq),
        .I1(adc32_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc32_overvol_out_reg_0),
        .O(adc32_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_r_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__13
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__13_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__13_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_r_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_r_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_29
   (s_axi_aresetn_0,
    read_ack_tog_r_reg_0,
    adc33_overvol_out_reg,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    s_axi_aresetn,
    axi_RdAck_reg,
    read_ack_tog_r_1,
    read_ack_tog_0,
    axi_RdAck_reg_0,
    adc33_overvol_irq,
    adc33_irq_sync,
    adc33_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output s_axi_aresetn_0;
  output read_ack_tog_r_reg_0;
  output adc33_overvol_out_reg;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input s_axi_aresetn;
  input axi_RdAck_reg;
  input read_ack_tog_r_1;
  input read_ack_tog_0;
  input axi_RdAck_reg_0;
  input adc33_overvol_irq;
  input [0:0]adc33_irq_sync;
  input adc33_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire adc33_overvol_out_reg;
  wire adc33_overvol_out_reg_0;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__5_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_0;
  wire read_ack_tog_r_1;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc33_overvol_out_i_1
       (.I0(adc33_overvol_irq),
        .I1(adc33_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc33_overvol_out_reg_0),
        .O(adc33_overvol_out_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    axi_RdAck_i_2
       (.I0(axi_RdAck_reg),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(read_ack_tog_reg_n_0),
        .I3(read_ack_tog_r_1),
        .I4(read_ack_tog_0),
        .I5(axi_RdAck_reg_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(s_axi_aresetn_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__5
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__5_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__5_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(s_axi_aresetn_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(s_axi_aresetn_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(s_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_awready_reg_i_1
       (.I0(s_axi_aresetn),
        .O(s_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_8
   (read_ack_tog,
    read_ack_tog_r,
    read_ack_tog_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog;
  output read_ack_tog_r;
  input read_ack_tog_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog;
  wire axi_read_req_tog_i_1__2_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__2
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog),
        .O(axi_read_req_tog_i_1__2_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__2_n_0),
        .Q(axi_read_req_tog),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog),
        .Q(read_ack_tog_r),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog),
        .Q(read_ack_tog),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_9
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    read_ack_tog_reg_1,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  input read_ack_tog_reg_1;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__1_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1__1
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__1_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__1_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_sync" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_sync
   (\syncstages_ff_reg[4] ,
    dac02_irq_sync,
    irq,
    adc03_irq_en_reg,
    adc2_irq_en_reg,
    adc21_irq_en_reg,
    adc20_irq_en_reg,
    adc23_irq_en_reg,
    adc22_irq_en_reg,
    adc20_irq_sync,
    adc21_irq_sync,
    adc22_irq_sync,
    \adc2_slice2_irq_en_reg[14] ,
    \adc2_slice2_irq_en_reg[3] ,
    \adc2_slice2_irq_en_reg[15] ,
    adc23_irq_sync,
    adc03_irq_en_reg_0,
    adc00_irq_en_reg,
    adc01_irq_en_reg,
    adc02_irq_en_reg,
    adc01_irq_sync,
    adc02_irq_sync,
    \adc0_slice2_irq_en_reg[3] ,
    \adc0_slice2_irq_en_reg[15] ,
    \adc0_slice2_irq_en_reg[14] ,
    adc03_irq_sync,
    adc00_irq_sync,
    adc10_irq_en_reg,
    adc30_irq_en_reg,
    adc30_irq_en_reg_0,
    adc32_irq_en_reg,
    adc31_irq_en_reg,
    adc33_irq_en_reg,
    adc31_irq_sync,
    adc33_irq_sync,
    adc30_irq_sync,
    adc32_irq_sync,
    \adc3_slice2_irq_en_reg[3] ,
    \adc3_slice2_irq_en_reg[15] ,
    adc10_irq_en_reg_0,
    adc12_irq_en_reg,
    adc11_irq_en_reg,
    adc13_irq_en_reg,
    adc11_irq_sync,
    adc13_irq_sync,
    adc10_irq_sync,
    adc12_irq_sync,
    \adc1_slice2_irq_en_reg[14] ,
    \adc1_slice2_irq_en_reg[3] ,
    \adc1_slice2_irq_en_reg[15] ,
    dac1_cmn_irq_en_reg,
    dac03_irq_en_reg,
    dac00_irq_en_reg,
    dac01_irq_en_reg,
    \syncstages_ff_reg[4]_0 ,
    dac01_irq_sync,
    dac03_irq_sync,
    \dac0_slice2_irq_en_reg[14] ,
    dac00_irq_sync,
    dac13_irq_en_reg,
    dac11_irq_en_reg,
    dac12_irq_en_reg,
    \dac1_slice0_irq_en_reg[14] ,
    dac10_irq_sync,
    dac13_irq_sync,
    dac12_irq_sync,
    \dac1_slice2_irq_en_reg[14] ,
    dac11_irq_sync,
    Q,
    p_36_in,
    \IP2Bus_Data[2]_i_11 ,
    irq_enables,
    adc20_irq_en,
    \IP2Bus_Data[0]_i_52 ,
    adc20_overvol_irq,
    adc21_irq_en,
    irq_INST_0_i_11_0,
    adc21_overvol_irq,
    adc22_irq_en,
    \IP2Bus_Data[15]_i_98 ,
    adc22_overvol_irq,
    adc23_irq_en,
    \IP2Bus_Data[3]_i_47 ,
    adc23_overvol_irq,
    adc01_irq_en,
    adc01_overvol_irq,
    \IP2Bus_Data[1]_i_44 ,
    adc02_irq_en,
    \IP2Bus_Data[15]_i_58 ,
    adc02_overvol_irq,
    adc03_irq_en,
    \IP2Bus_Data[3]_i_36 ,
    adc03_overvol_irq,
    adc00_irq_en,
    \IP2Bus_Data[0]_i_10 ,
    adc00_overvol_irq,
    adc31_irq_en,
    adc31_overvol_irq,
    \IP2Bus_Data[1]_i_30 ,
    adc33_irq_en,
    irq_INST_0_i_40_0,
    adc33_overvol_irq,
    adc30_irq_en,
    \IP2Bus_Data[0]_i_19 ,
    adc30_overvol_irq,
    adc32_irq_en,
    \IP2Bus_Data[15]_i_23 ,
    adc32_overvol_irq,
    adc11_irq_en,
    irq_INST_0_i_35_0,
    adc11_overvol_irq,
    adc13_irq_en,
    \IP2Bus_Data[3]_i_53 ,
    adc13_overvol_irq,
    adc10_irq_en,
    \IP2Bus_Data[0]_i_56 ,
    adc10_overvol_irq,
    adc12_irq_en,
    \IP2Bus_Data[15]_i_74 ,
    adc12_overvol_irq,
    irq_0,
    \IP2Bus_Data[1]_i_29 ,
    \IP2Bus_Data[3]_i_7 ,
    \IP2Bus_Data[0]_i_64 ,
    dac1_cmn_irq_en,
    dac1_powerup_state_irq,
    \IP2Bus_Data[0]_i_67 ,
    dac10_irq_en,
    dac13_irq_en,
    \IP2Bus_Data[3]_i_57 ,
    dac12_irq_en,
    \IP2Bus_Data[2]_i_26 ,
    dac11_irq_en,
    \IP2Bus_Data[1]_i_25 ,
    dac00_status,
    s_axi_aclk,
    dac01_status,
    dac02_status,
    dac03_status,
    dac10_status,
    dac11_status,
    dac12_status,
    dac13_status,
    adc00_status,
    adc01_status,
    adc02_status,
    adc03_status,
    adc10_status,
    adc11_status,
    adc12_status,
    adc13_status,
    adc20_status,
    adc21_status,
    adc22_status,
    adc23_status,
    adc30_status,
    adc31_status,
    adc32_status,
    adc33_status);
  output \syncstages_ff_reg[4] ;
  output [0:0]dac02_irq_sync;
  output irq;
  output adc03_irq_en_reg;
  output adc2_irq_en_reg;
  output adc21_irq_en_reg;
  output adc20_irq_en_reg;
  output adc23_irq_en_reg;
  output adc22_irq_en_reg;
  output [3:0]adc20_irq_sync;
  output [3:0]adc21_irq_sync;
  output [0:0]adc22_irq_sync;
  output \adc2_slice2_irq_en_reg[14] ;
  output \adc2_slice2_irq_en_reg[3] ;
  output \adc2_slice2_irq_en_reg[15] ;
  output [3:0]adc23_irq_sync;
  output adc03_irq_en_reg_0;
  output adc00_irq_en_reg;
  output adc01_irq_en_reg;
  output adc02_irq_en_reg;
  output [3:0]adc01_irq_sync;
  output [0:0]adc02_irq_sync;
  output \adc0_slice2_irq_en_reg[3] ;
  output \adc0_slice2_irq_en_reg[15] ;
  output \adc0_slice2_irq_en_reg[14] ;
  output [3:0]adc03_irq_sync;
  output [3:0]adc00_irq_sync;
  output adc10_irq_en_reg;
  output adc30_irq_en_reg;
  output adc30_irq_en_reg_0;
  output adc32_irq_en_reg;
  output adc31_irq_en_reg;
  output adc33_irq_en_reg;
  output [3:0]adc31_irq_sync;
  output [3:0]adc33_irq_sync;
  output [3:0]adc30_irq_sync;
  output [1:0]adc32_irq_sync;
  output \adc3_slice2_irq_en_reg[3] ;
  output \adc3_slice2_irq_en_reg[15] ;
  output adc10_irq_en_reg_0;
  output adc12_irq_en_reg;
  output adc11_irq_en_reg;
  output adc13_irq_en_reg;
  output [3:0]adc11_irq_sync;
  output [3:0]adc13_irq_sync;
  output [3:0]adc10_irq_sync;
  output [0:0]adc12_irq_sync;
  output \adc1_slice2_irq_en_reg[14] ;
  output \adc1_slice2_irq_en_reg[3] ;
  output \adc1_slice2_irq_en_reg[15] ;
  output dac1_cmn_irq_en_reg;
  output dac03_irq_en_reg;
  output dac00_irq_en_reg;
  output dac01_irq_en_reg;
  output \syncstages_ff_reg[4]_0 ;
  output [1:0]dac01_irq_sync;
  output [1:0]dac03_irq_sync;
  output \dac0_slice2_irq_en_reg[14] ;
  output [1:0]dac00_irq_sync;
  output dac13_irq_en_reg;
  output dac11_irq_en_reg;
  output dac12_irq_en_reg;
  output \dac1_slice0_irq_en_reg[14] ;
  output [1:0]dac10_irq_sync;
  output [1:0]dac13_irq_sync;
  output [0:0]dac12_irq_sync;
  output \dac1_slice2_irq_en_reg[14] ;
  output [1:0]dac11_irq_sync;
  input [1:0]Q;
  input [3:0]p_36_in;
  input \IP2Bus_Data[2]_i_11 ;
  input [6:0]irq_enables;
  input adc20_irq_en;
  input [3:0]\IP2Bus_Data[0]_i_52 ;
  input adc20_overvol_irq;
  input adc21_irq_en;
  input [3:0]irq_INST_0_i_11_0;
  input adc21_overvol_irq;
  input adc22_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_98 ;
  input adc22_overvol_irq;
  input adc23_irq_en;
  input [3:0]\IP2Bus_Data[3]_i_47 ;
  input adc23_overvol_irq;
  input adc01_irq_en;
  input adc01_overvol_irq;
  input [3:0]\IP2Bus_Data[1]_i_44 ;
  input adc02_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_58 ;
  input adc02_overvol_irq;
  input adc03_irq_en;
  input [3:0]\IP2Bus_Data[3]_i_36 ;
  input adc03_overvol_irq;
  input adc00_irq_en;
  input [3:0]\IP2Bus_Data[0]_i_10 ;
  input adc00_overvol_irq;
  input adc31_irq_en;
  input adc31_overvol_irq;
  input [3:0]\IP2Bus_Data[1]_i_30 ;
  input adc33_irq_en;
  input [3:0]irq_INST_0_i_40_0;
  input adc33_overvol_irq;
  input adc30_irq_en;
  input [3:0]\IP2Bus_Data[0]_i_19 ;
  input adc30_overvol_irq;
  input adc32_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_23 ;
  input adc32_overvol_irq;
  input adc11_irq_en;
  input [3:0]irq_INST_0_i_35_0;
  input adc11_overvol_irq;
  input adc13_irq_en;
  input [3:0]\IP2Bus_Data[3]_i_53 ;
  input adc13_overvol_irq;
  input adc10_irq_en;
  input [3:0]\IP2Bus_Data[0]_i_56 ;
  input adc10_overvol_irq;
  input adc12_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_74 ;
  input adc12_overvol_irq;
  input irq_0;
  input [1:0]\IP2Bus_Data[1]_i_29 ;
  input [1:0]\IP2Bus_Data[3]_i_7 ;
  input [1:0]\IP2Bus_Data[0]_i_64 ;
  input dac1_cmn_irq_en;
  input dac1_powerup_state_irq;
  input [1:0]\IP2Bus_Data[0]_i_67 ;
  input dac10_irq_en;
  input dac13_irq_en;
  input [1:0]\IP2Bus_Data[3]_i_57 ;
  input dac12_irq_en;
  input [1:0]\IP2Bus_Data[2]_i_26 ;
  input dac11_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_25 ;
  input [1:0]dac00_status;
  input s_axi_aclk;
  input [1:0]dac01_status;
  input [1:0]dac02_status;
  input [1:0]dac03_status;
  input [1:0]dac10_status;
  input [1:0]dac11_status;
  input [1:0]dac12_status;
  input [1:0]dac13_status;
  input [3:0]adc00_status;
  input [3:0]adc01_status;
  input [3:0]adc02_status;
  input [3:0]adc03_status;
  input [3:0]adc10_status;
  input [3:0]adc11_status;
  input [3:0]adc12_status;
  input [3:0]adc13_status;
  input [3:0]adc20_status;
  input [3:0]adc21_status;
  input [3:0]adc22_status;
  input [3:0]adc23_status;
  input [3:0]adc30_status;
  input [3:0]adc31_status;
  input [3:0]adc32_status;
  input [3:0]adc33_status;

  wire [3:0]\IP2Bus_Data[0]_i_10 ;
  wire [3:0]\IP2Bus_Data[0]_i_19 ;
  wire [3:0]\IP2Bus_Data[0]_i_52 ;
  wire [3:0]\IP2Bus_Data[0]_i_56 ;
  wire [1:0]\IP2Bus_Data[0]_i_64 ;
  wire [1:0]\IP2Bus_Data[0]_i_67 ;
  wire [3:0]\IP2Bus_Data[15]_i_23 ;
  wire [3:0]\IP2Bus_Data[15]_i_58 ;
  wire [3:0]\IP2Bus_Data[15]_i_74 ;
  wire [3:0]\IP2Bus_Data[15]_i_98 ;
  wire [1:0]\IP2Bus_Data[1]_i_25 ;
  wire [1:0]\IP2Bus_Data[1]_i_29 ;
  wire [3:0]\IP2Bus_Data[1]_i_30 ;
  wire [3:0]\IP2Bus_Data[1]_i_44 ;
  wire \IP2Bus_Data[2]_i_11 ;
  wire [1:0]\IP2Bus_Data[2]_i_26 ;
  wire [3:0]\IP2Bus_Data[3]_i_36 ;
  wire [3:0]\IP2Bus_Data[3]_i_47 ;
  wire [3:0]\IP2Bus_Data[3]_i_53 ;
  wire [1:0]\IP2Bus_Data[3]_i_57 ;
  wire [1:0]\IP2Bus_Data[3]_i_7 ;
  wire [1:0]Q;
  wire adc00_irq_en;
  wire adc00_irq_en_reg;
  wire [3:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire [3:0]adc00_status;
  wire adc01_irq_en;
  wire adc01_irq_en_reg;
  wire [3:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire [3:0]adc01_status;
  wire adc02_irq_en;
  wire adc02_irq_en_reg;
  wire [0:0]adc02_irq_sync;
  wire adc02_overvol_irq;
  wire [3:1]adc02_stat_sync;
  wire [3:0]adc02_status;
  wire adc03_irq_en;
  wire adc03_irq_en_reg;
  wire adc03_irq_en_reg_0;
  wire [3:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire [3:0]adc03_status;
  wire \adc0_slice2_irq_en_reg[14] ;
  wire \adc0_slice2_irq_en_reg[15] ;
  wire \adc0_slice2_irq_en_reg[3] ;
  wire adc10_irq_en;
  wire adc10_irq_en_reg;
  wire adc10_irq_en_reg_0;
  wire [3:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire [3:0]adc10_status;
  wire adc11_irq_en;
  wire adc11_irq_en_reg;
  wire [3:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire [3:0]adc11_status;
  wire adc12_irq_en;
  wire adc12_irq_en_reg;
  wire [0:0]adc12_irq_sync;
  wire adc12_overvol_irq;
  wire [3:1]adc12_stat_sync;
  wire [3:0]adc12_status;
  wire adc13_irq_en;
  wire adc13_irq_en_reg;
  wire [3:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire [3:0]adc13_status;
  wire \adc1_slice2_irq_en_reg[14] ;
  wire \adc1_slice2_irq_en_reg[15] ;
  wire \adc1_slice2_irq_en_reg[3] ;
  wire adc20_irq_en;
  wire adc20_irq_en_reg;
  wire [3:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire [3:0]adc20_status;
  wire adc21_irq_en;
  wire adc21_irq_en_reg;
  wire [3:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire [3:0]adc21_status;
  wire adc22_irq_en;
  wire adc22_irq_en_reg;
  wire [0:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire [3:1]adc22_stat_sync;
  wire [3:0]adc22_status;
  wire adc23_irq_en;
  wire adc23_irq_en_reg;
  wire [3:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire [3:0]adc23_status;
  wire adc2_irq_en_reg;
  wire \adc2_slice2_irq_en_reg[14] ;
  wire \adc2_slice2_irq_en_reg[15] ;
  wire \adc2_slice2_irq_en_reg[3] ;
  wire adc30_irq_en;
  wire adc30_irq_en_reg;
  wire adc30_irq_en_reg_0;
  wire [3:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire [3:0]adc30_status;
  wire adc31_irq_en;
  wire adc31_irq_en_reg;
  wire [3:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire [3:0]adc31_status;
  wire adc32_irq_en;
  wire adc32_irq_en_reg;
  wire [1:0]adc32_irq_sync;
  wire adc32_overvol_irq;
  wire [3:1]adc32_stat_sync;
  wire [3:0]adc32_status;
  wire adc33_irq_en;
  wire adc33_irq_en_reg;
  wire [3:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire [3:0]adc33_status;
  wire \adc3_slice2_irq_en_reg[15] ;
  wire \adc3_slice2_irq_en_reg[3] ;
  wire dac00_irq_en_reg;
  wire [1:0]dac00_irq_sync;
  wire [1:0]dac00_status;
  wire dac01_irq_en_reg;
  wire [1:0]dac01_irq_sync;
  wire [1:0]dac01_status;
  wire [0:0]dac02_irq_sync;
  wire [0:0]dac02_stat_sync;
  wire [1:0]dac02_status;
  wire dac03_irq_en_reg;
  wire [1:0]dac03_irq_sync;
  wire [1:0]dac03_status;
  wire \dac0_slice2_irq_en_reg[14] ;
  wire dac10_irq_en;
  wire [1:0]dac10_irq_sync;
  wire [1:0]dac10_status;
  wire dac11_irq_en;
  wire dac11_irq_en_reg;
  wire [1:0]dac11_irq_sync;
  wire [1:0]dac11_status;
  wire dac12_irq_en;
  wire dac12_irq_en_reg;
  wire [0:0]dac12_irq_sync;
  wire [0:0]dac12_stat_sync;
  wire [1:0]dac12_status;
  wire dac13_irq_en;
  wire dac13_irq_en_reg;
  wire [1:0]dac13_irq_sync;
  wire [1:0]dac13_status;
  wire dac1_cmn_irq_en;
  wire dac1_cmn_irq_en_reg;
  wire dac1_powerup_state_irq;
  wire \dac1_slice0_irq_en_reg[14] ;
  wire \dac1_slice2_irq_en_reg[14] ;
  wire irq;
  wire irq_0;
  wire [3:0]irq_INST_0_i_11_0;
  wire irq_INST_0_i_1_n_0;
  wire irq_INST_0_i_21_n_0;
  wire irq_INST_0_i_25_n_0;
  wire irq_INST_0_i_26_n_0;
  wire irq_INST_0_i_27_n_0;
  wire irq_INST_0_i_28_n_0;
  wire irq_INST_0_i_29_n_0;
  wire irq_INST_0_i_30_n_0;
  wire irq_INST_0_i_31_n_0;
  wire irq_INST_0_i_32_n_0;
  wire [3:0]irq_INST_0_i_35_0;
  wire [3:0]irq_INST_0_i_40_0;
  wire irq_INST_0_i_41_n_0;
  wire irq_INST_0_i_42_n_0;
  wire irq_INST_0_i_43_n_0;
  wire irq_INST_0_i_44_n_0;
  wire irq_INST_0_i_45_n_0;
  wire irq_INST_0_i_46_n_0;
  wire irq_INST_0_i_47_n_0;
  wire irq_INST_0_i_48_n_0;
  wire irq_INST_0_i_4_n_0;
  wire [6:0]irq_enables;
  wire [3:0]p_36_in;
  wire s_axi_aclk;
  wire \syncstages_ff_reg[4] ;
  wire \syncstages_ff_reg[4]_0 ;

  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[14]_i_54 
       (.I0(\IP2Bus_Data[15]_i_58 [2]),
        .I1(adc02_stat_sync[2]),
        .O(\adc0_slice2_irq_en_reg[14] ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[14]_i_60 
       (.I0(\IP2Bus_Data[15]_i_74 [2]),
        .I1(adc12_stat_sync[2]),
        .O(\adc1_slice2_irq_en_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[14]_i_64 
       (.I0(\IP2Bus_Data[2]_i_26 [0]),
        .I1(dac12_stat_sync),
        .O(\dac1_slice2_irq_en_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_67 
       (.I0(Q[0]),
        .I1(dac02_stat_sync),
        .O(\dac0_slice2_irq_en_reg[14] ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[14]_i_70 
       (.I0(\IP2Bus_Data[15]_i_98 [2]),
        .I1(adc22_stat_sync[2]),
        .O(\adc2_slice2_irq_en_reg[14] ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[15]_i_101 
       (.I0(\IP2Bus_Data[15]_i_74 [3]),
        .I1(adc12_stat_sync[3]),
        .O(\adc1_slice2_irq_en_reg[15] ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[15]_i_112 
       (.I0(\IP2Bus_Data[15]_i_98 [3]),
        .I1(adc22_stat_sync[3]),
        .O(\adc2_slice2_irq_en_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_65 
       (.I0(\IP2Bus_Data[15]_i_23 [3]),
        .I1(adc32_stat_sync[3]),
        .O(\adc3_slice2_irq_en_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_93 
       (.I0(\IP2Bus_Data[15]_i_58 [3]),
        .I1(adc02_stat_sync[3]),
        .O(\adc0_slice2_irq_en_reg[15] ));
  LUT6 #(
    .INIT(64'h00000000F8880000)) 
    \IP2Bus_Data[2]_i_31 
       (.I0(dac02_irq_sync),
        .I1(Q[1]),
        .I2(dac02_stat_sync),
        .I3(Q[0]),
        .I4(p_36_in[2]),
        .I5(\IP2Bus_Data[2]_i_11 ),
        .O(\syncstages_ff_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[3]_i_63 
       (.I0(\IP2Bus_Data[15]_i_23 [1]),
        .I1(adc32_stat_sync[1]),
        .O(\adc3_slice2_irq_en_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[3]_i_73 
       (.I0(\IP2Bus_Data[15]_i_58 [1]),
        .I1(adc02_stat_sync[1]),
        .O(\adc0_slice2_irq_en_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_74 
       (.I0(\IP2Bus_Data[15]_i_98 [1]),
        .I1(adc22_stat_sync[1]),
        .O(\adc2_slice2_irq_en_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_76 
       (.I0(\IP2Bus_Data[15]_i_74 [1]),
        .I1(adc12_stat_sync[1]),
        .O(\adc1_slice2_irq_en_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    irq_INST_0
       (.I0(irq_INST_0_i_1_n_0),
        .I1(adc03_irq_en_reg),
        .I2(irq_enables[2]),
        .I3(adc2_irq_en_reg),
        .I4(irq_INST_0_i_4_n_0),
        .O(irq));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    irq_INST_0_i_1
       (.I0(dac1_cmn_irq_en_reg),
        .I1(irq_enables[1]),
        .I2(irq_enables[6]),
        .I3(irq_0),
        .I4(irq_enables[0]),
        .I5(dac03_irq_en_reg),
        .O(irq_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_10
       (.I0(adc02_irq_en),
        .I1(irq_INST_0_i_28_n_0),
        .I2(adc02_stat_sync[2]),
        .I3(\IP2Bus_Data[15]_i_58 [2]),
        .I4(adc02_stat_sync[3]),
        .I5(\IP2Bus_Data[15]_i_58 [3]),
        .O(adc02_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_11
       (.I0(adc21_irq_en),
        .I1(irq_INST_0_i_29_n_0),
        .I2(adc21_irq_sync[2]),
        .I3(irq_INST_0_i_11_0[2]),
        .I4(adc21_irq_sync[1]),
        .I5(irq_INST_0_i_11_0[1]),
        .O(adc21_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_12
       (.I0(adc20_irq_en),
        .I1(irq_INST_0_i_30_n_0),
        .I2(adc20_irq_sync[3]),
        .I3(\IP2Bus_Data[0]_i_52 [3]),
        .I4(adc20_overvol_irq),
        .I5(\IP2Bus_Data[0]_i_52 [0]),
        .O(adc20_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_13
       (.I0(adc23_irq_en),
        .I1(irq_INST_0_i_31_n_0),
        .I2(adc23_irq_sync[3]),
        .I3(\IP2Bus_Data[3]_i_47 [3]),
        .I4(adc23_overvol_irq),
        .I5(\IP2Bus_Data[3]_i_47 [0]),
        .O(adc23_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_14
       (.I0(adc22_irq_en),
        .I1(irq_INST_0_i_32_n_0),
        .I2(adc22_stat_sync[3]),
        .I3(\IP2Bus_Data[15]_i_98 [3]),
        .I4(adc22_overvol_irq),
        .I5(\IP2Bus_Data[15]_i_98 [0]),
        .O(adc22_irq_en_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    irq_INST_0_i_15
       (.I0(adc10_irq_en_reg_0),
        .I1(adc12_irq_en_reg),
        .I2(adc11_irq_en_reg),
        .I3(adc13_irq_en_reg),
        .O(adc10_irq_en_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    irq_INST_0_i_16
       (.I0(adc30_irq_en_reg_0),
        .I1(adc32_irq_en_reg),
        .I2(adc31_irq_en_reg),
        .I3(adc33_irq_en_reg),
        .O(adc30_irq_en_reg));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_17
       (.I0(dac13_irq_en),
        .I1(\IP2Bus_Data[3]_i_57 [0]),
        .I2(dac13_irq_sync[0]),
        .I3(\IP2Bus_Data[3]_i_57 [1]),
        .I4(dac13_irq_sync[1]),
        .O(dac13_irq_en_reg));
  LUT5 #(
    .INIT(32'h557F7F7F)) 
    irq_INST_0_i_18
       (.I0(dac11_irq_en),
        .I1(\IP2Bus_Data[1]_i_25 [1]),
        .I2(dac11_irq_sync[1]),
        .I3(\IP2Bus_Data[1]_i_25 [0]),
        .I4(dac11_irq_sync[0]),
        .O(dac11_irq_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_19
       (.I0(dac12_irq_en),
        .I1(\IP2Bus_Data[2]_i_26 [0]),
        .I2(dac12_stat_sync),
        .I3(\IP2Bus_Data[2]_i_26 [1]),
        .I4(dac12_irq_sync),
        .O(dac12_irq_en_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    irq_INST_0_i_2
       (.I0(adc03_irq_en_reg_0),
        .I1(adc00_irq_en_reg),
        .I2(adc01_irq_en_reg),
        .I3(adc02_irq_en_reg),
        .O(adc03_irq_en_reg));
  LUT5 #(
    .INIT(32'h0777FFFF)) 
    irq_INST_0_i_20
       (.I0(\IP2Bus_Data[0]_i_67 [0]),
        .I1(dac10_irq_sync[0]),
        .I2(\IP2Bus_Data[0]_i_67 [1]),
        .I3(dac10_irq_sync[1]),
        .I4(dac10_irq_en),
        .O(\dac1_slice0_irq_en_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_21
       (.I0(p_36_in[2]),
        .I1(Q[0]),
        .I2(dac02_stat_sync),
        .I3(Q[1]),
        .I4(dac02_irq_sync),
        .O(irq_INST_0_i_21_n_0));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_22
       (.I0(p_36_in[0]),
        .I1(\IP2Bus_Data[0]_i_64 [0]),
        .I2(dac00_irq_sync[0]),
        .I3(\IP2Bus_Data[0]_i_64 [1]),
        .I4(dac00_irq_sync[1]),
        .O(dac00_irq_en_reg));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_23
       (.I0(p_36_in[1]),
        .I1(\IP2Bus_Data[1]_i_29 [0]),
        .I2(dac01_irq_sync[0]),
        .I3(\IP2Bus_Data[1]_i_29 [1]),
        .I4(dac01_irq_sync[1]),
        .O(dac01_irq_en_reg));
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_24
       (.I0(dac03_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_7 [1]),
        .I2(dac03_irq_sync[0]),
        .I3(\IP2Bus_Data[3]_i_7 [0]),
        .O(\syncstages_ff_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_25
       (.I0(adc03_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_36 [1]),
        .I2(adc03_overvol_irq),
        .I3(\IP2Bus_Data[3]_i_36 [0]),
        .O(irq_INST_0_i_25_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_26
       (.I0(adc00_irq_sync[2]),
        .I1(\IP2Bus_Data[0]_i_10 [2]),
        .I2(adc00_overvol_irq),
        .I3(\IP2Bus_Data[0]_i_10 [0]),
        .O(irq_INST_0_i_26_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_27
       (.I0(adc01_irq_sync[1]),
        .I1(\IP2Bus_Data[1]_i_44 [1]),
        .I2(adc01_irq_sync[2]),
        .I3(\IP2Bus_Data[1]_i_44 [2]),
        .O(irq_INST_0_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_28
       (.I0(adc02_stat_sync[1]),
        .I1(\IP2Bus_Data[15]_i_58 [1]),
        .I2(adc02_overvol_irq),
        .I3(\IP2Bus_Data[15]_i_58 [0]),
        .O(irq_INST_0_i_28_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_29
       (.I0(adc21_irq_sync[3]),
        .I1(irq_INST_0_i_11_0[3]),
        .I2(adc21_overvol_irq),
        .I3(irq_INST_0_i_11_0[0]),
        .O(irq_INST_0_i_29_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    irq_INST_0_i_3
       (.I0(irq_enables[4]),
        .I1(adc21_irq_en_reg),
        .I2(adc20_irq_en_reg),
        .I3(adc23_irq_en_reg),
        .I4(adc22_irq_en_reg),
        .O(adc2_irq_en_reg));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_30
       (.I0(adc20_irq_sync[1]),
        .I1(\IP2Bus_Data[0]_i_52 [1]),
        .I2(adc20_irq_sync[2]),
        .I3(\IP2Bus_Data[0]_i_52 [2]),
        .O(irq_INST_0_i_30_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_31
       (.I0(adc23_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_47 [1]),
        .I2(adc23_irq_sync[2]),
        .I3(\IP2Bus_Data[3]_i_47 [2]),
        .O(irq_INST_0_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_32
       (.I0(adc22_stat_sync[1]),
        .I1(\IP2Bus_Data[15]_i_98 [1]),
        .I2(adc22_stat_sync[2]),
        .I3(\IP2Bus_Data[15]_i_98 [2]),
        .O(irq_INST_0_i_32_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_33
       (.I0(adc10_irq_en),
        .I1(irq_INST_0_i_41_n_0),
        .I2(adc10_irq_sync[3]),
        .I3(\IP2Bus_Data[0]_i_56 [3]),
        .I4(adc10_overvol_irq),
        .I5(\IP2Bus_Data[0]_i_56 [0]),
        .O(adc10_irq_en_reg_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_34
       (.I0(adc12_irq_en),
        .I1(irq_INST_0_i_42_n_0),
        .I2(adc12_stat_sync[3]),
        .I3(\IP2Bus_Data[15]_i_74 [3]),
        .I4(adc12_overvol_irq),
        .I5(\IP2Bus_Data[15]_i_74 [0]),
        .O(adc12_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_35
       (.I0(adc11_irq_en),
        .I1(irq_INST_0_i_43_n_0),
        .I2(adc11_irq_sync[2]),
        .I3(irq_INST_0_i_35_0[2]),
        .I4(adc11_irq_sync[1]),
        .I5(irq_INST_0_i_35_0[1]),
        .O(adc11_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_36
       (.I0(adc13_irq_en),
        .I1(irq_INST_0_i_44_n_0),
        .I2(adc13_irq_sync[3]),
        .I3(\IP2Bus_Data[3]_i_53 [3]),
        .I4(adc13_overvol_irq),
        .I5(\IP2Bus_Data[3]_i_53 [0]),
        .O(adc13_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_37
       (.I0(adc30_irq_en),
        .I1(irq_INST_0_i_45_n_0),
        .I2(adc30_irq_sync[1]),
        .I3(\IP2Bus_Data[0]_i_19 [1]),
        .I4(adc30_irq_sync[3]),
        .I5(\IP2Bus_Data[0]_i_19 [3]),
        .O(adc30_irq_en_reg_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_38
       (.I0(adc32_irq_en),
        .I1(irq_INST_0_i_46_n_0),
        .I2(adc32_irq_sync[1]),
        .I3(\IP2Bus_Data[15]_i_23 [2]),
        .I4(adc32_stat_sync[3]),
        .I5(\IP2Bus_Data[15]_i_23 [3]),
        .O(adc32_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_39
       (.I0(adc31_irq_en),
        .I1(irq_INST_0_i_47_n_0),
        .I2(adc31_overvol_irq),
        .I3(\IP2Bus_Data[1]_i_30 [0]),
        .I4(adc31_irq_sync[3]),
        .I5(\IP2Bus_Data[1]_i_30 [3]),
        .O(adc31_irq_en_reg));
  LUT4 #(
    .INIT(16'h8F88)) 
    irq_INST_0_i_4
       (.I0(irq_enables[3]),
        .I1(adc10_irq_en_reg),
        .I2(adc30_irq_en_reg),
        .I3(irq_enables[5]),
        .O(irq_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_40
       (.I0(adc33_irq_en),
        .I1(irq_INST_0_i_48_n_0),
        .I2(adc33_irq_sync[2]),
        .I3(irq_INST_0_i_40_0[2]),
        .I4(adc33_irq_sync[1]),
        .I5(irq_INST_0_i_40_0[1]),
        .O(adc33_irq_en_reg));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_41
       (.I0(adc10_irq_sync[1]),
        .I1(\IP2Bus_Data[0]_i_56 [1]),
        .I2(adc10_irq_sync[2]),
        .I3(\IP2Bus_Data[0]_i_56 [2]),
        .O(irq_INST_0_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_42
       (.I0(adc12_stat_sync[1]),
        .I1(\IP2Bus_Data[15]_i_74 [1]),
        .I2(adc12_stat_sync[2]),
        .I3(\IP2Bus_Data[15]_i_74 [2]),
        .O(irq_INST_0_i_42_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_43
       (.I0(adc11_irq_sync[3]),
        .I1(irq_INST_0_i_35_0[3]),
        .I2(adc11_overvol_irq),
        .I3(irq_INST_0_i_35_0[0]),
        .O(irq_INST_0_i_43_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_44
       (.I0(adc13_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_53 [1]),
        .I2(adc13_irq_sync[2]),
        .I3(\IP2Bus_Data[3]_i_53 [2]),
        .O(irq_INST_0_i_44_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_45
       (.I0(adc30_irq_sync[2]),
        .I1(\IP2Bus_Data[0]_i_19 [2]),
        .I2(adc30_overvol_irq),
        .I3(\IP2Bus_Data[0]_i_19 [0]),
        .O(irq_INST_0_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_46
       (.I0(adc32_stat_sync[1]),
        .I1(\IP2Bus_Data[15]_i_23 [1]),
        .I2(adc32_overvol_irq),
        .I3(\IP2Bus_Data[15]_i_23 [0]),
        .O(irq_INST_0_i_46_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_47
       (.I0(adc31_irq_sync[1]),
        .I1(\IP2Bus_Data[1]_i_30 [1]),
        .I2(adc31_irq_sync[2]),
        .I3(\IP2Bus_Data[1]_i_30 [2]),
        .O(irq_INST_0_i_47_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_48
       (.I0(adc33_irq_sync[3]),
        .I1(irq_INST_0_i_40_0[3]),
        .I2(adc33_overvol_irq),
        .I3(irq_INST_0_i_40_0[0]),
        .O(irq_INST_0_i_48_n_0));
  LUT6 #(
    .INIT(64'h0000040004000400)) 
    irq_INST_0_i_5
       (.I0(dac13_irq_en_reg),
        .I1(dac11_irq_en_reg),
        .I2(dac12_irq_en_reg),
        .I3(\dac1_slice0_irq_en_reg[14] ),
        .I4(dac1_cmn_irq_en),
        .I5(dac1_powerup_state_irq),
        .O(dac1_cmn_irq_en_reg));
  LUT5 #(
    .INIT(32'h01010001)) 
    irq_INST_0_i_6
       (.I0(irq_INST_0_i_21_n_0),
        .I1(dac00_irq_en_reg),
        .I2(dac01_irq_en_reg),
        .I3(p_36_in[3]),
        .I4(\syncstages_ff_reg[4]_0 ),
        .O(dac03_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_7
       (.I0(adc03_irq_en),
        .I1(irq_INST_0_i_25_n_0),
        .I2(adc03_irq_sync[2]),
        .I3(\IP2Bus_Data[3]_i_36 [2]),
        .I4(adc03_irq_sync[3]),
        .I5(\IP2Bus_Data[3]_i_36 [3]),
        .O(adc03_irq_en_reg_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_8
       (.I0(adc00_irq_en),
        .I1(irq_INST_0_i_26_n_0),
        .I2(adc00_irq_sync[1]),
        .I3(\IP2Bus_Data[0]_i_10 [1]),
        .I4(adc00_irq_sync[3]),
        .I5(\IP2Bus_Data[0]_i_10 [3]),
        .O(adc00_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_9
       (.I0(adc01_irq_en),
        .I1(irq_INST_0_i_27_n_0),
        .I2(adc01_overvol_irq),
        .I3(\IP2Bus_Data[1]_i_44 [0]),
        .I4(adc01_irq_sync[3]),
        .I5(\IP2Bus_Data[1]_i_44 [3]),
        .O(adc01_irq_en_reg));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__98 sync_adc00_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc00_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__99 sync_adc00_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc00_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__97 sync_adc00_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc00_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__96 sync_adc00_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc00_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__102 sync_adc01_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc01_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__103 sync_adc01_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc01_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__101 sync_adc01_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc01_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__100 sync_adc01_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc01_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__106 sync_adc02_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync[2]),
        .src_clk(1'b0),
        .src_in(adc02_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__107 sync_adc02_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync[3]),
        .src_clk(1'b0),
        .src_in(adc02_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__105 sync_adc02_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc02_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__104 sync_adc02_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_irq_sync),
        .src_clk(1'b0),
        .src_in(adc02_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__110 sync_adc03_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc03_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__111 sync_adc03_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc03_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__109 sync_adc03_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc03_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__108 sync_adc03_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc03_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__114 sync_adc10_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc10_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__115 sync_adc10_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc10_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__113 sync_adc10_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc10_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__112 sync_adc10_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc10_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__118 sync_adc11_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc11_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__119 sync_adc11_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc11_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__117 sync_adc11_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc11_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__116 sync_adc11_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc11_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__122 sync_adc12_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_stat_sync[2]),
        .src_clk(1'b0),
        .src_in(adc12_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__123 sync_adc12_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_stat_sync[3]),
        .src_clk(1'b0),
        .src_in(adc12_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__121 sync_adc12_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc12_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__120 sync_adc12_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_irq_sync),
        .src_clk(1'b0),
        .src_in(adc12_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__126 sync_adc13_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc13_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__127 sync_adc13_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc13_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__125 sync_adc13_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc13_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__124 sync_adc13_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc13_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__130 sync_adc20_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc20_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__131 sync_adc20_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc20_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__129 sync_adc20_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc20_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__128 sync_adc20_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc20_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__134 sync_adc21_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc21_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__135 sync_adc21_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc21_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__133 sync_adc21_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc21_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__132 sync_adc21_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc21_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__138 sync_adc22_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_stat_sync[2]),
        .src_clk(1'b0),
        .src_in(adc22_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__139 sync_adc22_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_stat_sync[3]),
        .src_clk(1'b0),
        .src_in(adc22_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__137 sync_adc22_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc22_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__136 sync_adc22_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_irq_sync),
        .src_clk(1'b0),
        .src_in(adc22_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__142 sync_adc23_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc23_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__143 sync_adc23_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc23_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__141 sync_adc23_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc23_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__140 sync_adc23_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc23_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__146 sync_adc30_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc30_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__147 sync_adc30_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc30_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__145 sync_adc30_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc30_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__144 sync_adc30_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc30_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__150 sync_adc31_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc31_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__151 sync_adc31_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc31_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__149 sync_adc31_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc31_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__148 sync_adc31_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc31_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__154 sync_adc32_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc32_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__155 sync_adc32_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_stat_sync[3]),
        .src_clk(1'b0),
        .src_in(adc32_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__153 sync_adc32_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc32_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__152 sync_adc32_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc32_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__158 sync_adc33_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc33_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0 sync_adc33_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc33_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__157 sync_adc33_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc33_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__156 sync_adc33_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc33_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__80 sync_dac00_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac00_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac00_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__81 sync_dac00_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac00_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac00_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__82 sync_dac01_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac01_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac01_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__83 sync_dac01_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac01_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac01_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__84 sync_dac02_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac02_stat_sync),
        .src_clk(1'b0),
        .src_in(dac02_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__85 sync_dac02_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac02_irq_sync),
        .src_clk(1'b0),
        .src_in(dac02_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__86 sync_dac03_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac03_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac03_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__87 sync_dac03_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac03_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac03_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__88 sync_dac10_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac10_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac10_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__89 sync_dac10_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac10_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac10_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__90 sync_dac11_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac11_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac11_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__91 sync_dac11_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac11_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac11_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__92 sync_dac12_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac12_stat_sync),
        .src_clk(1'b0),
        .src_in(dac12_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__93 sync_dac12_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac12_irq_sync),
        .src_clk(1'b0),
        .src_in(dac12_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__94 sync_dac13_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac13_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac13_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__95 sync_dac13_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac13_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac13_status[1]));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_overvol_irq" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq
   (s_axi_aresetn_0,
    \adc2_slice0_irq_en_reg[2] ,
    adc20_overvol_irq,
    read_ack_tog_r_reg,
    read_ack_tog_r_reg_0,
    \adc2_slice2_irq_en_reg[2] ,
    adc22_overvol_irq,
    \adc0_slice2_irq_en_reg[2] ,
    adc02_overvol_irq,
    \adc3_slice2_irq_en_reg[2] ,
    adc32_overvol_irq,
    \adc1_slice2_irq_en_reg[2] ,
    adc12_overvol_irq,
    adc00_overvol_irq,
    adc01_overvol_irq,
    adc03_overvol_irq,
    adc10_overvol_irq,
    adc11_overvol_irq,
    adc13_overvol_irq,
    adc21_overvol_irq,
    adc23_overvol_irq,
    adc30_overvol_irq,
    adc31_overvol_irq,
    adc33_overvol_irq,
    s_axi_aresetn,
    Q,
    axi_read_req_r_reg,
    read_ack_tog,
    read_ack_tog_r,
    axi_RdAck_i_2,
    axi_RdAck_i_2_0,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_i_7,
    axi_RdAck_i_7_0,
    axi_RdAck_r,
    axi_RdAck_i_7_1,
    axi_RdAck_i_7_2,
    axi_RdAck_i_3,
    axi_RdAck_i_3_0,
    \IP2Bus_Data[2]_i_60 ,
    \IP2Bus_Data[2]_i_55 ,
    \IP2Bus_Data[2]_i_40 ,
    \IP2Bus_Data[2]_i_65 ,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    axi_read_req_r_reg_1,
    axi_read_req_r_reg_2,
    adc00_irq_sync,
    adc03_overvol_out_reg_0,
    adc01_irq_sync,
    adc02_irq_sync,
    adc03_irq_sync,
    adc10_irq_sync,
    adc13_overvol_out_reg_0,
    adc11_irq_sync,
    adc12_irq_sync,
    adc13_irq_sync,
    adc20_irq_sync,
    adc23_overvol_out_reg_0,
    adc21_irq_sync,
    adc22_irq_sync,
    adc23_irq_sync,
    adc30_irq_sync,
    adc33_overvol_out_reg_0,
    adc31_irq_sync,
    adc32_irq_sync,
    adc33_irq_sync,
    axi_read_req_tog_reg,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_read_req_tog_reg_2,
    axi_read_req_tog_reg_3,
    axi_read_req_tog_reg_4,
    axi_read_req_tog_reg_5);
  output s_axi_aresetn_0;
  output \adc2_slice0_irq_en_reg[2] ;
  output adc20_overvol_irq;
  output read_ack_tog_r_reg;
  output read_ack_tog_r_reg_0;
  output \adc2_slice2_irq_en_reg[2] ;
  output adc22_overvol_irq;
  output \adc0_slice2_irq_en_reg[2] ;
  output adc02_overvol_irq;
  output \adc3_slice2_irq_en_reg[2] ;
  output adc32_overvol_irq;
  output \adc1_slice2_irq_en_reg[2] ;
  output adc12_overvol_irq;
  output adc00_overvol_irq;
  output adc01_overvol_irq;
  output adc03_overvol_irq;
  output adc10_overvol_irq;
  output adc11_overvol_irq;
  output adc13_overvol_irq;
  output adc21_overvol_irq;
  output adc23_overvol_irq;
  output adc30_overvol_irq;
  output adc31_overvol_irq;
  output adc33_overvol_irq;
  input s_axi_aresetn;
  input [0:0]Q;
  input [3:0]axi_read_req_r_reg;
  input read_ack_tog;
  input read_ack_tog_r;
  input axi_RdAck_i_2;
  input axi_RdAck_i_2_0;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_i_7;
  input axi_RdAck_i_7_0;
  input axi_RdAck_r;
  input axi_RdAck_i_7_1;
  input axi_RdAck_i_7_2;
  input axi_RdAck_i_3;
  input axi_RdAck_i_3_0;
  input [0:0]\IP2Bus_Data[2]_i_60 ;
  input [0:0]\IP2Bus_Data[2]_i_55 ;
  input [0:0]\IP2Bus_Data[2]_i_40 ;
  input [0:0]\IP2Bus_Data[2]_i_65 ;
  input [3:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input [3:0]axi_read_req_r_reg_1;
  input [3:0]axi_read_req_r_reg_2;
  input [0:0]adc00_irq_sync;
  input adc03_overvol_out_reg_0;
  input [0:0]adc01_irq_sync;
  input [0:0]adc02_irq_sync;
  input [0:0]adc03_irq_sync;
  input [0:0]adc10_irq_sync;
  input adc13_overvol_out_reg_0;
  input [0:0]adc11_irq_sync;
  input [0:0]adc12_irq_sync;
  input [0:0]adc13_irq_sync;
  input [0:0]adc20_irq_sync;
  input adc23_overvol_out_reg_0;
  input [0:0]adc21_irq_sync;
  input [0:0]adc22_irq_sync;
  input [0:0]adc23_irq_sync;
  input [0:0]adc30_irq_sync;
  input adc33_overvol_out_reg_0;
  input [0:0]adc31_irq_sync;
  input [0:0]adc32_irq_sync;
  input [0:0]adc33_irq_sync;
  input axi_read_req_tog_reg;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_read_req_tog_reg_2;
  input axi_read_req_tog_reg_3;
  input axi_read_req_tog_reg_4;
  input axi_read_req_tog_reg_5;

  wire [0:0]\IP2Bus_Data[2]_i_40 ;
  wire [0:0]\IP2Bus_Data[2]_i_55 ;
  wire [0:0]\IP2Bus_Data[2]_i_60 ;
  wire [0:0]\IP2Bus_Data[2]_i_65 ;
  wire [0:0]Q;
  wire [0:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire [0:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire [0:0]adc02_irq_sync;
  wire adc02_overvol_ack;
  wire adc02_overvol_irq;
  wire [0:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc03_overvol_out_reg_0;
  wire \adc0_slice2_irq_en_reg[2] ;
  wire [0:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire [0:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire [0:0]adc12_irq_sync;
  wire adc12_overvol_irq;
  wire [0:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc13_overvol_out_reg_0;
  wire \adc1_slice2_irq_en_reg[2] ;
  wire [0:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire [0:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire [0:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire [0:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc23_overvol_out_reg_0;
  wire \adc2_slice0_irq_en_reg[2] ;
  wire \adc2_slice2_irq_en_reg[2] ;
  wire [0:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire [0:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire [0:0]adc32_irq_sync;
  wire adc32_overvol_irq;
  wire [0:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire adc33_overvol_out_reg_0;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire axi_RdAck_i_2;
  wire axi_RdAck_i_2_0;
  wire axi_RdAck_i_3;
  wire axi_RdAck_i_3_0;
  wire axi_RdAck_i_7;
  wire axi_RdAck_i_7_0;
  wire axi_RdAck_i_7_1;
  wire axi_RdAck_i_7_2;
  wire axi_RdAck_r;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire [3:0]axi_read_req_r_reg;
  wire [3:0]axi_read_req_r_reg_0;
  wire [3:0]axi_read_req_r_reg_1;
  wire [3:0]axi_read_req_r_reg_2;
  wire axi_read_req_tog_reg;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_2;
  wire axi_read_req_tog_reg_3;
  wire axi_read_req_tog_reg_4;
  wire axi_read_req_tog_reg_5;
  wire i_adc00_overvol_ack_n_2;
  wire i_adc01_overvol_ack_n_0;
  wire i_adc01_overvol_ack_n_1;
  wire i_adc01_overvol_ack_n_2;
  wire i_adc02_overvol_ack_n_0;
  wire i_adc03_overvol_ack_n_0;
  wire i_adc03_overvol_ack_n_1;
  wire i_adc10_overvol_ack_n_1;
  wire i_adc11_overvol_ack_n_0;
  wire i_adc11_overvol_ack_n_1;
  wire i_adc12_overvol_ack_n_0;
  wire i_adc12_overvol_ack_n_1;
  wire i_adc13_overvol_ack_n_0;
  wire i_adc13_overvol_ack_n_1;
  wire i_adc20_overvol_ack_n_0;
  wire i_adc20_overvol_ack_n_1;
  wire i_adc20_overvol_ack_n_2;
  wire i_adc21_overvol_ack_n_0;
  wire i_adc21_overvol_ack_n_1;
  wire i_adc22_overvol_ack_n_0;
  wire i_adc22_overvol_ack_n_1;
  wire i_adc23_overvol_ack_n_0;
  wire i_adc23_overvol_ack_n_1;
  wire i_adc30_overvol_ack_n_0;
  wire i_adc30_overvol_ack_n_1;
  wire i_adc30_overvol_ack_n_2;
  wire i_adc31_overvol_ack_n_0;
  wire i_adc31_overvol_ack_n_1;
  wire i_adc32_overvol_ack_n_0;
  wire i_adc33_overvol_ack_n_2;
  wire read_ack_tog;
  wire read_ack_tog_0;
  wire read_ack_tog_r;
  wire read_ack_tog_r_1;
  wire read_ack_tog_r_reg;
  wire read_ack_tog_r_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;

  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[2]_i_58 
       (.I0(\IP2Bus_Data[2]_i_40 ),
        .I1(adc32_overvol_irq),
        .O(\adc3_slice2_irq_en_reg[2] ));
  LUT3 #(
    .INIT(8'h8A)) 
    \IP2Bus_Data[2]_i_61 
       (.I0(Q),
        .I1(adc20_overvol_irq),
        .I2(axi_read_req_r_reg[0]),
        .O(\adc2_slice0_irq_en_reg[2] ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[2]_i_67 
       (.I0(\IP2Bus_Data[2]_i_55 ),
        .I1(adc02_overvol_irq),
        .O(\adc0_slice2_irq_en_reg[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_68 
       (.I0(\IP2Bus_Data[2]_i_60 ),
        .I1(adc22_overvol_irq),
        .O(\adc2_slice2_irq_en_reg[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_69 
       (.I0(\IP2Bus_Data[2]_i_65 ),
        .I1(adc12_overvol_irq),
        .O(\adc1_slice2_irq_en_reg[2] ));
  FDRE adc00_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc00_overvol_ack_n_2),
        .Q(adc00_overvol_irq),
        .R(1'b0));
  FDRE adc01_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc01_overvol_ack_n_2),
        .Q(adc01_overvol_irq),
        .R(1'b0));
  FDRE adc02_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc02_overvol_ack_n_0),
        .Q(adc02_overvol_irq),
        .R(1'b0));
  FDRE adc03_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc03_overvol_ack_n_1),
        .Q(adc03_overvol_irq),
        .R(1'b0));
  FDRE adc10_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc10_overvol_ack_n_1),
        .Q(adc10_overvol_irq),
        .R(1'b0));
  FDRE adc11_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc11_overvol_ack_n_1),
        .Q(adc11_overvol_irq),
        .R(1'b0));
  FDRE adc12_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc12_overvol_ack_n_1),
        .Q(adc12_overvol_irq),
        .R(1'b0));
  FDRE adc13_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc13_overvol_ack_n_1),
        .Q(adc13_overvol_irq),
        .R(1'b0));
  FDRE adc20_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc20_overvol_ack_n_2),
        .Q(adc20_overvol_irq),
        .R(1'b0));
  FDRE adc21_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc21_overvol_ack_n_1),
        .Q(adc21_overvol_irq),
        .R(1'b0));
  FDRE adc22_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc22_overvol_ack_n_1),
        .Q(adc22_overvol_irq),
        .R(1'b0));
  FDRE adc23_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc23_overvol_ack_n_1),
        .Q(adc23_overvol_irq),
        .R(1'b0));
  FDRE adc30_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc30_overvol_ack_n_2),
        .Q(adc30_overvol_irq),
        .R(1'b0));
  FDRE adc31_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc31_overvol_ack_n_1),
        .Q(adc31_overvol_irq),
        .R(1'b0));
  FDRE adc32_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc32_overvol_ack_n_0),
        .Q(adc32_overvol_irq),
        .R(1'b0));
  FDRE adc33_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc33_overvol_ack_n_2),
        .Q(adc33_overvol_irq),
        .R(1'b0));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_14 i_adc00_overvol_ack
       (.adc00_irq_sync(adc00_irq_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc00_overvol_out_reg(i_adc00_overvol_ack_n_2),
        .adc00_overvol_out_reg_0(adc03_overvol_out_reg_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0[0]),
        .read_ack_tog_0(read_ack_tog_0),
        .read_ack_tog_r_1(read_ack_tog_r_1),
        .read_ack_tog_r_reg_0(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_15 i_adc01_overvol_ack
       (.adc01_irq_sync(adc01_irq_sync),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc01_overvol_out_reg(i_adc01_overvol_ack_n_2),
        .adc01_overvol_out_reg_0(adc03_overvol_out_reg_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0[1]),
        .read_ack_tog_r_reg_0(i_adc01_overvol_ack_n_1),
        .read_ack_tog_r_reg_1(s_axi_aresetn_0),
        .read_ack_tog_reg_0(i_adc01_overvol_ack_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_16 i_adc02_overvol_ack
       (.adc02_irq_sync(adc02_irq_sync),
        .adc02_overvol_ack(adc02_overvol_ack),
        .adc02_overvol_irq(adc02_overvol_irq),
        .adc02_overvol_out_reg(i_adc02_overvol_ack_n_0),
        .adc02_overvol_out_reg_0(adc03_overvol_out_reg_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0[2]),
        .read_ack_tog_r_reg_0(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_17 i_adc03_overvol_ack
       (.adc03_irq_sync(adc03_irq_sync),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc03_overvol_out_reg(i_adc03_overvol_ack_n_1),
        .adc03_overvol_out_reg_0(adc03_overvol_out_reg_0),
        .axi_RdAck_i_7(axi_RdAck_i_7),
        .axi_RdAck_i_7_0(axi_RdAck_i_7_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0[3]),
        .read_ack_tog_r_reg_0(i_adc03_overvol_ack_n_0),
        .read_ack_tog_r_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_18 i_adc10_overvol_ack
       (.adc10_irq_sync(adc10_irq_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc10_overvol_out_reg(i_adc10_overvol_ack_n_1),
        .adc10_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .axi_RdAck_reg(i_adc12_overvol_ack_n_0),
        .axi_RdAck_reg_0(axi_RdAck_reg),
        .axi_RdAck_reg_1(axi_RdAck_reg_0),
        .axi_RdAck_reg_2(i_adc23_overvol_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_1[0]),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_0),
        .read_ack_tog_r_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_19 i_adc11_overvol_ack
       (.adc02_overvol_ack(adc02_overvol_ack),
        .adc11_irq_sync(adc11_irq_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc11_overvol_out_reg(i_adc11_overvol_ack_n_1),
        .adc11_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .axi_RdAck_i_7(axi_RdAck_i_7_1),
        .axi_RdAck_i_7_0(axi_RdAck_i_7_2),
        .axi_RdAck_r(axi_RdAck_r),
        .axi_RdAck_r_reg(i_adc11_overvol_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_1[1]),
        .read_ack_tog_r_reg_0(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_20 i_adc12_overvol_ack
       (.adc12_irq_sync(adc12_irq_sync),
        .adc12_overvol_irq(adc12_overvol_irq),
        .adc12_overvol_out_reg(i_adc12_overvol_ack_n_1),
        .adc12_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .axi_RdAck_i_3(axi_RdAck_i_3),
        .axi_RdAck_i_3_0(axi_RdAck_i_3_0),
        .axi_RdAck_i_3_1(i_adc21_overvol_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_1[2]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_4),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_3),
        .read_ack_tog_r_reg_0(s_axi_aresetn_0),
        .read_ack_tog_reg_0(i_adc12_overvol_ack_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_21 i_adc13_overvol_ack
       (.adc13_irq_sync(adc13_irq_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc13_overvol_out_reg(i_adc13_overvol_ack_n_1),
        .adc13_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .axi_RdAck_i_2(i_adc22_overvol_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_1[3]),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_r(read_ack_tog_r),
        .read_ack_tog_r_reg_0(s_axi_aresetn_0),
        .read_ack_tog_reg_0(i_adc13_overvol_ack_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_22 i_adc20_overvol_ack
       (.adc20_irq_sync(adc20_irq_sync),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc20_overvol_out_reg(i_adc20_overvol_ack_n_2),
        .adc20_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg[0]),
        .read_ack_tog_r_reg_0(i_adc20_overvol_ack_n_1),
        .read_ack_tog_r_reg_1(s_axi_aresetn_0),
        .read_ack_tog_reg_0(i_adc20_overvol_ack_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_23 i_adc21_overvol_ack
       (.adc21_irq_sync(adc21_irq_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc21_overvol_out_reg(i_adc21_overvol_ack_n_1),
        .adc21_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .axi_RdAck_i_6(i_adc20_overvol_ack_n_1),
        .axi_RdAck_i_6_0(i_adc20_overvol_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg[1]),
        .read_ack_tog_r_reg_0(i_adc21_overvol_ack_n_0),
        .read_ack_tog_r_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_24 i_adc22_overvol_ack
       (.adc22_irq_sync(adc22_irq_sync),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc22_overvol_out_reg(i_adc22_overvol_ack_n_1),
        .adc22_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .axi_RdAck_i_5(i_adc01_overvol_ack_n_1),
        .axi_RdAck_i_5_0(i_adc01_overvol_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg[2]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_2),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_3),
        .read_ack_tog_r_reg_0(i_adc22_overvol_ack_n_0),
        .read_ack_tog_r_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_25 i_adc23_overvol_ack
       (.adc23_irq_sync(adc23_irq_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc23_overvol_out_reg(i_adc23_overvol_ack_n_1),
        .adc23_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .axi_RdAck_i_3(i_adc11_overvol_ack_n_0),
        .axi_RdAck_i_3_0(i_adc03_overvol_ack_n_0),
        .axi_RdAck_i_3_1(i_adc30_overvol_ack_n_1),
        .axi_RdAck_i_3_2(i_adc30_overvol_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg[3]),
        .read_ack_tog_r_reg_0(i_adc23_overvol_ack_n_0),
        .read_ack_tog_r_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_26 i_adc30_overvol_ack
       (.adc30_irq_sync(adc30_irq_sync),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc30_overvol_out_reg(i_adc30_overvol_ack_n_2),
        .adc30_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_2[0]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_1),
        .read_ack_tog_r_reg_0(i_adc30_overvol_ack_n_1),
        .read_ack_tog_r_reg_1(s_axi_aresetn_0),
        .read_ack_tog_reg_0(i_adc30_overvol_ack_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_27 i_adc31_overvol_ack
       (.adc31_irq_sync(adc31_irq_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc31_overvol_out_reg(i_adc31_overvol_ack_n_1),
        .adc31_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .axi_RdAck_i_2(axi_RdAck_i_2),
        .axi_RdAck_i_2_0(axi_RdAck_i_2_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_2[1]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_5),
        .read_ack_tog_r_reg_0(i_adc31_overvol_ack_n_0),
        .read_ack_tog_r_reg_1(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_28 i_adc32_overvol_ack
       (.adc32_irq_sync(adc32_irq_sync),
        .adc32_overvol_irq(adc32_overvol_irq),
        .adc32_overvol_out_reg(i_adc32_overvol_ack_n_0),
        .adc32_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_2[2]),
        .read_ack_tog_r_reg_0(s_axi_aresetn_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_29 i_adc33_overvol_ack
       (.adc33_irq_sync(adc33_irq_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc33_overvol_out_reg(i_adc33_overvol_ack_n_2),
        .adc33_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .axi_RdAck_reg(i_adc31_overvol_ack_n_0),
        .axi_RdAck_reg_0(i_adc13_overvol_ack_n_0),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_2[3]),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .read_ack_tog_0(read_ack_tog_0),
        .read_ack_tog_r_1(read_ack_tog_r_1),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm
   (dac0_reset_i,
    drpen_por,
    drpwe_por,
    interrupt_reg_0,
    done_reg_0,
    dac0_por_req,
    bgt_sm_start_dac,
    dac0_powerup_state,
    Q,
    \mem_addr_reg[3]_0 ,
    \mem_addr_reg[0]_0 ,
    \mem_addr_reg[1]_0 ,
    D,
    dac0_bgt_reset_i,
    dac0_status,
    \drpaddr_por_reg[10]_0 ,
    \drpdi_por_i_reg[15]_0 ,
    s_axi_aclk,
    dac0_por_gnt,
    dac0_drprdy_por,
    power_ok_r_reg_0,
    dac0_powerup_state_INST_0_0,
    mem_data_dac0,
    \por_timer_start_val_reg[7]_0 ,
    trim_code,
    p_46_in,
    clock_en_reg_0,
    clock_en_reg_1,
    \FSM_sequential_por_sm_state_reg[0]_0 ,
    bgt_sm_done_dac,
    \FSM_sequential_por_sm_state_reg[0]_1 ,
    clear_interrupt_reg_0,
    dac0_do_mon);
  output dac0_reset_i;
  output drpen_por;
  output drpwe_por;
  output interrupt_reg_0;
  output done_reg_0;
  output dac0_por_req;
  output bgt_sm_start_dac;
  output dac0_powerup_state;
  output [0:0]Q;
  output [3:0]\mem_addr_reg[3]_0 ;
  output \mem_addr_reg[0]_0 ;
  output \mem_addr_reg[1]_0 ;
  output [0:0]D;
  output dac0_bgt_reset_i;
  output [2:0]dac0_status;
  output [4:0]\drpaddr_por_reg[10]_0 ;
  output [15:0]\drpdi_por_i_reg[15]_0 ;
  input s_axi_aclk;
  input dac0_por_gnt;
  input dac0_drprdy_por;
  input power_ok_r_reg_0;
  input [0:0]dac0_powerup_state_INST_0_0;
  input [14:0]mem_data_dac0;
  input [0:0]\por_timer_start_val_reg[7]_0 ;
  input [5:0]trim_code;
  input [1:0]p_46_in;
  input [0:0]clock_en_reg_0;
  input clock_en_reg_1;
  input \FSM_sequential_por_sm_state_reg[0]_0 ;
  input bgt_sm_done_dac;
  input [3:0]\FSM_sequential_por_sm_state_reg[0]_1 ;
  input [3:0]clear_interrupt_reg_0;
  input [15:0]dac0_do_mon;

  wire [0:0]D;
  wire \FSM_sequential_por_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_3_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_4_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_5_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_6_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_7_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_3_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_4_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_5_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_6_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_7_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_1_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_3_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_10_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_11_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_2_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_3_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_4_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_6_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_7_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_8_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_9_n_0 ;
  wire \FSM_sequential_por_sm_state_reg[0]_0 ;
  wire [3:0]\FSM_sequential_por_sm_state_reg[0]_1 ;
  wire [0:0]Q;
  wire adc0_status_sync;
  wire adc1_status_0_falling_edge_seen_i_1_n_0;
  wire adc1_status_0_falling_edge_seen_reg_n_0;
  wire adc1_status_0_r;
  wire adc1_status_0_r_reg_n_0;
  wire adc1_status_sync;
  wire adc2_status_sync;
  wire adc3_status_sync;
  wire bg_cal_en;
  wire bg_cal_en_reg_n_0;
  wire bgt_sm_done_dac;
  wire bgt_sm_start_dac;
  wire bgt_sm_start_i_1_n_0;
  wire bgt_sm_start_i_2_n_0;
  wire bgt_sm_start_i_3_n_0;
  wire \cal_enables[1]_i_1_n_0 ;
  wire \cal_enables_reg_n_0_[1] ;
  wire clear_interrupt_i_1_n_0;
  wire clear_interrupt_i_2_n_0;
  wire clear_interrupt_i_3_n_0;
  wire [3:0]clear_interrupt_reg_0;
  wire clear_interrupt_reg_n_0;
  wire cleared_i_1_n_0;
  wire cleared_r;
  wire cleared_reg_n_0;
  wire \clock_en_count[5]_i_1__3_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__3_n_0;
  wire clock_en_i_2__3_n_0;
  wire [0:0]clock_en_reg_0;
  wire clock_en_reg_1;
  wire clock_en_reg_n_0;
  wire dac0_bgt_reset_i;
  wire [15:0]dac0_do_mon;
  wire dac0_drprdy_por;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire dac0_powerup_state;
  wire [0:0]dac0_powerup_state_INST_0_0;
  wire dac0_reset_i;
  wire [2:0]dac0_status;
  wire done_i_2_n_0;
  wire done_i_3_n_0;
  wire done_reg_0;
  wire [10:2]drpaddr_por0_in;
  wire \drpaddr_por[10]_i_1__3_n_0 ;
  wire [4:0]\drpaddr_por_reg[10]_0 ;
  wire [15:0]drpdi_por_i0_in;
  wire \drpdi_por_i[10]_i_2__0_n_0 ;
  wire \drpdi_por_i[15]_i_1_n_0 ;
  wire \drpdi_por_i[15]_i_3_n_0 ;
  wire \drpdi_por_i[15]_i_4_n_0 ;
  wire \drpdi_por_i[15]_i_5_n_0 ;
  wire \drpdi_por_i[1]_i_1__0_n_0 ;
  wire \drpdi_por_i[3]_i_2_n_0 ;
  wire \drpdi_por_i[4]_i_1__0_n_0 ;
  wire \drpdi_por_i[5]_i_1__0_n_0 ;
  wire \drpdi_por_i[6]_i_1__0_n_0 ;
  wire \drpdi_por_i[7]_i_1__0_n_0 ;
  wire \drpdi_por_i[8]_i_1__0_n_0 ;
  wire [15:0]\drpdi_por_i_reg[15]_0 ;
  wire drpen_por;
  wire drpen_por_i;
  wire drpen_por_i_i_1_n_0;
  wire drprdy_por_r;
  wire drpwe_por;
  wire drpwe_por_i_i_1__0_n_0;
  wire enable_clock_en_i_1__3_n_0;
  wire enable_clock_en_i_2_n_0;
  wire enable_clock_en_reg_n_0;
  wire fg_cal_en;
  wire fg_cal_en_i_1_n_0;
  wire fg_cal_en_i_3_n_0;
  wire fg_cal_en_i_4_n_0;
  wire fg_cal_en_reg_n_0;
  wire interrupt0;
  wire interrupt_i_1_n_0;
  wire interrupt_reg_0;
  wire \mem_addr[0]_i_1_n_0 ;
  wire \mem_addr[1]_i_1_n_0 ;
  wire \mem_addr[1]_i_2__0_n_0 ;
  wire \mem_addr[2]_i_1_n_0 ;
  wire \mem_addr[2]_i_2_n_0 ;
  wire \mem_addr[2]_i_3_n_0 ;
  wire \mem_addr[2]_i_4__0_n_0 ;
  wire \mem_addr[2]_i_5_n_0 ;
  wire \mem_addr[2]_i_6_n_0 ;
  wire \mem_addr[3]_i_10_n_0 ;
  wire \mem_addr[3]_i_1_n_0 ;
  wire \mem_addr[3]_i_2_n_0 ;
  wire \mem_addr[3]_i_3_n_0 ;
  wire \mem_addr[3]_i_4__0_n_0 ;
  wire \mem_addr[3]_i_5_n_0 ;
  wire \mem_addr[3]_i_6_n_0 ;
  wire \mem_addr[3]_i_7_n_0 ;
  wire \mem_addr[3]_i_8_n_0 ;
  wire \mem_addr[3]_i_9_n_0 ;
  wire \mem_addr_reg[0]_0 ;
  wire \mem_addr_reg[1]_0 ;
  wire [3:0]\mem_addr_reg[3]_0 ;
  wire [14:0]mem_data_dac0;
  wire no_pll_restart_i_1_n_0;
  wire no_pll_restart_i_2_n_0;
  wire no_pll_restart_i_3_n_0;
  wire no_pll_restart_i_4_n_0;
  wire no_pll_restart_reg_n_0;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire [1:0]p_46_in;
  wire por_gnt_r;
  wire por_req_i_1__3_n_0;
  wire por_sm_state;
  wire [3:0]por_sm_state__0;
  wire \por_timer_count[0]_i_10__3_n_0 ;
  wire \por_timer_count[0]_i_11__3_n_0 ;
  wire \por_timer_count[0]_i_12__4_n_0 ;
  wire \por_timer_count[0]_i_13__4_n_0 ;
  wire \por_timer_count[0]_i_14__3_n_0 ;
  wire \por_timer_count[0]_i_15__3_n_0 ;
  wire \por_timer_count[0]_i_16__3_n_0 ;
  wire \por_timer_count[0]_i_17__3_n_0 ;
  wire \por_timer_count[0]_i_18__3_n_0 ;
  wire \por_timer_count[0]_i_19__3_n_0 ;
  wire \por_timer_count[0]_i_1__3_n_0 ;
  wire \por_timer_count[0]_i_20_n_0 ;
  wire \por_timer_count[0]_i_21__3_n_0 ;
  wire \por_timer_count[0]_i_22__3_n_0 ;
  wire \por_timer_count[0]_i_23__3_n_0 ;
  wire \por_timer_count[0]_i_24__3_n_0 ;
  wire \por_timer_count[0]_i_3__3_n_0 ;
  wire \por_timer_count[0]_i_4__3_n_0 ;
  wire \por_timer_count[0]_i_5__3_n_0 ;
  wire \por_timer_count[0]_i_6__3_n_0 ;
  wire \por_timer_count[0]_i_7__3_n_0 ;
  wire \por_timer_count[0]_i_8__3_n_0 ;
  wire \por_timer_count[0]_i_9__3_n_0 ;
  wire \por_timer_count[16]_i_10__3_n_0 ;
  wire \por_timer_count[16]_i_11__3_n_0 ;
  wire \por_timer_count[16]_i_12__3_n_0 ;
  wire \por_timer_count[16]_i_13__3_n_0 ;
  wire \por_timer_count[16]_i_14__3_n_0 ;
  wire \por_timer_count[16]_i_15__3_n_0 ;
  wire \por_timer_count[16]_i_16__3_n_0 ;
  wire \por_timer_count[16]_i_2__3_n_0 ;
  wire \por_timer_count[16]_i_3__3_n_0 ;
  wire \por_timer_count[16]_i_4__3_n_0 ;
  wire \por_timer_count[16]_i_5__3_n_0 ;
  wire \por_timer_count[16]_i_6__3_n_0 ;
  wire \por_timer_count[16]_i_7__3_n_0 ;
  wire \por_timer_count[16]_i_8__3_n_0 ;
  wire \por_timer_count[16]_i_9__3_n_0 ;
  wire \por_timer_count[8]_i_10__3_n_0 ;
  wire \por_timer_count[8]_i_11__3_n_0 ;
  wire \por_timer_count[8]_i_12__4_n_0 ;
  wire \por_timer_count[8]_i_13__3_n_0 ;
  wire \por_timer_count[8]_i_14__3_n_0 ;
  wire \por_timer_count[8]_i_15__3_n_0 ;
  wire \por_timer_count[8]_i_16__3_n_0 ;
  wire \por_timer_count[8]_i_17__3_n_0 ;
  wire \por_timer_count[8]_i_2__3_n_0 ;
  wire \por_timer_count[8]_i_3__3_n_0 ;
  wire \por_timer_count[8]_i_4__4_n_0 ;
  wire \por_timer_count[8]_i_5__3_n_0 ;
  wire \por_timer_count[8]_i_6__3_n_0 ;
  wire \por_timer_count[8]_i_7__3_n_0 ;
  wire \por_timer_count[8]_i_8__3_n_0 ;
  wire \por_timer_count[8]_i_9__3_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__3_n_0 ;
  wire \por_timer_count_reg[0]_i_2__3_n_1 ;
  wire \por_timer_count_reg[0]_i_2__3_n_10 ;
  wire \por_timer_count_reg[0]_i_2__3_n_11 ;
  wire \por_timer_count_reg[0]_i_2__3_n_12 ;
  wire \por_timer_count_reg[0]_i_2__3_n_13 ;
  wire \por_timer_count_reg[0]_i_2__3_n_14 ;
  wire \por_timer_count_reg[0]_i_2__3_n_15 ;
  wire \por_timer_count_reg[0]_i_2__3_n_2 ;
  wire \por_timer_count_reg[0]_i_2__3_n_3 ;
  wire \por_timer_count_reg[0]_i_2__3_n_4 ;
  wire \por_timer_count_reg[0]_i_2__3_n_5 ;
  wire \por_timer_count_reg[0]_i_2__3_n_6 ;
  wire \por_timer_count_reg[0]_i_2__3_n_7 ;
  wire \por_timer_count_reg[0]_i_2__3_n_8 ;
  wire \por_timer_count_reg[0]_i_2__3_n_9 ;
  wire \por_timer_count_reg[16]_i_1__3_n_1 ;
  wire \por_timer_count_reg[16]_i_1__3_n_10 ;
  wire \por_timer_count_reg[16]_i_1__3_n_11 ;
  wire \por_timer_count_reg[16]_i_1__3_n_12 ;
  wire \por_timer_count_reg[16]_i_1__3_n_13 ;
  wire \por_timer_count_reg[16]_i_1__3_n_14 ;
  wire \por_timer_count_reg[16]_i_1__3_n_15 ;
  wire \por_timer_count_reg[16]_i_1__3_n_2 ;
  wire \por_timer_count_reg[16]_i_1__3_n_3 ;
  wire \por_timer_count_reg[16]_i_1__3_n_4 ;
  wire \por_timer_count_reg[16]_i_1__3_n_5 ;
  wire \por_timer_count_reg[16]_i_1__3_n_6 ;
  wire \por_timer_count_reg[16]_i_1__3_n_7 ;
  wire \por_timer_count_reg[16]_i_1__3_n_8 ;
  wire \por_timer_count_reg[16]_i_1__3_n_9 ;
  wire \por_timer_count_reg[8]_i_1__3_n_0 ;
  wire \por_timer_count_reg[8]_i_1__3_n_1 ;
  wire \por_timer_count_reg[8]_i_1__3_n_10 ;
  wire \por_timer_count_reg[8]_i_1__3_n_11 ;
  wire \por_timer_count_reg[8]_i_1__3_n_12 ;
  wire \por_timer_count_reg[8]_i_1__3_n_13 ;
  wire \por_timer_count_reg[8]_i_1__3_n_14 ;
  wire \por_timer_count_reg[8]_i_1__3_n_15 ;
  wire \por_timer_count_reg[8]_i_1__3_n_2 ;
  wire \por_timer_count_reg[8]_i_1__3_n_3 ;
  wire \por_timer_count_reg[8]_i_1__3_n_4 ;
  wire \por_timer_count_reg[8]_i_1__3_n_5 ;
  wire \por_timer_count_reg[8]_i_1__3_n_6 ;
  wire \por_timer_count_reg[8]_i_1__3_n_7 ;
  wire \por_timer_count_reg[8]_i_1__3_n_8 ;
  wire \por_timer_count_reg[8]_i_1__3_n_9 ;
  wire por_timer_start_i_1__3_n_0;
  wire por_timer_start_i_2_n_0;
  wire por_timer_start_reg_n_0;
  wire [21:0]por_timer_start_val;
  wire \por_timer_start_val[0]_i_1_n_0 ;
  wire \por_timer_start_val[10]_i_1_n_0 ;
  wire \por_timer_start_val[15]_i_1_n_0 ;
  wire \por_timer_start_val[15]_i_2_n_0 ;
  wire \por_timer_start_val[15]_i_3_n_0 ;
  wire \por_timer_start_val[1]_i_1_n_0 ;
  wire \por_timer_start_val[21]_i_1_n_0 ;
  wire \por_timer_start_val[2]_i_1__0_n_0 ;
  wire \por_timer_start_val[4]_i_1_n_0 ;
  wire \por_timer_start_val[7]_i_1_n_0 ;
  wire [0:0]\por_timer_start_val_reg[7]_0 ;
  wire power_ok_r;
  wire power_ok_r_reg_0;
  wire \rdata[15]_i_1__3_n_0 ;
  wire \rdata_reg_n_0_[0] ;
  wire \rdata_reg_n_0_[10] ;
  wire \rdata_reg_n_0_[14] ;
  wire \rdata_reg_n_0_[15] ;
  wire \rdata_reg_n_0_[1] ;
  wire \rdata_reg_n_0_[2] ;
  wire \rdata_reg_n_0_[3] ;
  wire \rdata_reg_n_0_[4] ;
  wire \rdata_reg_n_0_[5] ;
  wire \rdata_reg_n_0_[6] ;
  wire \rdata_reg_n_0_[7] ;
  wire \rdata_reg_n_0_[8] ;
  wire s_axi_aclk;
  wire [5:0]trim_code;
  wire wait_event_i_1_n_0;
  wire wait_event_i_2_n_0;
  wire wait_event_i_3_n_0;
  wire wait_event_i_4_n_0;
  wire wait_event_reg_n_0;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF1110FFFF)) 
    \FSM_sequential_bgt_sm_state[4]_i_1 
       (.I0(p_46_in[0]),
        .I1(p_46_in[1]),
        .I2(clock_en_reg_0),
        .I3(clock_en_reg_1),
        .I4(power_ok_r_reg_0),
        .I5(interrupt_reg_0),
        .O(dac0_bgt_reset_i));
  LUT6 #(
    .INIT(64'h00000000FFFF00AB)) 
    \FSM_sequential_por_sm_state[0]_i_1 
       (.I0(\FSM_sequential_por_sm_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_por_sm_state[0]_i_3_n_0 ),
        .I2(\FSM_sequential_por_sm_state[1]_i_2_n_0 ),
        .I3(Q),
        .I4(\FSM_sequential_por_sm_state[0]_i_4_n_0 ),
        .I5(\FSM_sequential_por_sm_state[0]_i_5_n_0 ),
        .O(\FSM_sequential_por_sm_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5550000)) 
    \FSM_sequential_por_sm_state[0]_i_2 
       (.I0(\FSM_sequential_por_sm_state[1]_i_7_n_0 ),
        .I1(cleared_reg_n_0),
        .I2(por_sm_state__0[0]),
        .I3(\FSM_sequential_por_sm_state[3]_i_6_n_0 ),
        .I4(\FSM_sequential_por_sm_state[0]_i_6_n_0 ),
        .I5(\FSM_sequential_por_sm_state[0]_i_7_n_0 ),
        .O(\FSM_sequential_por_sm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_por_sm_state[0]_i_3 
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00003FF500000000)) 
    \FSM_sequential_por_sm_state[0]_i_4 
       (.I0(clear_interrupt_i_2_n_0),
        .I1(interrupt_reg_0),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[0]),
        .I5(Q),
        .O(\FSM_sequential_por_sm_state[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \FSM_sequential_por_sm_state[0]_i_5 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[0]),
        .I2(interrupt_reg_0),
        .I3(cleared_reg_n_0),
        .I4(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_por_sm_state[0]_i_6 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h40C04FCF00C000C0)) 
    \FSM_sequential_por_sm_state[0]_i_7 
       (.I0(\FSM_sequential_por_sm_state[3]_i_8_n_0 ),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(\mem_addr[3]_i_8_n_0 ),
        .I4(Q),
        .I5(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFAB)) 
    \FSM_sequential_por_sm_state[1]_i_1 
       (.I0(\FSM_sequential_por_sm_state[1]_i_2_n_0 ),
        .I1(mem_data_dac0[11]),
        .I2(cleared_reg_n_0),
        .I3(\FSM_sequential_por_sm_state[1]_i_3_n_0 ),
        .I4(\FSM_sequential_por_sm_state[1]_i_4_n_0 ),
        .I5(\FSM_sequential_por_sm_state[1]_i_5_n_0 ),
        .O(\FSM_sequential_por_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hD00D)) 
    \FSM_sequential_por_sm_state[1]_i_2 
       (.I0(cleared_reg_n_0),
        .I1(\FSM_sequential_por_sm_state[3]_i_10_n_0 ),
        .I2(mem_data_dac0[10]),
        .I3(mem_data_dac0[11]),
        .O(\FSM_sequential_por_sm_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_sequential_por_sm_state[1]_i_3 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[3]),
        .I3(Q),
        .O(\FSM_sequential_por_sm_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000055000003FF00)) 
    \FSM_sequential_por_sm_state[1]_i_4 
       (.I0(cleared_reg_n_0),
        .I1(\FSM_sequential_por_sm_state[1]_i_6_n_0 ),
        .I2(Q),
        .I3(por_sm_state__0[0]),
        .I4(por_sm_state__0[3]),
        .I5(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF300F300F300F3A3)) 
    \FSM_sequential_por_sm_state[1]_i_5 
       (.I0(clear_interrupt_i_2_n_0),
        .I1(\FSM_sequential_por_sm_state[1]_i_7_n_0 ),
        .I2(Q),
        .I3(por_sm_state__0[0]),
        .I4(por_sm_state__0[3]),
        .I5(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \FSM_sequential_por_sm_state[1]_i_6 
       (.I0(mem_data_dac0[8]),
        .I1(mem_data_dac0[9]),
        .I2(mem_data_dac0[7]),
        .I3(mem_data_dac0[5]),
        .I4(mem_data_dac0[6]),
        .O(\FSM_sequential_por_sm_state[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_por_sm_state[1]_i_7 
       (.I0(por_sm_state__0[0]),
        .I1(clear_interrupt_reg_0[1]),
        .I2(clear_interrupt_reg_0[0]),
        .I3(clear_interrupt_reg_0[2]),
        .I4(clear_interrupt_reg_0[3]),
        .O(\FSM_sequential_por_sm_state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF800FFFF08000000)) 
    \FSM_sequential_por_sm_state[2]_i_1 
       (.I0(por_sm_state__0[2]),
        .I1(\FSM_sequential_por_sm_state[3]_i_8_n_0 ),
        .I2(Q),
        .I3(por_sm_state__0[0]),
        .I4(por_sm_state__0[3]),
        .I5(\FSM_sequential_por_sm_state[2]_i_2_n_0 ),
        .O(\FSM_sequential_por_sm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C4C3C7C3C7C3C7C)) 
    \FSM_sequential_por_sm_state[2]_i_2 
       (.I0(\FSM_sequential_por_sm_state[2]_i_3_n_0 ),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(Q),
        .I4(mem_data_dac0[10]),
        .I5(\FSM_sequential_por_sm_state[2]_i_4_n_0 ),
        .O(\FSM_sequential_por_sm_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_por_sm_state[2]_i_3 
       (.I0(interrupt_reg_0),
        .I1(cleared_reg_n_0),
        .O(\FSM_sequential_por_sm_state[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_por_sm_state[2]_i_4 
       (.I0(cleared_reg_n_0),
        .I1(mem_data_dac0[11]),
        .O(\FSM_sequential_por_sm_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFFFFFF4)) 
    \FSM_sequential_por_sm_state[3]_i_1 
       (.I0(\FSM_sequential_por_sm_state[3]_i_3_n_0 ),
        .I1(por_sm_state__0[2]),
        .I2(\FSM_sequential_por_sm_state[3]_i_4_n_0 ),
        .I3(\FSM_sequential_por_sm_state_reg[0]_0 ),
        .I4(\FSM_sequential_por_sm_state[3]_i_6_n_0 ),
        .I5(\FSM_sequential_por_sm_state[3]_i_7_n_0 ),
        .O(por_sm_state));
  LUT4 #(
    .INIT(16'hB332)) 
    \FSM_sequential_por_sm_state[3]_i_10 
       (.I0(\FSM_sequential_por_sm_state[3]_i_11_n_0 ),
        .I1(mem_data_dac0[14]),
        .I2(\FSM_sequential_por_sm_state_reg[0]_1 [3]),
        .I3(\FSM_sequential_por_sm_state_reg[0]_1 [2]),
        .O(\FSM_sequential_por_sm_state[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \FSM_sequential_por_sm_state[3]_i_11 
       (.I0(\FSM_sequential_por_sm_state_reg[0]_1 [1]),
        .I1(mem_data_dac0[13]),
        .I2(mem_data_dac0[12]),
        .I3(\FSM_sequential_por_sm_state_reg[0]_1 [0]),
        .O(\FSM_sequential_por_sm_state[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCFA8CCCCFCFCFCFC)) 
    \FSM_sequential_por_sm_state[3]_i_2 
       (.I0(\FSM_sequential_por_sm_state[3]_i_8_n_0 ),
        .I1(\FSM_sequential_por_sm_state[3]_i_9_n_0 ),
        .I2(por_sm_state__0[3]),
        .I3(Q),
        .I4(por_sm_state__0[0]),
        .I5(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF2203FFFF22)) 
    \FSM_sequential_por_sm_state[3]_i_3 
       (.I0(cleared_reg_n_0),
        .I1(interrupt_reg_0),
        .I2(wait_event_reg_n_0),
        .I3(Q),
        .I4(por_sm_state__0[3]),
        .I5(por_sm_state__0[0]),
        .O(\FSM_sequential_por_sm_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0044FF00F0FF)) 
    \FSM_sequential_por_sm_state[3]_i_4 
       (.I0(por_gnt_r),
        .I1(dac0_por_gnt),
        .I2(dac0_drprdy_por),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[0]),
        .I5(Q),
        .O(\FSM_sequential_por_sm_state[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_por_sm_state[3]_i_6 
       (.I0(\FSM_sequential_por_sm_state_reg[0]_1 [3]),
        .I1(\FSM_sequential_por_sm_state_reg[0]_1 [2]),
        .I2(\FSM_sequential_por_sm_state_reg[0]_1 [0]),
        .I3(\FSM_sequential_por_sm_state_reg[0]_1 [1]),
        .O(\FSM_sequential_por_sm_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D000FF)) 
    \FSM_sequential_por_sm_state[3]_i_7 
       (.I0(dac0_drprdy_por),
        .I1(drprdy_por_r),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[0]),
        .I4(Q),
        .I5(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \FSM_sequential_por_sm_state[3]_i_8 
       (.I0(mem_data_dac0[9]),
        .I1(mem_data_dac0[8]),
        .I2(mem_data_dac0[7]),
        .I3(mem_data_dac0[2]),
        .O(\FSM_sequential_por_sm_state[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \FSM_sequential_por_sm_state[3]_i_9 
       (.I0(\FSM_sequential_por_sm_state[3]_i_10_n_0 ),
        .I1(mem_data_dac0[10]),
        .I2(mem_data_dac0[11]),
        .I3(cleared_reg_n_0),
        .I4(\FSM_sequential_por_sm_state[1]_i_3_n_0 ),
        .O(\FSM_sequential_por_sm_state[3]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[0]_i_1_n_0 ),
        .Q(por_sm_state__0[0]),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[1]_i_1_n_0 ),
        .Q(Q),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[2]_i_1_n_0 ),
        .Q(por_sm_state__0[2]),
        .R(dac0_reset_i));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[3]_i_2_n_0 ),
        .Q(por_sm_state__0[3]),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'hF040)) 
    adc1_status_0_falling_edge_seen_i_1
       (.I0(adc1_status_sync),
        .I1(adc1_status_0_r_reg_n_0),
        .I2(fg_cal_en_i_4_n_0),
        .I3(adc1_status_0_falling_edge_seen_reg_n_0),
        .O(adc1_status_0_falling_edge_seen_i_1_n_0));
  FDRE adc1_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc1_status_0_falling_edge_seen_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    adc1_status_0_r_i_1
       (.I0(adc1_status_sync),
        .I1(por_sm_state__0[0]),
        .I2(Q),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[3]),
        .O(adc1_status_0_r));
  FDRE adc1_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_r),
        .Q(adc1_status_0_r_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h08)) 
    bg_cal_en_i_1
       (.I0(mem_data_dac0[0]),
        .I1(mem_data_dac0[1]),
        .I2(Q),
        .O(bg_cal_en));
  FDRE bg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1_n_0),
        .D(bg_cal_en),
        .Q(bg_cal_en_reg_n_0),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hFF3FFF3F08000000)) 
    bgt_sm_start_i_1
       (.I0(bgt_sm_start_i_2_n_0),
        .I1(bgt_sm_start_i_3_n_0),
        .I2(Q),
        .I3(por_sm_state__0[0]),
        .I4(mem_data_dac0[7]),
        .I5(bgt_sm_start_dac),
        .O(bgt_sm_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h1)) 
    bgt_sm_start_i_2
       (.I0(mem_data_dac0[9]),
        .I1(mem_data_dac0[8]),
        .O(bgt_sm_start_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    bgt_sm_start_i_3
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .O(bgt_sm_start_i_3_n_0));
  FDRE bgt_sm_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bgt_sm_start_i_1_n_0),
        .Q(bgt_sm_start_dac),
        .R(dac0_reset_i));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \cal_enables[1]_i_1 
       (.I0(mem_data_dac0[1]),
        .I1(Q),
        .I2(fg_cal_en_i_3_n_0),
        .I3(mem_data_dac0[2]),
        .I4(\cal_enables_reg_n_0_[1] ),
        .O(\cal_enables[1]_i_1_n_0 ));
  FDRE \cal_enables_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cal_enables[1]_i_1_n_0 ),
        .Q(\cal_enables_reg_n_0_[1] ),
        .R(dac0_reset_i));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__23 cdc_adc0_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__24 cdc_adc1_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc1_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__25 cdc_adc2_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc2_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__26 cdc_adc3_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc3_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  LUT6 #(
    .INIT(64'hFFF3FFFF00010000)) 
    clear_interrupt_i_1
       (.I0(clear_interrupt_i_2_n_0),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .I4(Q),
        .I5(clear_interrupt_reg_n_0),
        .O(clear_interrupt_i_1_n_0));
  LUT5 #(
    .INIT(32'h00007331)) 
    clear_interrupt_i_2
       (.I0(clear_interrupt_i_3_n_0),
        .I1(mem_data_dac0[14]),
        .I2(clear_interrupt_reg_0[2]),
        .I3(clear_interrupt_reg_0[3]),
        .I4(interrupt_reg_0),
        .O(clear_interrupt_i_2_n_0));
  LUT4 #(
    .INIT(16'hBF0B)) 
    clear_interrupt_i_3
       (.I0(mem_data_dac0[12]),
        .I1(clear_interrupt_reg_0[0]),
        .I2(clear_interrupt_reg_0[1]),
        .I3(mem_data_dac0[13]),
        .O(clear_interrupt_i_3_n_0));
  FDRE clear_interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clear_interrupt_i_1_n_0),
        .Q(clear_interrupt_reg_n_0),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hF7DF0020FFFF0020)) 
    cleared_i_1
       (.I0(por_sm_state__0[2]),
        .I1(Q),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[3]),
        .I4(cleared_reg_n_0),
        .I5(interrupt_reg_0),
        .O(cleared_i_1_n_0));
  FDRE cleared_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_reg_n_0),
        .Q(cleared_r),
        .R(dac0_reset_i));
  FDRE cleared_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_i_1_n_0),
        .Q(cleared_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__3 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__3 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \clock_en_count[2]_i_1__3 
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_en_count[3]_i_1__3 
       (.I0(clock_en_count_reg[1]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[2]),
        .I3(clock_en_count_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__3 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__3 
       (.I0(clock_en_reg_1),
        .I1(clock_en_reg_0),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clock_en_count[5]_i_2__3 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(p_0_in[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFDFDFDFDFDFD)) 
    clock_en_i_1__3
       (.I0(enable_clock_en_reg_n_0),
        .I1(clock_en_reg_0),
        .I2(clock_en_reg_1),
        .I3(clock_en_count_reg[4]),
        .I4(clock_en_i_2__3_n_0),
        .I5(clock_en_count_reg[5]),
        .O(clock_en_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    clock_en_i_2__3
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .O(clock_en_i_2__3_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__3_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    dac0_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(dac0_powerup_state_INST_0_0),
        .O(dac0_powerup_state));
  LUT6 #(
    .INIT(64'hFEEE000000000000)) 
    \dac0_status[0]_INST_0 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[0]),
        .I3(Q),
        .I4(cleared_r),
        .I5(mem_data_dac0[12]),
        .O(dac0_status[0]));
  LUT6 #(
    .INIT(64'hFEEE000000000000)) 
    \dac0_status[1]_INST_0 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[0]),
        .I3(Q),
        .I4(cleared_r),
        .I5(mem_data_dac0[13]),
        .O(dac0_status[1]));
  LUT6 #(
    .INIT(64'hFEEE000000000000)) 
    \dac0_status[2]_INST_0 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[0]),
        .I3(Q),
        .I4(cleared_r),
        .I5(mem_data_dac0[14]),
        .O(dac0_status[2]));
  LUT2 #(
    .INIT(4'hE)) 
    done_i_1__4
       (.I0(clock_en_reg_0),
        .I1(clock_en_reg_1),
        .O(dac0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFF4F00000040)) 
    done_i_2
       (.I0(interrupt_reg_0),
        .I1(cleared_reg_n_0),
        .I2(done_i_3_n_0),
        .I3(por_sm_state__0[3]),
        .I4(Q),
        .I5(done_reg_0),
        .O(done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    done_i_3
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[2]),
        .O(done_i_3_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_2_n_0),
        .Q(done_reg_0),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'h0C80)) 
    \drpaddr_por[10]_i_1__3 
       (.I0(Q),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(\drpaddr_por[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[10]_i_2 
       (.I0(mem_data_dac0[9]),
        .I1(Q),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[2]_i_1 
       (.I0(mem_data_dac0[5]),
        .I1(Q),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[3]_i_1 
       (.I0(mem_data_dac0[6]),
        .I1(Q),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[8]_i_1 
       (.I0(mem_data_dac0[7]),
        .I1(Q),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[9]_i_1 
       (.I0(mem_data_dac0[8]),
        .I1(Q),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[9]));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__3_n_0 ),
        .D(drpaddr_por0_in[10]),
        .Q(\drpaddr_por_reg[10]_0 [4]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__3_n_0 ),
        .D(drpaddr_por0_in[2]),
        .Q(\drpaddr_por_reg[10]_0 [0]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__3_n_0 ),
        .D(drpaddr_por0_in[3]),
        .Q(\drpaddr_por_reg[10]_0 [1]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__3_n_0 ),
        .D(drpaddr_por0_in[8]),
        .Q(\drpaddr_por_reg[10]_0 [2]),
        .R(dac0_reset_i));
  FDRE \drpaddr_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__3_n_0 ),
        .D(drpaddr_por0_in[9]),
        .Q(\drpaddr_por_reg[10]_0 [3]),
        .R(dac0_reset_i));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_por_i[0]_i_1 
       (.I0(\rdata_reg_n_0_[0] ),
        .I1(\drpdi_por_i[3]_i_2_n_0 ),
        .O(drpdi_por_i0_in[0]));
  LUT5 #(
    .INIT(32'h6AAA4888)) 
    \drpdi_por_i[10]_i_1 
       (.I0(\rdata_reg_n_0_[10] ),
        .I1(\drpdi_por_i[15]_i_4_n_0 ),
        .I2(\drpdi_por_i[15]_i_5_n_0 ),
        .I3(mem_data_dac0[2]),
        .I4(\drpdi_por_i[10]_i_2__0_n_0 ),
        .O(drpdi_por_i0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    \drpdi_por_i[10]_i_2__0 
       (.I0(mem_data_dac0[12]),
        .I1(mem_data_dac0[13]),
        .I2(mem_data_dac0[14]),
        .I3(mem_data_dac0[2]),
        .O(\drpdi_por_i[10]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h38C8CCCC)) 
    \drpdi_por_i[14]_i_1 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(\rdata_reg_n_0_[14] ),
        .I2(\drpdi_por_i[15]_i_4_n_0 ),
        .I3(\drpdi_por_i[15]_i_5_n_0 ),
        .I4(mem_data_dac0[3]),
        .O(drpdi_por_i0_in[14]));
  LUT4 #(
    .INIT(16'h0080)) 
    \drpdi_por_i[15]_i_1 
       (.I0(Q),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(\drpdi_por_i[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3C8CCC8C)) 
    \drpdi_por_i[15]_i_2 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(\rdata_reg_n_0_[15] ),
        .I2(mem_data_dac0[4]),
        .I3(\drpdi_por_i[15]_i_4_n_0 ),
        .I4(\drpdi_por_i[15]_i_5_n_0 ),
        .O(drpdi_por_i0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \drpdi_por_i[15]_i_3 
       (.I0(mem_data_dac0[14]),
        .I1(mem_data_dac0[13]),
        .I2(mem_data_dac0[12]),
        .O(\drpdi_por_i[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \drpdi_por_i[15]_i_4 
       (.I0(cleared_reg_n_0),
        .I1(mem_data_dac0[10]),
        .I2(mem_data_dac0[11]),
        .O(\drpdi_por_i[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \drpdi_por_i[15]_i_5 
       (.I0(mem_data_dac0[9]),
        .I1(mem_data_dac0[6]),
        .I2(mem_data_dac0[5]),
        .I3(mem_data_dac0[7]),
        .I4(mem_data_dac0[8]),
        .O(\drpdi_por_i[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4FE040E0EF40EF40)) 
    \drpdi_por_i[1]_i_1__0 
       (.I0(\drpdi_por_i[15]_i_5_n_0 ),
        .I1(trim_code[0]),
        .I2(\drpdi_por_i[15]_i_4_n_0 ),
        .I3(\rdata_reg_n_0_[1] ),
        .I4(\drpdi_por_i[15]_i_3_n_0 ),
        .I5(mem_data_dac0[1]),
        .O(\drpdi_por_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \drpdi_por_i[2]_i_1 
       (.I0(\rdata_reg_n_0_[2] ),
        .I1(\drpdi_por_i[3]_i_2_n_0 ),
        .I2(trim_code[1]),
        .O(drpdi_por_i0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \drpdi_por_i[3]_i_1 
       (.I0(\rdata_reg_n_0_[3] ),
        .I1(\drpdi_por_i[3]_i_2_n_0 ),
        .I2(trim_code[2]),
        .O(drpdi_por_i0_in[3]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \drpdi_por_i[3]_i_2 
       (.I0(\drpdi_por_i[15]_i_4_n_0 ),
        .I1(mem_data_dac0[8]),
        .I2(mem_data_dac0[7]),
        .I3(mem_data_dac0[5]),
        .I4(mem_data_dac0[6]),
        .I5(mem_data_dac0[9]),
        .O(\drpdi_por_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3CFFB0B03C00B0B0)) 
    \drpdi_por_i[4]_i_1__0 
       (.I0(\drpdi_por_i[15]_i_3_n_0 ),
        .I1(mem_data_dac0[0]),
        .I2(\rdata_reg_n_0_[4] ),
        .I3(\drpdi_por_i[15]_i_5_n_0 ),
        .I4(\drpdi_por_i[15]_i_4_n_0 ),
        .I5(trim_code[3]),
        .O(\drpdi_por_i[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4FE040E0EF40EF40)) 
    \drpdi_por_i[5]_i_1__0 
       (.I0(\drpdi_por_i[15]_i_5_n_0 ),
        .I1(trim_code[4]),
        .I2(\drpdi_por_i[15]_i_4_n_0 ),
        .I3(\rdata_reg_n_0_[5] ),
        .I4(\drpdi_por_i[15]_i_3_n_0 ),
        .I5(mem_data_dac0[1]),
        .O(\drpdi_por_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h74FF7400B800B800)) 
    \drpdi_por_i[6]_i_1__0 
       (.I0(mem_data_dac0[2]),
        .I1(\drpdi_por_i[15]_i_5_n_0 ),
        .I2(trim_code[5]),
        .I3(\drpdi_por_i[15]_i_4_n_0 ),
        .I4(\drpdi_por_i[10]_i_2__0_n_0 ),
        .I5(\rdata_reg_n_0_[6] ),
        .O(\drpdi_por_i[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h3808C808)) 
    \drpdi_por_i[7]_i_1__0 
       (.I0(\drpdi_por_i[10]_i_2__0_n_0 ),
        .I1(\rdata_reg_n_0_[7] ),
        .I2(\drpdi_por_i[15]_i_4_n_0 ),
        .I3(\drpdi_por_i[15]_i_5_n_0 ),
        .I4(mem_data_dac0[2]),
        .O(\drpdi_por_i[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h3808C808)) 
    \drpdi_por_i[8]_i_1__0 
       (.I0(\drpdi_por_i[10]_i_2__0_n_0 ),
        .I1(\rdata_reg_n_0_[8] ),
        .I2(\drpdi_por_i[15]_i_4_n_0 ),
        .I3(\drpdi_por_i[15]_i_5_n_0 ),
        .I4(mem_data_dac0[2]),
        .O(\drpdi_por_i[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAA4888)) 
    \drpdi_por_i[9]_i_1 
       (.I0(p_1_in),
        .I1(\drpdi_por_i[15]_i_4_n_0 ),
        .I2(\drpdi_por_i[15]_i_5_n_0 ),
        .I3(mem_data_dac0[2]),
        .I4(\drpdi_por_i[10]_i_2__0_n_0 ),
        .O(drpdi_por_i0_in[9]));
  FDRE \drpdi_por_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[0]),
        .Q(\drpdi_por_i_reg[15]_0 [0]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[10]),
        .Q(\drpdi_por_i_reg[15]_0 [10]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[11]),
        .Q(\drpdi_por_i_reg[15]_0 [11]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[12]),
        .Q(\drpdi_por_i_reg[15]_0 [12]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[13]),
        .Q(\drpdi_por_i_reg[15]_0 [13]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[14]),
        .Q(\drpdi_por_i_reg[15]_0 [14]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[15]),
        .Q(\drpdi_por_i_reg[15]_0 [15]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(\drpdi_por_i[1]_i_1__0_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [1]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[2]),
        .Q(\drpdi_por_i_reg[15]_0 [2]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[3]),
        .Q(\drpdi_por_i_reg[15]_0 [3]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(\drpdi_por_i[4]_i_1__0_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [4]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(\drpdi_por_i[5]_i_1__0_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [5]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(\drpdi_por_i[6]_i_1__0_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [6]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(\drpdi_por_i[7]_i_1__0_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [7]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(\drpdi_por_i[8]_i_1__0_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [8]),
        .R(dac0_reset_i));
  FDRE \drpdi_por_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1_n_0 ),
        .D(drpdi_por_i0_in[9]),
        .Q(\drpdi_por_i_reg[15]_0 [9]),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'h644C)) 
    drpen_por_i_i_1
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .I2(Q),
        .I3(por_sm_state__0[0]),
        .O(drpen_por_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    drpen_por_i_i_2
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[2]),
        .O(drpen_por_i));
  FDRE drpen_por_i_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_i_1_n_0),
        .D(drpen_por_i),
        .Q(drpen_por),
        .R(dac0_reset_i));
  FDRE drprdy_por_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_drprdy_por),
        .Q(drprdy_por_r),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h40)) 
    drpwe_por_i_i_1__0
       (.I0(por_sm_state__0[2]),
        .I1(Q),
        .I2(por_sm_state__0[0]),
        .O(drpwe_por_i_i_1__0_n_0));
  FDRE drpwe_por_i_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_i_1_n_0),
        .D(drpwe_por_i_i_1__0_n_0),
        .Q(drpwe_por),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    enable_clock_en_i_1__3
       (.I0(por_timer_start_i_2_n_0),
        .I1(\por_timer_start_val[0]_i_1_n_0 ),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[0]),
        .I4(enable_clock_en_i_2_n_0),
        .I5(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFF45)) 
    enable_clock_en_i_2
       (.I0(por_sm_state__0[3]),
        .I1(interrupt_reg_0),
        .I2(cleared_reg_n_0),
        .I3(Q),
        .O(enable_clock_en_i_2_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__3_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(dac0_reset_i));
  LUT4 #(
    .INIT(16'hFEAA)) 
    fg_cal_en_i_1
       (.I0(fg_cal_en_i_3_n_0),
        .I1(wait_event_reg_n_0),
        .I2(interrupt_reg_0),
        .I3(fg_cal_en_i_4_n_0),
        .O(fg_cal_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h04)) 
    fg_cal_en_i_2
       (.I0(mem_data_dac0[0]),
        .I1(mem_data_dac0[1]),
        .I2(Q),
        .O(fg_cal_en));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    fg_cal_en_i_3
       (.I0(por_sm_state__0[3]),
        .I1(Q),
        .I2(done_i_3_n_0),
        .I3(mem_data_dac0[9]),
        .I4(mem_data_dac0[8]),
        .I5(mem_data_dac0[7]),
        .O(fg_cal_en_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    fg_cal_en_i_4
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(Q),
        .I3(por_sm_state__0[0]),
        .O(fg_cal_en_i_4_n_0));
  FDRE fg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1_n_0),
        .D(fg_cal_en),
        .Q(fg_cal_en_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    interrupt_i_1
       (.I0(clear_interrupt_reg_n_0),
        .I1(interrupt0),
        .I2(interrupt_reg_0),
        .O(interrupt_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h44444000)) 
    interrupt_i_2
       (.I0(power_ok_r_reg_0),
        .I1(power_ok_r),
        .I2(mem_data_dac0[12]),
        .I3(mem_data_dac0[13]),
        .I4(mem_data_dac0[14]),
        .O(interrupt0));
  FDRE interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(interrupt_i_1_n_0),
        .Q(interrupt_reg_0),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'h000000001F571F55)) 
    \mem_addr[0]_i_1 
       (.I0(por_sm_state__0[0]),
        .I1(interrupt_reg_0),
        .I2(Q),
        .I3(por_sm_state__0[3]),
        .I4(cleared_reg_n_0),
        .I5(\mem_addr_reg[3]_0 [0]),
        .O(\mem_addr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5353737300000400)) 
    \mem_addr[1]_i_1 
       (.I0(Q),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[3]),
        .I3(cleared_reg_n_0),
        .I4(interrupt_reg_0),
        .I5(\mem_addr[1]_i_2__0_n_0 ),
        .O(\mem_addr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[1]_i_2__0 
       (.I0(\mem_addr_reg[3]_0 [0]),
        .I1(\mem_addr_reg[3]_0 [1]),
        .O(\mem_addr[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0020008F)) 
    \mem_addr[2]_i_1 
       (.I0(\mem_addr[2]_i_2_n_0 ),
        .I1(\mem_addr[2]_i_3_n_0 ),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[0]),
        .I4(\mem_addr[2]_i_4__0_n_0 ),
        .I5(\mem_addr[2]_i_5_n_0 ),
        .O(\mem_addr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mem_addr[2]_i_2 
       (.I0(interrupt_reg_0),
        .I1(Q),
        .O(\mem_addr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_addr[2]_i_3 
       (.I0(Q),
        .I1(no_pll_restart_reg_n_0),
        .O(\mem_addr[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \mem_addr[2]_i_4__0 
       (.I0(\mem_addr_reg[3]_0 [2]),
        .I1(\mem_addr_reg[3]_0 [1]),
        .I2(\mem_addr_reg[3]_0 [0]),
        .O(\mem_addr[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h08888000AAA8800A)) 
    \mem_addr[2]_i_5 
       (.I0(\mem_addr[2]_i_6_n_0 ),
        .I1(por_sm_state__0[3]),
        .I2(\mem_addr_reg[3]_0 [0]),
        .I3(\mem_addr_reg[3]_0 [1]),
        .I4(\mem_addr_reg[3]_0 [2]),
        .I5(\mem_addr[3]_i_8_n_0 ),
        .O(\mem_addr[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_addr[2]_i_6 
       (.I0(por_sm_state__0[0]),
        .I1(Q),
        .O(\mem_addr[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h11CF00CC11000000)) 
    \mem_addr[3]_i_1 
       (.I0(\mem_addr[3]_i_3_n_0 ),
        .I1(Q),
        .I2(\mem_addr[3]_i_4__0_n_0 ),
        .I3(por_sm_state__0[0]),
        .I4(por_sm_state__0[2]),
        .I5(\mem_addr[3]_i_5_n_0 ),
        .O(\mem_addr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \mem_addr[3]_i_10 
       (.I0(por_sm_state__0[0]),
        .I1(interrupt_reg_0),
        .I2(Q),
        .I3(por_sm_state__0[3]),
        .O(\mem_addr[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \mem_addr[3]_i_2 
       (.I0(\mem_addr[3]_i_6_n_0 ),
        .I1(por_sm_state__0[0]),
        .I2(Q),
        .I3(\mem_addr[3]_i_7_n_0 ),
        .O(\mem_addr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0000F7FFFFFF)) 
    \mem_addr[3]_i_3 
       (.I0(mem_data_dac0[9]),
        .I1(mem_data_dac0[8]),
        .I2(mem_data_dac0[7]),
        .I3(mem_data_dac0[2]),
        .I4(por_sm_state__0[3]),
        .I5(\FSM_sequential_por_sm_state[2]_i_3_n_0 ),
        .O(\mem_addr[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h5F5C5F5F)) 
    \mem_addr[3]_i_4__0 
       (.I0(dac0_drprdy_por),
        .I1(cleared_reg_n_0),
        .I2(por_sm_state__0[3]),
        .I3(mem_data_dac0[11]),
        .I4(mem_data_dac0[10]),
        .O(\mem_addr[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hC2C2C202FFFFFFFF)) 
    \mem_addr[3]_i_5 
       (.I0(clear_interrupt_i_2_n_0),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[2]),
        .I3(interrupt_reg_0),
        .I4(wait_event_reg_n_0),
        .I5(Q),
        .O(\mem_addr[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD777777713333334)) 
    \mem_addr[3]_i_6 
       (.I0(por_sm_state__0[3]),
        .I1(\mem_addr_reg[3]_0 [3]),
        .I2(\mem_addr_reg[3]_0 [2]),
        .I3(\mem_addr_reg[3]_0 [0]),
        .I4(\mem_addr_reg[3]_0 [1]),
        .I5(\mem_addr[3]_i_8_n_0 ),
        .O(\mem_addr[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000007F87F80)) 
    \mem_addr[3]_i_7 
       (.I0(\mem_addr_reg[3]_0 [1]),
        .I1(\mem_addr_reg[3]_0 [0]),
        .I2(\mem_addr_reg[3]_0 [2]),
        .I3(\mem_addr_reg[3]_0 [3]),
        .I4(\mem_addr[3]_i_9_n_0 ),
        .I5(\mem_addr[3]_i_10_n_0 ),
        .O(\mem_addr[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \mem_addr[3]_i_8 
       (.I0(por_sm_state__0[3]),
        .I1(cleared_reg_n_0),
        .I2(interrupt_reg_0),
        .O(\mem_addr[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mem_addr[3]_i_9 
       (.I0(por_sm_state__0[3]),
        .I1(no_pll_restart_reg_n_0),
        .I2(Q),
        .O(\mem_addr[3]_i_9_n_0 ));
  FDRE \mem_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[3]_i_1_n_0 ),
        .D(\mem_addr[0]_i_1_n_0 ),
        .Q(\mem_addr_reg[3]_0 [0]),
        .R(dac0_reset_i));
  FDRE \mem_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[3]_i_1_n_0 ),
        .D(\mem_addr[1]_i_1_n_0 ),
        .Q(\mem_addr_reg[3]_0 [1]),
        .R(dac0_reset_i));
  FDRE \mem_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[3]_i_1_n_0 ),
        .D(\mem_addr[2]_i_1_n_0 ),
        .Q(\mem_addr_reg[3]_0 [2]),
        .R(dac0_reset_i));
  FDRE \mem_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[3]_i_1_n_0 ),
        .D(\mem_addr[3]_i_2_n_0 ),
        .Q(\mem_addr_reg[3]_0 [3]),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \mem_data_dac0[15]_i_1 
       (.I0(\mem_addr_reg[3]_0 [1]),
        .I1(\mem_addr_reg[3]_0 [2]),
        .I2(\mem_addr_reg[3]_0 [0]),
        .O(\mem_addr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mem_data_dac0[26]_i_1 
       (.I0(\mem_addr_reg[3]_0 [0]),
        .I1(\mem_addr_reg[3]_0 [1]),
        .O(\mem_addr_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_dac0[5]_i_1 
       (.I0(\mem_addr_reg[3]_0 [3]),
        .I1(\mem_addr_reg[3]_0 [0]),
        .O(D));
  LUT6 #(
    .INIT(64'h080808FF08080800)) 
    no_pll_restart_i_1
       (.I0(no_pll_restart_i_2_n_0),
        .I1(cleared_reg_n_0),
        .I2(por_sm_state__0[2]),
        .I3(no_pll_restart_i_3_n_0),
        .I4(no_pll_restart_i_4_n_0),
        .I5(no_pll_restart_reg_n_0),
        .O(no_pll_restart_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    no_pll_restart_i_2
       (.I0(\rdata_reg_n_0_[3] ),
        .I1(\rdata_reg_n_0_[1] ),
        .I2(\rdata_reg_n_0_[4] ),
        .I3(\rdata_reg_n_0_[0] ),
        .I4(\rdata_reg_n_0_[2] ),
        .O(no_pll_restart_i_2_n_0));
  LUT6 #(
    .INIT(64'h4000400040000000)) 
    no_pll_restart_i_3
       (.I0(por_sm_state__0[0]),
        .I1(Q),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .I4(interrupt_reg_0),
        .I5(wait_event_reg_n_0),
        .O(no_pll_restart_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    no_pll_restart_i_4
       (.I0(dac0_drprdy_por),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[2]),
        .I4(no_pll_restart_reg_n_0),
        .I5(Q),
        .O(no_pll_restart_i_4_n_0));
  FDRE no_pll_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(no_pll_restart_i_1_n_0),
        .Q(no_pll_restart_reg_n_0),
        .R(dac0_reset_i));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_por_gnt),
        .Q(por_gnt_r),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'hFFDFFFFF00003000)) 
    por_req_i_1__3
       (.I0(dac0_drprdy_por),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(Q),
        .I4(por_sm_state__0[3]),
        .I5(dac0_por_req),
        .O(por_req_i_1__3_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__3_n_0),
        .Q(dac0_por_req),
        .R(dac0_reset_i));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_10__3 
       (.I0(por_timer_start_val[1]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_10__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_11__3 
       (.I0(por_timer_start_val[0]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_11__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_12__4 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_start_val[7]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_12__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_13__4 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_14__3 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_val[5]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_15__3 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_val[4]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_16__3 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_17__3 
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_start_val[2]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_18__3 
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_val[1]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_19__3 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_start_val[0]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8FFAA)) 
    \por_timer_count[0]_i_1__3 
       (.I0(clock_en_reg_n_0),
        .I1(por_timer_count_reg[1]),
        .I2(por_timer_count_reg[0]),
        .I3(por_timer_start_reg_n_0),
        .I4(\por_timer_count[0]_i_3__3_n_0 ),
        .O(\por_timer_count[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[0]_i_20 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_count_reg[11]),
        .I2(por_timer_count_reg[10]),
        .I3(por_timer_count_reg[17]),
        .I4(por_timer_count_reg[20]),
        .I5(por_timer_count_reg[23]),
        .O(\por_timer_count[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_21__3 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_count_reg[2]),
        .I2(por_timer_count_reg[5]),
        .I3(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_21__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_22__3 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_count_reg[8]),
        .I2(por_timer_count_reg[7]),
        .I3(por_timer_count_reg[6]),
        .O(\por_timer_count[0]_i_22__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__3 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_count_reg[18]),
        .I2(por_timer_count_reg[19]),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[0]_i_23__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__3 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_count_reg[13]),
        .I2(por_timer_count_reg[22]),
        .I3(por_timer_count_reg[12]),
        .O(\por_timer_count[0]_i_24__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \por_timer_count[0]_i_3__3 
       (.I0(\por_timer_count[0]_i_20_n_0 ),
        .I1(\por_timer_count[0]_i_21__3_n_0 ),
        .I2(\por_timer_count[0]_i_22__3_n_0 ),
        .I3(\por_timer_count[0]_i_23__3_n_0 ),
        .I4(\por_timer_count[0]_i_24__3_n_0 ),
        .O(\por_timer_count[0]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_4__3 
       (.I0(por_timer_start_val[7]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_5__3 
       (.I0(por_timer_start_val[6]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[6]),
        .O(\por_timer_count[0]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_6__3 
       (.I0(por_timer_start_val[5]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[5]),
        .O(\por_timer_count[0]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_7__3 
       (.I0(por_timer_start_val[4]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_8__3 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[0]_i_9__3 
       (.I0(por_timer_start_val[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_9__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__3 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_11__3 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_val[21]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__3 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_13__3 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_val[19]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_14__3 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_val[18]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_15__3 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_val[19]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_16__3 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_val[21]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__3 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_3__3 
       (.I0(por_timer_start_val[21]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[21]),
        .O(\por_timer_count[16]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__3 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_5__3 
       (.I0(por_timer_start_val[19]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[19]),
        .O(\por_timer_count[16]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_6__3 
       (.I0(por_timer_start_val[18]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[18]),
        .O(\por_timer_count[16]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_7__3 
       (.I0(por_timer_start_val[19]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[17]),
        .O(\por_timer_count[16]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[16]_i_8__3 
       (.I0(por_timer_start_val[21]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[16]),
        .O(\por_timer_count[16]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__3 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_10__3 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_start_val[15]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_11__3 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_val[14]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__4 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_13__3 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_start_val[2]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_14__3 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_start_val[2]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_15__3 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_val[10]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_16__3 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_17__3 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_2__3 
       (.I0(por_timer_start_val[15]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_3__3 
       (.I0(por_timer_start_val[14]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[14]),
        .O(\por_timer_count[8]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__4 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_5__3 
       (.I0(por_timer_start_val[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_6__3 
       (.I0(por_timer_start_val[2]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_7__3 
       (.I0(por_timer_start_val[10]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[10]),
        .O(\por_timer_count[8]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_8__3 
       (.I0(por_timer_start_val[6]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[9]),
        .O(\por_timer_count[8]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \por_timer_count[8]_i_9__3 
       (.I0(por_timer_start_val[6]),
        .I1(por_timer_start_reg_n_0),
        .I2(por_timer_count_reg[8]),
        .O(\por_timer_count[8]_i_9__3_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(dac0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2__3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__3_n_0 ,\por_timer_count_reg[0]_i_2__3_n_1 ,\por_timer_count_reg[0]_i_2__3_n_2 ,\por_timer_count_reg[0]_i_2__3_n_3 ,\por_timer_count_reg[0]_i_2__3_n_4 ,\por_timer_count_reg[0]_i_2__3_n_5 ,\por_timer_count_reg[0]_i_2__3_n_6 ,\por_timer_count_reg[0]_i_2__3_n_7 }),
        .DI({\por_timer_count[0]_i_4__3_n_0 ,\por_timer_count[0]_i_5__3_n_0 ,\por_timer_count[0]_i_6__3_n_0 ,\por_timer_count[0]_i_7__3_n_0 ,\por_timer_count[0]_i_8__3_n_0 ,\por_timer_count[0]_i_9__3_n_0 ,\por_timer_count[0]_i_10__3_n_0 ,\por_timer_count[0]_i_11__3_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__3_n_8 ,\por_timer_count_reg[0]_i_2__3_n_9 ,\por_timer_count_reg[0]_i_2__3_n_10 ,\por_timer_count_reg[0]_i_2__3_n_11 ,\por_timer_count_reg[0]_i_2__3_n_12 ,\por_timer_count_reg[0]_i_2__3_n_13 ,\por_timer_count_reg[0]_i_2__3_n_14 ,\por_timer_count_reg[0]_i_2__3_n_15 }),
        .S({\por_timer_count[0]_i_12__4_n_0 ,\por_timer_count[0]_i_13__4_n_0 ,\por_timer_count[0]_i_14__3_n_0 ,\por_timer_count[0]_i_15__3_n_0 ,\por_timer_count[0]_i_16__3_n_0 ,\por_timer_count[0]_i_17__3_n_0 ,\por_timer_count[0]_i_18__3_n_0 ,\por_timer_count[0]_i_19__3_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(dac0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__3 
       (.CI(\por_timer_count_reg[8]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__3_n_1 ,\por_timer_count_reg[16]_i_1__3_n_2 ,\por_timer_count_reg[16]_i_1__3_n_3 ,\por_timer_count_reg[16]_i_1__3_n_4 ,\por_timer_count_reg[16]_i_1__3_n_5 ,\por_timer_count_reg[16]_i_1__3_n_6 ,\por_timer_count_reg[16]_i_1__3_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__3_n_0 ,\por_timer_count[16]_i_3__3_n_0 ,\por_timer_count[16]_i_4__3_n_0 ,\por_timer_count[16]_i_5__3_n_0 ,\por_timer_count[16]_i_6__3_n_0 ,\por_timer_count[16]_i_7__3_n_0 ,\por_timer_count[16]_i_8__3_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__3_n_8 ,\por_timer_count_reg[16]_i_1__3_n_9 ,\por_timer_count_reg[16]_i_1__3_n_10 ,\por_timer_count_reg[16]_i_1__3_n_11 ,\por_timer_count_reg[16]_i_1__3_n_12 ,\por_timer_count_reg[16]_i_1__3_n_13 ,\por_timer_count_reg[16]_i_1__3_n_14 ,\por_timer_count_reg[16]_i_1__3_n_15 }),
        .S({\por_timer_count[16]_i_9__3_n_0 ,\por_timer_count[16]_i_10__3_n_0 ,\por_timer_count[16]_i_11__3_n_0 ,\por_timer_count[16]_i_12__3_n_0 ,\por_timer_count[16]_i_13__3_n_0 ,\por_timer_count[16]_i_14__3_n_0 ,\por_timer_count[16]_i_15__3_n_0 ,\por_timer_count[16]_i_16__3_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(dac0_reset_i));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(dac0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1__3 
       (.CI(\por_timer_count_reg[0]_i_2__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__3_n_0 ,\por_timer_count_reg[8]_i_1__3_n_1 ,\por_timer_count_reg[8]_i_1__3_n_2 ,\por_timer_count_reg[8]_i_1__3_n_3 ,\por_timer_count_reg[8]_i_1__3_n_4 ,\por_timer_count_reg[8]_i_1__3_n_5 ,\por_timer_count_reg[8]_i_1__3_n_6 ,\por_timer_count_reg[8]_i_1__3_n_7 }),
        .DI({\por_timer_count[8]_i_2__3_n_0 ,\por_timer_count[8]_i_3__3_n_0 ,\por_timer_count[8]_i_4__4_n_0 ,\por_timer_count[8]_i_5__3_n_0 ,\por_timer_count[8]_i_6__3_n_0 ,\por_timer_count[8]_i_7__3_n_0 ,\por_timer_count[8]_i_8__3_n_0 ,\por_timer_count[8]_i_9__3_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__3_n_8 ,\por_timer_count_reg[8]_i_1__3_n_9 ,\por_timer_count_reg[8]_i_1__3_n_10 ,\por_timer_count_reg[8]_i_1__3_n_11 ,\por_timer_count_reg[8]_i_1__3_n_12 ,\por_timer_count_reg[8]_i_1__3_n_13 ,\por_timer_count_reg[8]_i_1__3_n_14 ,\por_timer_count_reg[8]_i_1__3_n_15 }),
        .S({\por_timer_count[8]_i_10__3_n_0 ,\por_timer_count[8]_i_11__3_n_0 ,\por_timer_count[8]_i_12__4_n_0 ,\por_timer_count[8]_i_13__3_n_0 ,\por_timer_count[8]_i_14__3_n_0 ,\por_timer_count[8]_i_15__3_n_0 ,\por_timer_count[8]_i_16__3_n_0 ,\por_timer_count[8]_i_17__3_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'h4FFF7FFF08000800)) 
    por_timer_start_i_1__3
       (.I0(por_timer_start_i_2_n_0),
        .I1(por_sm_state__0[0]),
        .I2(Q),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[3]),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    por_timer_start_i_2
       (.I0(Q),
        .I1(por_sm_state__0[3]),
        .I2(mem_data_dac0[9]),
        .I3(mem_data_dac0[8]),
        .I4(mem_data_dac0[7]),
        .O(por_timer_start_i_2_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__3_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(dac0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \por_timer_start_val[0]_i_1 
       (.I0(mem_data_dac0[12]),
        .I1(mem_data_dac0[13]),
        .I2(mem_data_dac0[14]),
        .O(\por_timer_start_val[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \por_timer_start_val[10]_i_1 
       (.I0(mem_data_dac0[2]),
        .I1(mem_data_dac0[14]),
        .I2(mem_data_dac0[13]),
        .I3(mem_data_dac0[12]),
        .O(\por_timer_start_val[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \por_timer_start_val[15]_i_1 
       (.I0(\por_timer_start_val[15]_i_3_n_0 ),
        .I1(mem_data_dac0[9]),
        .I2(mem_data_dac0[8]),
        .I3(mem_data_dac0[7]),
        .I4(done_i_3_n_0),
        .I5(dac0_reset_i),
        .O(\por_timer_start_val[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    \por_timer_start_val[15]_i_2 
       (.I0(\por_timer_start_val_reg[7]_0 ),
        .I1(mem_data_dac0[12]),
        .I2(mem_data_dac0[13]),
        .I3(mem_data_dac0[14]),
        .I4(mem_data_dac0[4]),
        .O(\por_timer_start_val[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_start_val[15]_i_3 
       (.I0(por_sm_state__0[3]),
        .I1(Q),
        .O(\por_timer_start_val[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \por_timer_start_val[1]_i_1 
       (.I0(mem_data_dac0[1]),
        .I1(mem_data_dac0[14]),
        .I2(mem_data_dac0[13]),
        .I3(mem_data_dac0[12]),
        .O(\por_timer_start_val[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \por_timer_start_val[21]_i_1 
       (.I0(mem_data_dac0[14]),
        .I1(mem_data_dac0[13]),
        .I2(mem_data_dac0[12]),
        .I3(\por_timer_start_val[15]_i_1_n_0 ),
        .O(\por_timer_start_val[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \por_timer_start_val[2]_i_1__0 
       (.I0(mem_data_dac0[14]),
        .I1(mem_data_dac0[13]),
        .I2(mem_data_dac0[12]),
        .I3(\por_timer_start_val_reg[7]_0 ),
        .O(\por_timer_start_val[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \por_timer_start_val[4]_i_1 
       (.I0(mem_data_dac0[0]),
        .I1(mem_data_dac0[14]),
        .I2(mem_data_dac0[13]),
        .I3(mem_data_dac0[12]),
        .O(\por_timer_start_val[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    \por_timer_start_val[7]_i_1 
       (.I0(\por_timer_start_val_reg[7]_0 ),
        .I1(mem_data_dac0[12]),
        .I2(mem_data_dac0[13]),
        .I3(mem_data_dac0[14]),
        .I4(mem_data_dac0[2]),
        .O(\por_timer_start_val[7]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[0]_i_1_n_0 ),
        .Q(por_timer_start_val[0]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[10]_i_1_n_0 ),
        .Q(por_timer_start_val[10]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_dac0[3]),
        .Q(por_timer_start_val[14]),
        .R(\por_timer_start_val[21]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[15]_i_2_n_0 ),
        .Q(por_timer_start_val[15]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_dac0[5]),
        .Q(por_timer_start_val[18]),
        .R(\por_timer_start_val[21]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_dac0[6]),
        .Q(por_timer_start_val[19]),
        .R(\por_timer_start_val[21]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[1]_i_1_n_0 ),
        .Q(por_timer_start_val[1]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_dac0[9]),
        .Q(por_timer_start_val[21]),
        .R(\por_timer_start_val[21]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[2]_i_1__0_n_0 ),
        .Q(por_timer_start_val[2]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[4]_i_1_n_0 ),
        .Q(por_timer_start_val[4]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_dac0[1]),
        .Q(por_timer_start_val[5]),
        .R(\por_timer_start_val[21]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(mem_data_dac0[2]),
        .Q(por_timer_start_val[6]),
        .R(\por_timer_start_val[21]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[15]_i_1_n_0 ),
        .D(\por_timer_start_val[7]_i_1_n_0 ),
        .Q(por_timer_start_val[7]),
        .R(1'b0));
  FDRE power_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(power_ok_r_reg_0),
        .Q(power_ok_r),
        .R(dac0_reset_i));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[15]_i_1__3 
       (.I0(dac0_drprdy_por),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[0]),
        .I4(Q),
        .O(\rdata[15]_i_1__3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[0]),
        .Q(\rdata_reg_n_0_[0] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[10]),
        .Q(\rdata_reg_n_0_[10] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[11]),
        .Q(drpdi_por_i0_in[11]),
        .R(dac0_reset_i));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[12]),
        .Q(drpdi_por_i0_in[12]),
        .R(dac0_reset_i));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[13]),
        .Q(drpdi_por_i0_in[13]),
        .R(dac0_reset_i));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[14]),
        .Q(\rdata_reg_n_0_[14] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[15]),
        .Q(\rdata_reg_n_0_[15] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[1]),
        .Q(\rdata_reg_n_0_[1] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[2]),
        .Q(\rdata_reg_n_0_[2] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[3]),
        .Q(\rdata_reg_n_0_[3] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[4]),
        .Q(\rdata_reg_n_0_[4] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[5]),
        .Q(\rdata_reg_n_0_[5] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[6]),
        .Q(\rdata_reg_n_0_[6] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[7]),
        .Q(\rdata_reg_n_0_[7] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[8]),
        .Q(\rdata_reg_n_0_[8] ),
        .R(dac0_reset_i));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[9]),
        .Q(p_1_in),
        .R(dac0_reset_i));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    wait_event_i_1
       (.I0(wait_event_i_2_n_0),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[2]),
        .I3(Q),
        .I4(por_sm_state__0[0]),
        .I5(dac0_reset_i),
        .O(wait_event_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF350500003505)) 
    wait_event_i_2
       (.I0(wait_event_i_3_n_0),
        .I1(mem_data_dac0[7]),
        .I2(mem_data_dac0[8]),
        .I3(power_ok_r_reg_0),
        .I4(mem_data_dac0[9]),
        .I5(wait_event_i_4_n_0),
        .O(wait_event_i_2_n_0));
  LUT6 #(
    .INIT(64'h5555FCFF5555FFFF)) 
    wait_event_i_3
       (.I0(bgt_sm_done_dac),
        .I1(por_timer_count_reg[1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[0]),
        .I4(mem_data_dac0[7]),
        .I5(\por_timer_count[0]_i_3__3_n_0 ),
        .O(wait_event_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFF00001011FFFF)) 
    wait_event_i_4
       (.I0(fg_cal_en_reg_n_0),
        .I1(bg_cal_en_reg_n_0),
        .I2(adc1_status_0_falling_edge_seen_reg_n_0),
        .I3(\cal_enables_reg_n_0_[1] ),
        .I4(mem_data_dac0[8]),
        .I5(mem_data_dac0[7]),
        .O(wait_event_i_4_n_0));
  FDRE wait_event_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wait_event_i_1_n_0),
        .Q(wait_event_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm__parameterized0
   (p_5_in,
    dac1_drpen_por,
    dac1_drpwe_por,
    done_reg_0,
    dac1_drpen_status,
    dac1_status_req,
    dac1_por_req,
    \syncstages_ff_reg[3] ,
    dac1_status,
    cleared_r_reg_0,
    sm_reset_pulse0,
    dac1_sm_reset_i,
    dac1_powerup_state,
    dac1_done_i,
    \mem_data_dac1_reg[16] ,
    \mem_data_dac1_reg[31] ,
    \mem_data_dac1_reg[20] ,
    Q,
    \mem_data_dac1_reg[17] ,
    \mem_addr_reg[1]_0 ,
    \rdata_reg[9]_0 ,
    por_req_reg_0,
    \mem_data_dac1_reg[17]_0 ,
    \pll_state_machine.drpaddr_status_reg[10]_0 ,
    \drpaddr_por_reg[10]_0 ,
    \drpdi_por_i_reg[15]_0 ,
    s_axi_aclk,
    dac1_por_gnt,
    dac1_drprdy_por,
    dest_out,
    clocks_ok_r_reg_0,
    dac1_status_gnt,
    power_ok_r_reg_0,
    dac1_powerup_state_irq,
    sm_reset_r,
    dac1_powerup_state_INST_0_0,
    dac1_done_i_reg,
    dac1_done_i_reg_0,
    dac1_fifo_disable,
    mem_data_dac1,
    \por_timer_start_val_reg[11]_0 ,
    \por_timer_start_val_reg[20]_0 ,
    \FSM_sequential_por_sm_state_reg[0]_0 ,
    \drpdi_por_i_reg[6]_0 ,
    \drpdi_por_i_reg[5]_0 ,
    drpwe_por_i_reg_0,
    drpwe_por_i_reg_1,
    \FSM_sequential_fsm_cs[1]_i_2__4 ,
    bank4_write,
    bank4_read,
    dac1_drprdy_status,
    dac1_tile_config_done,
    pll_ok_r_reg_0,
    bgt_sm_done_dac,
    \mem_addr_reg[3]_0 ,
    trim_code,
    \drpdi_por_i[10]_i_3_0 ,
    \drpdi_por_i_reg[8]_0 ,
    \drpdi_por_i_reg[7]_0 ,
    \mem_addr_reg[1]_1 ,
    clear_interrupt_reg_0,
    \drpdi_por_i_reg[9]_0 ,
    dac1_do_mon);
  output p_5_in;
  output dac1_drpen_por;
  output dac1_drpwe_por;
  output done_reg_0;
  output dac1_drpen_status;
  output dac1_status_req;
  output dac1_por_req;
  output \syncstages_ff_reg[3] ;
  output [3:0]dac1_status;
  output cleared_r_reg_0;
  output sm_reset_pulse0;
  output dac1_sm_reset_i;
  output dac1_powerup_state;
  output dac1_done_i;
  output \mem_data_dac1_reg[16] ;
  output \mem_data_dac1_reg[31] ;
  output \mem_data_dac1_reg[20] ;
  output [5:0]Q;
  output \mem_data_dac1_reg[17] ;
  output \mem_addr_reg[1]_0 ;
  output [2:0]\rdata_reg[9]_0 ;
  output por_req_reg_0;
  output \mem_data_dac1_reg[17]_0 ;
  output [2:0]\pll_state_machine.drpaddr_status_reg[10]_0 ;
  output [9:0]\drpaddr_por_reg[10]_0 ;
  output [15:0]\drpdi_por_i_reg[15]_0 ;
  input s_axi_aclk;
  input dac1_por_gnt;
  input dac1_drprdy_por;
  input dest_out;
  input clocks_ok_r_reg_0;
  input dac1_status_gnt;
  input power_ok_r_reg_0;
  input dac1_powerup_state_irq;
  input sm_reset_r;
  input [0:0]dac1_powerup_state_INST_0_0;
  input [2:0]dac1_done_i_reg;
  input dac1_done_i_reg_0;
  input [0:0]dac1_fifo_disable;
  input [31:0]mem_data_dac1;
  input [0:0]\por_timer_start_val_reg[11]_0 ;
  input [15:0]\por_timer_start_val_reg[20]_0 ;
  input [3:0]\FSM_sequential_por_sm_state_reg[0]_0 ;
  input \drpdi_por_i_reg[6]_0 ;
  input \drpdi_por_i_reg[5]_0 ;
  input [0:0]drpwe_por_i_reg_0;
  input drpwe_por_i_reg_1;
  input [1:0]\FSM_sequential_fsm_cs[1]_i_2__4 ;
  input bank4_write;
  input bank4_read;
  input dac1_drprdy_status;
  input dac1_tile_config_done;
  input pll_ok_r_reg_0;
  input bgt_sm_done_dac;
  input \mem_addr_reg[3]_0 ;
  input [5:0]trim_code;
  input \drpdi_por_i[10]_i_3_0 ;
  input \drpdi_por_i_reg[8]_0 ;
  input \drpdi_por_i_reg[7]_0 ;
  input \mem_addr_reg[1]_1 ;
  input [3:0]clear_interrupt_reg_0;
  input \drpdi_por_i_reg[9]_0 ;
  input [15:0]dac1_do_mon;

  wire [1:0]\FSM_sequential_fsm_cs[1]_i_2__4 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ;
  wire \FSM_sequential_por_sm_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_4__0_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_5__0_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_6__0_n_0 ;
  wire \FSM_sequential_por_sm_state[0]_i_7__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_10_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_5__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_6__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_7__0_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_8_n_0 ;
  wire \FSM_sequential_por_sm_state[1]_i_9_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_1__0_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_por_sm_state[2]_i_3__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_10__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_11__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_12_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_13_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_2__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_3__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_4__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_6__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_7__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_8__0_n_0 ;
  wire \FSM_sequential_por_sm_state[3]_i_9__0_n_0 ;
  wire [3:0]\FSM_sequential_por_sm_state_reg[0]_0 ;
  wire \FSM_sequential_por_sm_state_reg[0]_i_3_n_0 ;
  wire [5:0]Q;
  wire adc0_status_0_falling_edge_seen_i_1_n_0;
  wire adc0_status_0_falling_edge_seen_reg_n_0;
  wire adc0_status_0_r;
  wire adc0_status_0_r_reg_n_0;
  wire adc0_status_sync;
  wire adc1_status_0_falling_edge_seen_i_1__0_n_0;
  wire adc1_status_0_falling_edge_seen_reg_n_0;
  wire adc1_status_0_r;
  wire adc1_status_0_r_reg_n_0;
  wire adc1_status_sync;
  wire adc2_status_0_falling_edge_seen_i_1_n_0;
  wire adc2_status_0_falling_edge_seen_reg_n_0;
  wire adc2_status_0_r;
  wire adc2_status_0_r_reg_n_0;
  wire adc2_status_sync;
  wire adc3_status_0_falling_edge_seen_i_1_n_0;
  wire adc3_status_0_falling_edge_seen_reg_n_0;
  wire adc3_status_0_r;
  wire adc3_status_0_r_reg_n_0;
  wire adc3_status_sync;
  wire bank4_read;
  wire bank4_write;
  wire bg_cal_en;
  wire bg_cal_en_reg_n_0;
  wire bgt_sm_done_dac;
  wire [3:0]cal_enables;
  wire \cal_enables[3]_i_1_n_0 ;
  wire \cal_enables_reg_n_0_[0] ;
  wire \cal_enables_reg_n_0_[1] ;
  wire clear_interrupt_i_1__0_n_0;
  wire clear_interrupt_i_2__0_n_0;
  wire clear_interrupt_i_3__0_n_0;
  wire [3:0]clear_interrupt_reg_0;
  wire clear_interrupt_reg_n_0;
  wire cleared_i_1__0_n_0;
  wire cleared_r;
  wire cleared_r_reg_0;
  wire cleared_reg_n_0;
  wire \clock_en_count[5]_i_1__4_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__4_n_0;
  wire clock_en_i_2__4_n_0;
  wire clock_en_reg_n_0;
  wire clocks_ok_r;
  wire clocks_ok_r_reg_0;
  wire [15:0]dac1_do_mon;
  wire dac1_done_i;
  wire [2:0]dac1_done_i_reg;
  wire dac1_done_i_reg_0;
  wire dac1_drpen_por;
  wire dac1_drpen_status;
  wire dac1_drprdy_por;
  wire dac1_drprdy_status;
  wire dac1_drpwe_por;
  wire [0:0]dac1_fifo_disable;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire dac1_powerup_state;
  wire [0:0]dac1_powerup_state_INST_0_0;
  wire dac1_powerup_state_irq;
  wire dac1_sm_reset_i;
  wire dac1_sm_reset_i_0;
  wire [3:0]dac1_status;
  wire dac1_status_gnt;
  wire dac1_status_req;
  wire dac1_tile_config_done;
  wire dest_out;
  wire done_i_2__0_n_0;
  wire done_i_3__0_n_0;
  wire done_i_4_n_0;
  wire done_i_5_n_0;
  wire done_i_6_n_0;
  wire done_i_7_n_0;
  wire done_reg_0;
  wire [10:0]drpaddr_por0_in;
  wire \drpaddr_por[10]_i_1__4_n_0 ;
  wire [9:0]\drpaddr_por_reg[10]_0 ;
  wire [14:0]drpdi_por_i0_in;
  wire \drpdi_por_i[0]_i_2_n_0 ;
  wire \drpdi_por_i[10]_i_2_n_0 ;
  wire \drpdi_por_i[10]_i_3_0 ;
  wire \drpdi_por_i[10]_i_3_n_0 ;
  wire \drpdi_por_i[10]_i_5_n_0 ;
  wire \drpdi_por_i[10]_i_6_n_0 ;
  wire \drpdi_por_i[10]_i_7_n_0 ;
  wire \drpdi_por_i[11]_i_2_n_0 ;
  wire \drpdi_por_i[11]_i_3_n_0 ;
  wire \drpdi_por_i[12]_i_2_n_0 ;
  wire \drpdi_por_i[13]_i_2_n_0 ;
  wire \drpdi_por_i[14]_i_2_n_0 ;
  wire \drpdi_por_i[15]_i_1__0_n_0 ;
  wire \drpdi_por_i[15]_i_2__0_n_0 ;
  wire \drpdi_por_i[15]_i_3__0_n_0 ;
  wire \drpdi_por_i[15]_i_4__0_n_0 ;
  wire \drpdi_por_i[15]_i_5__0_n_0 ;
  wire \drpdi_por_i[15]_i_8_n_0 ;
  wire \drpdi_por_i[1]_i_2_n_0 ;
  wire \drpdi_por_i[2]_i_2_n_0 ;
  wire \drpdi_por_i[2]_i_3_n_0 ;
  wire \drpdi_por_i[3]_i_2__0_n_0 ;
  wire \drpdi_por_i[4]_i_2_n_0 ;
  wire \drpdi_por_i[4]_i_3_n_0 ;
  wire \drpdi_por_i[4]_i_4_n_0 ;
  wire \drpdi_por_i[5]_i_1_n_0 ;
  wire \drpdi_por_i[5]_i_2_n_0 ;
  wire \drpdi_por_i[6]_i_1_n_0 ;
  wire \drpdi_por_i[6]_i_2_n_0 ;
  wire \drpdi_por_i[7]_i_2_n_0 ;
  wire \drpdi_por_i[7]_i_3_n_0 ;
  wire \drpdi_por_i[7]_i_4_n_0 ;
  wire \drpdi_por_i[7]_i_6_n_0 ;
  wire \drpdi_por_i[8]_i_3_n_0 ;
  wire [15:0]\drpdi_por_i_reg[15]_0 ;
  wire \drpdi_por_i_reg[5]_0 ;
  wire \drpdi_por_i_reg[6]_0 ;
  wire \drpdi_por_i_reg[7]_0 ;
  wire \drpdi_por_i_reg[8]_0 ;
  wire \drpdi_por_i_reg[9]_0 ;
  wire drpen_por_i;
  wire drpen_por_i_i_1__0_n_0;
  wire drprdy_por_r;
  wire drpwe_por_i;
  wire [0:0]drpwe_por_i_reg_0;
  wire drpwe_por_i_reg_1;
  wire enable_clock_en;
  wire enable_clock_en_i_1__4_n_0;
  wire enable_clock_en_i_3_n_0;
  wire enable_clock_en_reg_n_0;
  wire fg_cal_en_i_1__0_n_0;
  wire fg_cal_en_i_2__0_n_0;
  wire fg_cal_en_i_3__0_n_0;
  wire fg_cal_en_i_4__0_n_0;
  wire fg_cal_en_i_5_n_0;
  wire fg_cal_en_reg_n_0;
  wire interrupt0;
  wire interrupt_i_1__0_n_0;
  wire interrupt_i_3_n_0;
  wire interrupt_i_4_n_0;
  wire interrupt_i_5_n_0;
  wire interrupt_i_6_n_0;
  wire \mem_addr[0]_i_1__0_n_0 ;
  wire \mem_addr[1]_i_1__0_n_0 ;
  wire \mem_addr[2]_i_1__0_n_0 ;
  wire \mem_addr[2]_i_2__0_n_0 ;
  wire \mem_addr[2]_i_3__0_n_0 ;
  wire \mem_addr[2]_i_4_n_0 ;
  wire \mem_addr[3]_i_2__0_n_0 ;
  wire \mem_addr[3]_i_3__0_n_0 ;
  wire \mem_addr[3]_i_5__0_n_0 ;
  wire \mem_addr[3]_i_6__0_n_0 ;
  wire \mem_addr[3]_i_7__0_n_0 ;
  wire \mem_addr[4]_i_2_n_0 ;
  wire \mem_addr[4]_i_3_n_0 ;
  wire \mem_addr[4]_i_4_n_0 ;
  wire \mem_addr[4]_i_5_n_0 ;
  wire \mem_addr[4]_i_6_n_0 ;
  wire \mem_addr[5]_i_10_n_0 ;
  wire \mem_addr[5]_i_1_n_0 ;
  wire \mem_addr[5]_i_3_n_0 ;
  wire \mem_addr[5]_i_4_n_0 ;
  wire \mem_addr[5]_i_5_n_0 ;
  wire \mem_addr[5]_i_6_n_0 ;
  wire \mem_addr[5]_i_7_n_0 ;
  wire \mem_addr[5]_i_8_n_0 ;
  wire \mem_addr[5]_i_9_n_0 ;
  wire \mem_addr_reg[1]_0 ;
  wire \mem_addr_reg[1]_1 ;
  wire \mem_addr_reg[3]_0 ;
  wire \mem_addr_reg[3]_i_1_n_0 ;
  wire \mem_addr_reg[4]_i_1_n_0 ;
  wire \mem_addr_reg[5]_i_2_n_0 ;
  wire [31:0]mem_data_dac1;
  wire \mem_data_dac1_reg[16] ;
  wire \mem_data_dac1_reg[17] ;
  wire \mem_data_dac1_reg[17]_0 ;
  wire \mem_data_dac1_reg[20] ;
  wire \mem_data_dac1_reg[31] ;
  wire no_pll_restart_i_1__0_n_0;
  wire no_pll_restart_i_2__0_n_0;
  wire no_pll_restart_i_3__0_n_0;
  wire no_pll_restart_i_4__0_n_0;
  wire no_pll_restart_i_5_n_0;
  wire no_pll_restart_reg_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_1_in;
  wire p_5_in;
  wire pll_ok;
  wire pll_ok_r;
  wire pll_ok_r_reg_0;
  wire \pll_state_machine.drpaddr_status[10]_i_1_n_0 ;
  wire \pll_state_machine.drpaddr_status[5]_i_1_n_0 ;
  wire [2:0]\pll_state_machine.drpaddr_status_reg[10]_0 ;
  wire \pll_state_machine.drpen_status_i_1_n_0 ;
  wire \pll_state_machine.pll_on_i_1_n_0 ;
  wire \pll_state_machine.pll_on_reg_n_0 ;
  wire \pll_state_machine.status_req_i_1_n_0 ;
  wire \pll_state_machine.status_timer_start_i_1_n_0 ;
  wire \pll_state_machine.status_timer_start_reg_n_0 ;
  wire por_gnt_r;
  wire por_req_i_1__4_n_0;
  wire por_req_reg_0;
  wire por_sm_state;
  wire [3:0]por_sm_state__0;
  wire \por_timer_count[0]_i_10__4_n_0 ;
  wire \por_timer_count[0]_i_11__4_n_0 ;
  wire \por_timer_count[0]_i_12__3_n_0 ;
  wire \por_timer_count[0]_i_13_n_0 ;
  wire \por_timer_count[0]_i_14__4_n_0 ;
  wire \por_timer_count[0]_i_15__4_n_0 ;
  wire \por_timer_count[0]_i_16__4_n_0 ;
  wire \por_timer_count[0]_i_17__4_n_0 ;
  wire \por_timer_count[0]_i_18__4_n_0 ;
  wire \por_timer_count[0]_i_19__4_n_0 ;
  wire \por_timer_count[0]_i_1__4_n_0 ;
  wire \por_timer_count[0]_i_20__4_n_0 ;
  wire \por_timer_count[0]_i_21__4_n_0 ;
  wire \por_timer_count[0]_i_22__4_n_0 ;
  wire \por_timer_count[0]_i_23__4_n_0 ;
  wire \por_timer_count[0]_i_24__4_n_0 ;
  wire \por_timer_count[0]_i_3__4_n_0 ;
  wire \por_timer_count[0]_i_4__4_n_0 ;
  wire \por_timer_count[0]_i_5__4_n_0 ;
  wire \por_timer_count[0]_i_6__4_n_0 ;
  wire \por_timer_count[0]_i_7__4_n_0 ;
  wire \por_timer_count[0]_i_8__4_n_0 ;
  wire \por_timer_count[0]_i_9__4_n_0 ;
  wire \por_timer_count[16]_i_10__4_n_0 ;
  wire \por_timer_count[16]_i_11__4_n_0 ;
  wire \por_timer_count[16]_i_12__4_n_0 ;
  wire \por_timer_count[16]_i_13__4_n_0 ;
  wire \por_timer_count[16]_i_14__4_n_0 ;
  wire \por_timer_count[16]_i_15__4_n_0 ;
  wire \por_timer_count[16]_i_16__4_n_0 ;
  wire \por_timer_count[16]_i_2__4_n_0 ;
  wire \por_timer_count[16]_i_3__4_n_0 ;
  wire \por_timer_count[16]_i_4__4_n_0 ;
  wire \por_timer_count[16]_i_5__4_n_0 ;
  wire \por_timer_count[16]_i_6__4_n_0 ;
  wire \por_timer_count[16]_i_7__4_n_0 ;
  wire \por_timer_count[16]_i_8__4_n_0 ;
  wire \por_timer_count[16]_i_9__4_n_0 ;
  wire \por_timer_count[8]_i_10__4_n_0 ;
  wire \por_timer_count[8]_i_11__4_n_0 ;
  wire \por_timer_count[8]_i_12__3_n_0 ;
  wire \por_timer_count[8]_i_13__4_n_0 ;
  wire \por_timer_count[8]_i_14__4_n_0 ;
  wire \por_timer_count[8]_i_15__4_n_0 ;
  wire \por_timer_count[8]_i_16__4_n_0 ;
  wire \por_timer_count[8]_i_17__4_n_0 ;
  wire \por_timer_count[8]_i_2__4_n_0 ;
  wire \por_timer_count[8]_i_3__4_n_0 ;
  wire \por_timer_count[8]_i_4__3_n_0 ;
  wire \por_timer_count[8]_i_5__4_n_0 ;
  wire \por_timer_count[8]_i_6__4_n_0 ;
  wire \por_timer_count[8]_i_7__4_n_0 ;
  wire \por_timer_count[8]_i_8__4_n_0 ;
  wire \por_timer_count[8]_i_9__4_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__4_n_0 ;
  wire \por_timer_count_reg[0]_i_2__4_n_1 ;
  wire \por_timer_count_reg[0]_i_2__4_n_10 ;
  wire \por_timer_count_reg[0]_i_2__4_n_11 ;
  wire \por_timer_count_reg[0]_i_2__4_n_12 ;
  wire \por_timer_count_reg[0]_i_2__4_n_13 ;
  wire \por_timer_count_reg[0]_i_2__4_n_14 ;
  wire \por_timer_count_reg[0]_i_2__4_n_15 ;
  wire \por_timer_count_reg[0]_i_2__4_n_2 ;
  wire \por_timer_count_reg[0]_i_2__4_n_3 ;
  wire \por_timer_count_reg[0]_i_2__4_n_4 ;
  wire \por_timer_count_reg[0]_i_2__4_n_5 ;
  wire \por_timer_count_reg[0]_i_2__4_n_6 ;
  wire \por_timer_count_reg[0]_i_2__4_n_7 ;
  wire \por_timer_count_reg[0]_i_2__4_n_8 ;
  wire \por_timer_count_reg[0]_i_2__4_n_9 ;
  wire \por_timer_count_reg[16]_i_1__4_n_1 ;
  wire \por_timer_count_reg[16]_i_1__4_n_10 ;
  wire \por_timer_count_reg[16]_i_1__4_n_11 ;
  wire \por_timer_count_reg[16]_i_1__4_n_12 ;
  wire \por_timer_count_reg[16]_i_1__4_n_13 ;
  wire \por_timer_count_reg[16]_i_1__4_n_14 ;
  wire \por_timer_count_reg[16]_i_1__4_n_15 ;
  wire \por_timer_count_reg[16]_i_1__4_n_2 ;
  wire \por_timer_count_reg[16]_i_1__4_n_3 ;
  wire \por_timer_count_reg[16]_i_1__4_n_4 ;
  wire \por_timer_count_reg[16]_i_1__4_n_5 ;
  wire \por_timer_count_reg[16]_i_1__4_n_6 ;
  wire \por_timer_count_reg[16]_i_1__4_n_7 ;
  wire \por_timer_count_reg[16]_i_1__4_n_8 ;
  wire \por_timer_count_reg[16]_i_1__4_n_9 ;
  wire \por_timer_count_reg[8]_i_1__4_n_0 ;
  wire \por_timer_count_reg[8]_i_1__4_n_1 ;
  wire \por_timer_count_reg[8]_i_1__4_n_10 ;
  wire \por_timer_count_reg[8]_i_1__4_n_11 ;
  wire \por_timer_count_reg[8]_i_1__4_n_12 ;
  wire \por_timer_count_reg[8]_i_1__4_n_13 ;
  wire \por_timer_count_reg[8]_i_1__4_n_14 ;
  wire \por_timer_count_reg[8]_i_1__4_n_15 ;
  wire \por_timer_count_reg[8]_i_1__4_n_2 ;
  wire \por_timer_count_reg[8]_i_1__4_n_3 ;
  wire \por_timer_count_reg[8]_i_1__4_n_4 ;
  wire \por_timer_count_reg[8]_i_1__4_n_5 ;
  wire \por_timer_count_reg[8]_i_1__4_n_6 ;
  wire \por_timer_count_reg[8]_i_1__4_n_7 ;
  wire \por_timer_count_reg[8]_i_1__4_n_8 ;
  wire \por_timer_count_reg[8]_i_1__4_n_9 ;
  wire por_timer_start_i_1__4_n_0;
  wire por_timer_start_i_2__0_n_0;
  wire por_timer_start_reg_n_0;
  wire [22:0]por_timer_start_val;
  wire \por_timer_start_val[10]_i_1__0_n_0 ;
  wire \por_timer_start_val[10]_i_2_n_0 ;
  wire \por_timer_start_val[10]_i_3_n_0 ;
  wire \por_timer_start_val[11]_i_1_n_0 ;
  wire \por_timer_start_val[12]_i_1_n_0 ;
  wire \por_timer_start_val[13]_i_1_n_0 ;
  wire \por_timer_start_val[14]_i_1_n_0 ;
  wire \por_timer_start_val[15]_i_1__0_n_0 ;
  wire \por_timer_start_val[15]_i_2__0_n_0 ;
  wire \por_timer_start_val[15]_i_3__0_n_0 ;
  wire \por_timer_start_val[16]_i_1_n_0 ;
  wire \por_timer_start_val[17]_i_1_n_0 ;
  wire \por_timer_start_val[18]_i_1_n_0 ;
  wire \por_timer_start_val[19]_i_1_n_0 ;
  wire \por_timer_start_val[20]_i_10_n_0 ;
  wire \por_timer_start_val[20]_i_11_n_0 ;
  wire \por_timer_start_val[20]_i_1_n_0 ;
  wire \por_timer_start_val[20]_i_2_n_0 ;
  wire \por_timer_start_val[20]_i_3_n_0 ;
  wire \por_timer_start_val[20]_i_4_n_0 ;
  wire \por_timer_start_val[20]_i_5_n_0 ;
  wire \por_timer_start_val[20]_i_6_n_0 ;
  wire \por_timer_start_val[20]_i_7_n_0 ;
  wire \por_timer_start_val[20]_i_8_n_0 ;
  wire \por_timer_start_val[20]_i_9_n_0 ;
  wire \por_timer_start_val[22]_i_1_n_0 ;
  wire \por_timer_start_val[2]_i_1_n_0 ;
  wire \por_timer_start_val[5]_i_1_n_0 ;
  wire \por_timer_start_val[6]_i_1_n_0 ;
  wire \por_timer_start_val[7]_i_1__0_n_0 ;
  wire \por_timer_start_val[8]_i_1_n_0 ;
  wire \por_timer_start_val[9]_i_1_n_0 ;
  wire [0:0]\por_timer_start_val_reg[11]_0 ;
  wire [15:0]\por_timer_start_val_reg[20]_0 ;
  wire power_ok_r;
  wire power_ok_r_reg_0;
  wire powerup_state_r;
  wire \rdata[15]_i_1__4_n_0 ;
  wire [2:0]\rdata_reg[9]_0 ;
  wire \rdata_reg_n_0_[0] ;
  wire \rdata_reg_n_0_[10] ;
  wire \rdata_reg_n_0_[11] ;
  wire \rdata_reg_n_0_[12] ;
  wire \rdata_reg_n_0_[13] ;
  wire \rdata_reg_n_0_[14] ;
  wire \rdata_reg_n_0_[15] ;
  wire \rdata_reg_n_0_[1] ;
  wire \rdata_reg_n_0_[2] ;
  wire \rdata_reg_n_0_[3] ;
  wire \rdata_reg_n_0_[4] ;
  wire \rdata_reg_n_0_[7] ;
  wire \rdata_reg_n_0_[8] ;
  wire s_axi_aclk;
  wire sm_reset_pulse0;
  wire sm_reset_r;
  wire status_gnt_r;
  wire status_sm_state;
  wire [2:1]status_sm_state__0;
  wire [2:0]status_sm_state__1;
  wire \status_timer_count[0]_i_10_n_0 ;
  wire \status_timer_count[0]_i_11_n_0 ;
  wire \status_timer_count[0]_i_12_n_0 ;
  wire \status_timer_count[0]_i_13_n_0 ;
  wire \status_timer_count[0]_i_14_n_0 ;
  wire \status_timer_count[0]_i_15_n_0 ;
  wire \status_timer_count[0]_i_16_n_0 ;
  wire \status_timer_count[0]_i_17_n_0 ;
  wire \status_timer_count[0]_i_18_n_0 ;
  wire \status_timer_count[0]_i_19_n_0 ;
  wire \status_timer_count[0]_i_1_n_0 ;
  wire \status_timer_count[0]_i_20_n_0 ;
  wire \status_timer_count[0]_i_21_n_0 ;
  wire \status_timer_count[0]_i_22_n_0 ;
  wire \status_timer_count[0]_i_23_n_0 ;
  wire \status_timer_count[0]_i_24_n_0 ;
  wire \status_timer_count[0]_i_3_n_0 ;
  wire \status_timer_count[0]_i_4_n_0 ;
  wire \status_timer_count[0]_i_5_n_0 ;
  wire \status_timer_count[0]_i_6_n_0 ;
  wire \status_timer_count[0]_i_7_n_0 ;
  wire \status_timer_count[0]_i_8_n_0 ;
  wire \status_timer_count[0]_i_9_n_0 ;
  wire \status_timer_count[16]_i_10_n_0 ;
  wire \status_timer_count[16]_i_11_n_0 ;
  wire \status_timer_count[16]_i_12_n_0 ;
  wire \status_timer_count[16]_i_13_n_0 ;
  wire \status_timer_count[16]_i_14_n_0 ;
  wire \status_timer_count[16]_i_15_n_0 ;
  wire \status_timer_count[16]_i_16_n_0 ;
  wire \status_timer_count[16]_i_2_n_0 ;
  wire \status_timer_count[16]_i_3_n_0 ;
  wire \status_timer_count[16]_i_4_n_0 ;
  wire \status_timer_count[16]_i_5_n_0 ;
  wire \status_timer_count[16]_i_6_n_0 ;
  wire \status_timer_count[16]_i_7_n_0 ;
  wire \status_timer_count[16]_i_8_n_0 ;
  wire \status_timer_count[16]_i_9_n_0 ;
  wire \status_timer_count[8]_i_10_n_0 ;
  wire \status_timer_count[8]_i_11_n_0 ;
  wire \status_timer_count[8]_i_12_n_0 ;
  wire \status_timer_count[8]_i_13_n_0 ;
  wire \status_timer_count[8]_i_14_n_0 ;
  wire \status_timer_count[8]_i_15_n_0 ;
  wire \status_timer_count[8]_i_16_n_0 ;
  wire \status_timer_count[8]_i_17_n_0 ;
  wire \status_timer_count[8]_i_2_n_0 ;
  wire \status_timer_count[8]_i_3_n_0 ;
  wire \status_timer_count[8]_i_4_n_0 ;
  wire \status_timer_count[8]_i_5_n_0 ;
  wire \status_timer_count[8]_i_6_n_0 ;
  wire \status_timer_count[8]_i_7_n_0 ;
  wire \status_timer_count[8]_i_8_n_0 ;
  wire \status_timer_count[8]_i_9_n_0 ;
  wire [23:0]status_timer_count_reg;
  wire \status_timer_count_reg[0]_i_2_n_0 ;
  wire \status_timer_count_reg[0]_i_2_n_1 ;
  wire \status_timer_count_reg[0]_i_2_n_10 ;
  wire \status_timer_count_reg[0]_i_2_n_11 ;
  wire \status_timer_count_reg[0]_i_2_n_12 ;
  wire \status_timer_count_reg[0]_i_2_n_13 ;
  wire \status_timer_count_reg[0]_i_2_n_14 ;
  wire \status_timer_count_reg[0]_i_2_n_15 ;
  wire \status_timer_count_reg[0]_i_2_n_2 ;
  wire \status_timer_count_reg[0]_i_2_n_3 ;
  wire \status_timer_count_reg[0]_i_2_n_4 ;
  wire \status_timer_count_reg[0]_i_2_n_5 ;
  wire \status_timer_count_reg[0]_i_2_n_6 ;
  wire \status_timer_count_reg[0]_i_2_n_7 ;
  wire \status_timer_count_reg[0]_i_2_n_8 ;
  wire \status_timer_count_reg[0]_i_2_n_9 ;
  wire \status_timer_count_reg[16]_i_1_n_1 ;
  wire \status_timer_count_reg[16]_i_1_n_10 ;
  wire \status_timer_count_reg[16]_i_1_n_11 ;
  wire \status_timer_count_reg[16]_i_1_n_12 ;
  wire \status_timer_count_reg[16]_i_1_n_13 ;
  wire \status_timer_count_reg[16]_i_1_n_14 ;
  wire \status_timer_count_reg[16]_i_1_n_15 ;
  wire \status_timer_count_reg[16]_i_1_n_2 ;
  wire \status_timer_count_reg[16]_i_1_n_3 ;
  wire \status_timer_count_reg[16]_i_1_n_4 ;
  wire \status_timer_count_reg[16]_i_1_n_5 ;
  wire \status_timer_count_reg[16]_i_1_n_6 ;
  wire \status_timer_count_reg[16]_i_1_n_7 ;
  wire \status_timer_count_reg[16]_i_1_n_8 ;
  wire \status_timer_count_reg[16]_i_1_n_9 ;
  wire \status_timer_count_reg[8]_i_1_n_0 ;
  wire \status_timer_count_reg[8]_i_1_n_1 ;
  wire \status_timer_count_reg[8]_i_1_n_10 ;
  wire \status_timer_count_reg[8]_i_1_n_11 ;
  wire \status_timer_count_reg[8]_i_1_n_12 ;
  wire \status_timer_count_reg[8]_i_1_n_13 ;
  wire \status_timer_count_reg[8]_i_1_n_14 ;
  wire \status_timer_count_reg[8]_i_1_n_15 ;
  wire \status_timer_count_reg[8]_i_1_n_2 ;
  wire \status_timer_count_reg[8]_i_1_n_3 ;
  wire \status_timer_count_reg[8]_i_1_n_4 ;
  wire \status_timer_count_reg[8]_i_1_n_5 ;
  wire \status_timer_count_reg[8]_i_1_n_6 ;
  wire \status_timer_count_reg[8]_i_1_n_7 ;
  wire \status_timer_count_reg[8]_i_1_n_8 ;
  wire \status_timer_count_reg[8]_i_1_n_9 ;
  wire \syncstages_ff_reg[3] ;
  wire [5:0]trim_code;
  wire wait_event_i_1__0_n_0;
  wire wait_event_i_2__0_n_0;
  wire wait_event_i_3__0_n_0;
  wire wait_event_i_4__0_n_0;
  wire wait_event_i_5_n_0;
  wire wait_event_i_6_n_0;
  wire wait_event_i_7_n_0;
  wire wait_event_i_8_n_0;
  wire wait_event_reg_n_0;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED ;
  wire [7:7]\NLW_status_timer_count_reg[16]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF15151500)) 
    \FSM_sequential_fsm_cs[1]_i_3__0 
       (.I0(dac1_por_req),
        .I1(\FSM_sequential_fsm_cs[1]_i_2__4 [1]),
        .I2(\FSM_sequential_fsm_cs[1]_i_2__4 [0]),
        .I3(bank4_write),
        .I4(bank4_read),
        .I5(dac1_status_req),
        .O(por_req_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(status_sm_state__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(status_sm_state__1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F004C00)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_1 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_3_n_0 ),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(status_sm_state__0[1]),
        .I3(status_sm_state__0[2]),
        .I4(dac1_drprdy_status),
        .I5(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0 ),
        .O(status_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_2 
       (.I0(status_sm_state__0[1]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(status_sm_state__0[2]),
        .O(status_sm_state__1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3 
       (.I0(\status_timer_count[0]_i_3_n_0 ),
        .I1(status_timer_count_reg[1]),
        .I2(status_timer_count_reg[7]),
        .I3(status_timer_count_reg[6]),
        .I4(status_timer_count_reg[0]),
        .I5(\status_timer_count[0]_i_5_n_0 ),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4FF04F)) 
    \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4 
       (.I0(status_gnt_r),
        .I1(dac1_status_gnt),
        .I2(status_sm_state__0[1]),
        .I3(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I4(dac1_tile_config_done),
        .I5(status_sm_state__0[2]),
        .O(\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(status_sm_state__1[0]),
        .Q(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(status_sm_state__1[1]),
        .Q(status_sm_state__0[1]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111," *) 
  FDRE \FSM_sequential_pll_state_machine.status_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(status_sm_state),
        .D(status_sm_state__1[2]),
        .Q(status_sm_state__0[2]),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF7)) 
    \FSM_sequential_por_sm_state[0]_i_1__0 
       (.I0(por_sm_state__0[0]),
        .I1(cleared_reg_n_0),
        .I2(\FSM_sequential_por_sm_state[0]_i_2__0_n_0 ),
        .I3(dac1_sm_reset_i_0),
        .I4(done_i_4_n_0),
        .I5(\FSM_sequential_por_sm_state_reg[0]_i_3_n_0 ),
        .O(\FSM_sequential_por_sm_state[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_por_sm_state[0]_i_2__0 
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF90FF)) 
    \FSM_sequential_por_sm_state[0]_i_4__0 
       (.I0(mem_data_dac1[26]),
        .I1(mem_data_dac1[27]),
        .I2(\FSM_sequential_por_sm_state[1]_i_2__0_n_0 ),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[0]),
        .I5(\FSM_sequential_por_sm_state[0]_i_6__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAEAAF)) 
    \FSM_sequential_por_sm_state[0]_i_5__0 
       (.I0(por_sm_state__0[0]),
        .I1(dac1_sm_reset_i_0),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .I4(clear_interrupt_i_2__0_n_0),
        .O(\FSM_sequential_por_sm_state[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2000000)) 
    \FSM_sequential_por_sm_state[0]_i_6__0 
       (.I0(por_sm_state__0[3]),
        .I1(\FSM_sequential_por_sm_state[3]_i_8__0_n_0 ),
        .I2(done_i_3__0_n_0),
        .I3(por_sm_state__0[0]),
        .I4(por_sm_state__0[2]),
        .I5(\FSM_sequential_por_sm_state[0]_i_7__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0000D555)) 
    \FSM_sequential_por_sm_state[0]_i_7__0 
       (.I0(\FSM_sequential_por_sm_state[1]_i_7__0_n_0 ),
        .I1(cleared_reg_n_0),
        .I2(por_sm_state__0[0]),
        .I3(\FSM_sequential_por_sm_state[3]_i_6__0_n_0 ),
        .I4(por_sm_state__0[2]),
        .I5(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[0]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_por_sm_state[1]_i_10 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF82A2)) 
    \FSM_sequential_por_sm_state[1]_i_1__0 
       (.I0(\FSM_sequential_por_sm_state[1]_i_2__0_n_0 ),
        .I1(mem_data_dac1[27]),
        .I2(mem_data_dac1[26]),
        .I3(cleared_reg_n_0),
        .I4(\FSM_sequential_por_sm_state[1]_i_3__0_n_0 ),
        .I5(\FSM_sequential_por_sm_state[1]_i_4__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4D4DCF4DFFFFFFFF)) 
    \FSM_sequential_por_sm_state[1]_i_2__0 
       (.I0(\FSM_sequential_por_sm_state[1]_i_5__0_n_0 ),
        .I1(\FSM_sequential_por_sm_state_reg[0]_0 [3]),
        .I2(mem_data_dac1[31]),
        .I3(\FSM_sequential_por_sm_state_reg[0]_0 [2]),
        .I4(mem_data_dac1[30]),
        .I5(cleared_reg_n_0),
        .O(\FSM_sequential_por_sm_state[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_sequential_por_sm_state[1]_i_3__0 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[0]),
        .O(\FSM_sequential_por_sm_state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0CEE0EE)) 
    \FSM_sequential_por_sm_state[1]_i_4__0 
       (.I0(\FSM_sequential_por_sm_state[1]_i_6__0_n_0 ),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(\FSM_sequential_por_sm_state[1]_i_7__0_n_0 ),
        .I4(clear_interrupt_i_2__0_n_0),
        .I5(\FSM_sequential_por_sm_state[1]_i_8_n_0 ),
        .O(\FSM_sequential_por_sm_state[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB0FBB0FBFFFFB0FB)) 
    \FSM_sequential_por_sm_state[1]_i_5__0 
       (.I0(mem_data_dac1[28]),
        .I1(\FSM_sequential_por_sm_state_reg[0]_0 [0]),
        .I2(mem_data_dac1[29]),
        .I3(\FSM_sequential_por_sm_state_reg[0]_0 [1]),
        .I4(mem_data_dac1[30]),
        .I5(\FSM_sequential_por_sm_state_reg[0]_0 [2]),
        .O(\FSM_sequential_por_sm_state[1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_por_sm_state[1]_i_6__0 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[1]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_por_sm_state[1]_i_7__0 
       (.I0(clear_interrupt_reg_0[3]),
        .I1(por_sm_state__0[0]),
        .I2(clear_interrupt_reg_0[0]),
        .I3(clear_interrupt_reg_0[1]),
        .I4(clear_interrupt_reg_0[2]),
        .O(\FSM_sequential_por_sm_state[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h007000700070FFFF)) 
    \FSM_sequential_por_sm_state[1]_i_8 
       (.I0(cleared_reg_n_0),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[3]),
        .I4(\FSM_sequential_por_sm_state[1]_i_9_n_0 ),
        .I5(\mem_data_dac1_reg[20] ),
        .O(\FSM_sequential_por_sm_state[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
    \FSM_sequential_por_sm_state[1]_i_9 
       (.I0(\FSM_sequential_por_sm_state[1]_i_10_n_0 ),
        .I1(por_sm_state__0[3]),
        .I2(mem_data_dac1[18]),
        .I3(mem_data_dac1[19]),
        .I4(mem_data_dac1[16]),
        .I5(mem_data_dac1[17]),
        .O(\FSM_sequential_por_sm_state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF8F0F0F00800000)) 
    \FSM_sequential_por_sm_state[2]_i_1__0 
       (.I0(por_sm_state__0[2]),
        .I1(\FSM_sequential_por_sm_state[3]_i_8__0_n_0 ),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[0]),
        .I5(\FSM_sequential_por_sm_state[2]_i_2__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3C3CBC8C3C3CBCBC)) 
    \FSM_sequential_por_sm_state[2]_i_2__0 
       (.I0(\FSM_sequential_por_sm_state[3]_i_11__0_n_0 ),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(cleared_reg_n_0),
        .I4(por_sm_state__0[1]),
        .I5(\FSM_sequential_por_sm_state[2]_i_3__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_por_sm_state[2]_i_3__0 
       (.I0(mem_data_dac1[26]),
        .I1(mem_data_dac1[27]),
        .O(\FSM_sequential_por_sm_state[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_por_sm_state[3]_i_10__0 
       (.I0(wait_event_reg_n_0),
        .I1(dac1_sm_reset_i_0),
        .O(\FSM_sequential_por_sm_state[3]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_por_sm_state[3]_i_11__0 
       (.I0(cleared_reg_n_0),
        .I1(dac1_sm_reset_i_0),
        .I2(done_i_4_n_0),
        .O(\FSM_sequential_por_sm_state[3]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_por_sm_state[3]_i_12 
       (.I0(mem_data_dac1[27]),
        .I1(mem_data_dac1[26]),
        .I2(cleared_reg_n_0),
        .O(\FSM_sequential_por_sm_state[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h4F04FF0F)) 
    \FSM_sequential_por_sm_state[3]_i_13 
       (.I0(mem_data_dac1[30]),
        .I1(\FSM_sequential_por_sm_state_reg[0]_0 [2]),
        .I2(mem_data_dac1[31]),
        .I3(\FSM_sequential_por_sm_state_reg[0]_0 [3]),
        .I4(\FSM_sequential_por_sm_state[1]_i_5__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFE)) 
    \FSM_sequential_por_sm_state[3]_i_1__0 
       (.I0(\FSM_sequential_por_sm_state[3]_i_3__0_n_0 ),
        .I1(\FSM_sequential_por_sm_state[3]_i_4__0_n_0 ),
        .I2(por_sm_state__0[1]),
        .I3(dac1_tile_config_done),
        .I4(\FSM_sequential_por_sm_state[3]_i_6__0_n_0 ),
        .I5(\FSM_sequential_por_sm_state[3]_i_7__0_n_0 ),
        .O(por_sm_state));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \FSM_sequential_por_sm_state[3]_i_2__0 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(\FSM_sequential_por_sm_state[3]_i_8__0_n_0 ),
        .I4(\FSM_sequential_por_sm_state[3]_i_9__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00002000000A200A)) 
    \FSM_sequential_por_sm_state[3]_i_3__0 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[1]),
        .I4(\FSM_sequential_por_sm_state[3]_i_10__0_n_0 ),
        .I5(\FSM_sequential_por_sm_state[3]_i_11__0_n_0 ),
        .O(\FSM_sequential_por_sm_state[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h33332222CCCC3F33)) 
    \FSM_sequential_por_sm_state[3]_i_4__0 
       (.I0(dac1_drprdy_por),
        .I1(por_sm_state__0[1]),
        .I2(por_gnt_r),
        .I3(dac1_por_gnt),
        .I4(por_sm_state__0[0]),
        .I5(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_por_sm_state[3]_i_6__0 
       (.I0(\FSM_sequential_por_sm_state_reg[0]_0 [0]),
        .I1(\FSM_sequential_por_sm_state_reg[0]_0 [2]),
        .I2(\FSM_sequential_por_sm_state_reg[0]_0 [1]),
        .I3(\FSM_sequential_por_sm_state_reg[0]_0 [3]),
        .O(\FSM_sequential_por_sm_state[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D000FF)) 
    \FSM_sequential_por_sm_state[3]_i_7__0 
       (.I0(dac1_drprdy_por),
        .I1(drprdy_por_r),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[0]),
        .I4(por_sm_state__0[1]),
        .I5(por_sm_state__0[2]),
        .O(\FSM_sequential_por_sm_state[3]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_por_sm_state[3]_i_8__0 
       (.I0(mem_data_dac1[25]),
        .I1(mem_data_dac1[23]),
        .I2(mem_data_dac1[24]),
        .I3(mem_data_dac1[6]),
        .O(\FSM_sequential_por_sm_state[3]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF0F00000FF7FFFF)) 
    \FSM_sequential_por_sm_state[3]_i_9__0 
       (.I0(\FSM_sequential_por_sm_state[3]_i_12_n_0 ),
        .I1(\FSM_sequential_por_sm_state[3]_i_13_n_0 ),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[2]),
        .I5(por_sm_state__0[3]),
        .O(\FSM_sequential_por_sm_state[3]_i_9__0_n_0 ));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[0]_i_1__0_n_0 ),
        .Q(por_sm_state__0[0]),
        .R(p_5_in));
  MUXF7 \FSM_sequential_por_sm_state_reg[0]_i_3 
       (.I0(\FSM_sequential_por_sm_state[0]_i_4__0_n_0 ),
        .I1(\FSM_sequential_por_sm_state[0]_i_5__0_n_0 ),
        .O(\FSM_sequential_por_sm_state_reg[0]_i_3_n_0 ),
        .S(por_sm_state__0[1]));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[1]_i_1__0_n_0 ),
        .Q(por_sm_state__0[1]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[2]_i_1__0_n_0 ),
        .Q(por_sm_state__0[2]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110" *) 
  FDRE \FSM_sequential_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_sequential_por_sm_state[3]_i_2__0_n_0 ),
        .Q(por_sm_state__0[3]),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'hF040)) 
    adc0_status_0_falling_edge_seen_i_1
       (.I0(adc0_status_sync),
        .I1(adc0_status_0_r_reg_n_0),
        .I2(fg_cal_en_i_4__0_n_0),
        .I3(adc0_status_0_falling_edge_seen_reg_n_0),
        .O(adc0_status_0_falling_edge_seen_i_1_n_0));
  FDRE adc0_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc0_status_0_falling_edge_seen_reg_n_0),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    adc0_status_0_r_i_1
       (.I0(adc0_status_sync),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[3]),
        .O(adc0_status_0_r));
  FDRE adc0_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_status_0_r),
        .Q(adc0_status_0_r_reg_n_0),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'hF040)) 
    adc1_status_0_falling_edge_seen_i_1__0
       (.I0(adc1_status_sync),
        .I1(adc1_status_0_r_reg_n_0),
        .I2(fg_cal_en_i_4__0_n_0),
        .I3(adc1_status_0_falling_edge_seen_reg_n_0),
        .O(adc1_status_0_falling_edge_seen_i_1__0_n_0));
  FDRE adc1_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_falling_edge_seen_i_1__0_n_0),
        .Q(adc1_status_0_falling_edge_seen_reg_n_0),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    adc1_status_0_r_i_1__0
       (.I0(adc1_status_sync),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[3]),
        .O(adc1_status_0_r));
  FDRE adc1_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_status_0_r),
        .Q(adc1_status_0_r_reg_n_0),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'hF040)) 
    adc2_status_0_falling_edge_seen_i_1
       (.I0(adc2_status_sync),
        .I1(adc2_status_0_r_reg_n_0),
        .I2(fg_cal_en_i_4__0_n_0),
        .I3(adc2_status_0_falling_edge_seen_reg_n_0),
        .O(adc2_status_0_falling_edge_seen_i_1_n_0));
  FDRE adc2_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc2_status_0_falling_edge_seen_reg_n_0),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    adc2_status_0_r_i_1
       (.I0(adc2_status_sync),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[3]),
        .O(adc2_status_0_r));
  FDRE adc2_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_status_0_r),
        .Q(adc2_status_0_r_reg_n_0),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'hF040)) 
    adc3_status_0_falling_edge_seen_i_1
       (.I0(adc3_status_sync),
        .I1(adc3_status_0_r_reg_n_0),
        .I2(fg_cal_en_i_4__0_n_0),
        .I3(adc3_status_0_falling_edge_seen_reg_n_0),
        .O(adc3_status_0_falling_edge_seen_i_1_n_0));
  FDRE adc3_status_0_falling_edge_seen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_status_0_falling_edge_seen_i_1_n_0),
        .Q(adc3_status_0_falling_edge_seen_reg_n_0),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    adc3_status_0_r_i_1
       (.I0(adc3_status_sync),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[3]),
        .O(adc3_status_0_r));
  FDRE adc3_status_0_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_status_0_r),
        .Q(adc3_status_0_r_reg_n_0),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h08)) 
    bg_cal_en_i_1__0
       (.I0(mem_data_dac1[4]),
        .I1(mem_data_dac1[5]),
        .I2(por_sm_state__0[1]),
        .O(bg_cal_en));
  FDRE bg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1__0_n_0),
        .D(bg_cal_en),
        .Q(bg_cal_en_reg_n_0),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cal_enables[0]_i_1 
       (.I0(mem_data_dac1[0]),
        .I1(por_sm_state__0[1]),
        .O(cal_enables[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cal_enables[1]_i_1__0 
       (.I0(mem_data_dac1[1]),
        .I1(por_sm_state__0[1]),
        .O(cal_enables[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cal_enables[2]_i_1 
       (.I0(mem_data_dac1[2]),
        .I1(por_sm_state__0[1]),
        .O(cal_enables[2]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \cal_enables[3]_i_1 
       (.I0(mem_data_dac1[24]),
        .I1(mem_data_dac1[23]),
        .I2(mem_data_dac1[25]),
        .I3(\por_timer_start_val[20]_i_3_n_0 ),
        .I4(mem_data_dac1[6]),
        .O(\cal_enables[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cal_enables[3]_i_2 
       (.I0(mem_data_dac1[3]),
        .I1(por_sm_state__0[1]),
        .O(cal_enables[3]));
  FDRE \cal_enables_reg[0] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(cal_enables[0]),
        .Q(\cal_enables_reg_n_0_[0] ),
        .R(p_5_in));
  FDRE \cal_enables_reg[1] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(cal_enables[1]),
        .Q(\cal_enables_reg_n_0_[1] ),
        .R(p_5_in));
  FDRE \cal_enables_reg[2] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(cal_enables[2]),
        .Q(p_1_in),
        .R(p_5_in));
  FDRE \cal_enables_reg[3] 
       (.C(s_axi_aclk),
        .CE(\cal_enables[3]_i_1_n_0 ),
        .D(cal_enables[3]),
        .Q(p_0_in),
        .R(p_5_in));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__19 cdc_adc0_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__20 cdc_adc1_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc1_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__21 cdc_adc2_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc2_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__22 cdc_adc3_status_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc3_status_sync),
        .src_clk(1'b0),
        .src_in(1'b0));
  LUT6 #(
    .INIT(64'hFFF3FFFF00020000)) 
    clear_interrupt_i_1__0
       (.I0(clear_interrupt_i_2__0_n_0),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[1]),
        .I5(clear_interrupt_reg_n_0),
        .O(clear_interrupt_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hEAEEAAAAFFFFEAEE)) 
    clear_interrupt_i_2__0
       (.I0(dac1_sm_reset_i_0),
        .I1(clear_interrupt_i_3__0_n_0),
        .I2(mem_data_dac1[30]),
        .I3(clear_interrupt_reg_0[2]),
        .I4(mem_data_dac1[31]),
        .I5(clear_interrupt_reg_0[3]),
        .O(clear_interrupt_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hF2FFFFFF2222F2FF)) 
    clear_interrupt_i_3__0
       (.I0(mem_data_dac1[30]),
        .I1(clear_interrupt_reg_0[2]),
        .I2(mem_data_dac1[28]),
        .I3(clear_interrupt_reg_0[0]),
        .I4(clear_interrupt_reg_0[1]),
        .I5(mem_data_dac1[29]),
        .O(clear_interrupt_i_3__0_n_0));
  FDRE clear_interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clear_interrupt_i_1__0_n_0),
        .Q(clear_interrupt_reg_n_0),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hDFF7FFFF00080008)) 
    cleared_i_1__0
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[3]),
        .I4(dac1_sm_reset_i_0),
        .I5(cleared_reg_n_0),
        .O(cleared_i_1__0_n_0));
  FDRE cleared_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_reg_n_0),
        .Q(cleared_r),
        .R(p_5_in));
  FDRE cleared_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cleared_i_1__0_n_0),
        .Q(cleared_reg_n_0),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__4 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__4 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \clock_en_count[2]_i_1__4 
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__4 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__4 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \clock_en_count[5]_i_1__4 
       (.I0(p_5_in),
        .I1(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__4 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFDDD)) 
    clock_en_i_1__4
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_5_in),
        .I2(clock_en_i_2__4_n_0),
        .I3(clock_en_count_reg[5]),
        .O(clock_en_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    clock_en_i_2__4
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(clock_en_i_2__4_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__4_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  FDRE clocks_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clocks_ok_r_reg_0),
        .Q(clocks_ok_r),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    dac1_done_i_i_1
       (.I0(dac1_done_i_reg[1]),
        .I1(dac1_done_i_reg[0]),
        .I2(dac1_done_i_reg[2]),
        .I3(dac1_done_i_reg_0),
        .I4(dac1_fifo_disable),
        .I5(done_reg_0),
        .O(dac1_done_i));
  LUT2 #(
    .INIT(4'h8)) 
    dac1_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(dac1_powerup_state_INST_0_0),
        .O(dac1_powerup_state));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    dac1_powerup_state_out_i_2
       (.I0(dac1_status[2]),
        .I1(dest_out),
        .I2(dac1_status[3]),
        .I3(dac1_status[1]),
        .I4(cleared_r_reg_0),
        .I5(dac1_powerup_state_irq),
        .O(\syncstages_ff_reg[3] ));
  LUT6 #(
    .INIT(64'hFFF8000000000000)) 
    \dac1_status[0]_INST_0 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .I4(mem_data_dac1[28]),
        .I5(cleared_r),
        .O(dac1_status[0]));
  LUT6 #(
    .INIT(64'hAAAAAA8000000000)) 
    \dac1_status[1]_INST_0 
       (.I0(cleared_r),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[2]),
        .I5(mem_data_dac1[29]),
        .O(dac1_status[1]));
  LUT6 #(
    .INIT(64'hFEEE000000000000)) 
    \dac1_status[2]_INST_0 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .I4(cleared_r),
        .I5(mem_data_dac1[30]),
        .O(dac1_status[2]));
  LUT6 #(
    .INIT(64'hFEEE000000000000)) 
    \dac1_status[3]_INST_0 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .I4(cleared_r),
        .I5(mem_data_dac1[31]),
        .O(dac1_status[3]));
  LUT2 #(
    .INIT(4'hE)) 
    done_i_1__5
       (.I0(drpwe_por_i_reg_0),
        .I1(drpwe_por_i_reg_1),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    done_i_2__0
       (.I0(done_i_3__0_n_0),
        .I1(done_i_4_n_0),
        .I2(done_i_5_n_0),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[1]),
        .I5(done_reg_0),
        .O(done_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h04)) 
    done_i_3__0
       (.I0(por_sm_state__0[3]),
        .I1(cleared_reg_n_0),
        .I2(dac1_sm_reset_i_0),
        .O(done_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    done_i_4
       (.I0(done_i_6_n_0),
        .I1(done_i_7_n_0),
        .I2(mem_data_dac1[31]),
        .I3(mem_data_dac1[30]),
        .I4(\FSM_sequential_por_sm_state_reg[0]_0 [3]),
        .I5(cleared_r_reg_0),
        .O(done_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    done_i_5
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[2]),
        .O(done_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    done_i_6
       (.I0(mem_data_dac1[29]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[0]),
        .I4(por_sm_state__0[1]),
        .O(done_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    done_i_7
       (.I0(\FSM_sequential_por_sm_state_reg[0]_0 [0]),
        .I1(\FSM_sequential_por_sm_state_reg[0]_0 [1]),
        .I2(\FSM_sequential_por_sm_state_reg[0]_0 [2]),
        .I3(dac1_done_i_reg_0),
        .O(done_i_7_n_0));
  LUT6 #(
    .INIT(64'h7777777F777F777F)) 
    done_i_8
       (.I0(cleared_r),
        .I1(mem_data_dac1[28]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[0]),
        .I5(por_sm_state__0[1]),
        .O(cleared_r_reg_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_2__0_n_0),
        .Q(done_reg_0),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[0]_i_1 
       (.I0(mem_data_dac1[16]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[0]));
  LUT4 #(
    .INIT(16'h08C0)) 
    \drpaddr_por[10]_i_1__4 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .O(\drpaddr_por[10]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[10]_i_2__0 
       (.I0(mem_data_dac1[25]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[1]_i_1 
       (.I0(mem_data_dac1[17]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[2]_i_1__0 
       (.I0(mem_data_dac1[18]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[3]_i_1__0 
       (.I0(mem_data_dac1[19]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[4]_i_1 
       (.I0(mem_data_dac1[20]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[5]_i_1 
       (.I0(mem_data_dac1[21]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[6]_i_1 
       (.I0(mem_data_dac1[22]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[8]_i_1__0 
       (.I0(mem_data_dac1[23]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \drpaddr_por[9]_i_1__0 
       (.I0(mem_data_dac1[24]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(drpaddr_por0_in[9]));
  FDRE \drpaddr_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(drpaddr_por0_in[0]),
        .Q(\drpaddr_por_reg[10]_0 [0]),
        .R(p_5_in));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(drpaddr_por0_in[10]),
        .Q(\drpaddr_por_reg[10]_0 [9]),
        .R(p_5_in));
  FDRE \drpaddr_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(drpaddr_por0_in[1]),
        .Q(\drpaddr_por_reg[10]_0 [1]),
        .R(p_5_in));
  FDRE \drpaddr_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(drpaddr_por0_in[2]),
        .Q(\drpaddr_por_reg[10]_0 [2]),
        .R(p_5_in));
  FDRE \drpaddr_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(drpaddr_por0_in[3]),
        .Q(\drpaddr_por_reg[10]_0 [3]),
        .R(p_5_in));
  FDRE \drpaddr_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(drpaddr_por0_in[4]),
        .Q(\drpaddr_por_reg[10]_0 [4]),
        .R(p_5_in));
  FDRE \drpaddr_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(drpaddr_por0_in[5]),
        .Q(\drpaddr_por_reg[10]_0 [5]),
        .R(p_5_in));
  FDRE \drpaddr_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(drpaddr_por0_in[6]),
        .Q(\drpaddr_por_reg[10]_0 [6]),
        .R(p_5_in));
  FDRE \drpaddr_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(drpaddr_por0_in[8]),
        .Q(\drpaddr_por_reg[10]_0 [7]),
        .R(p_5_in));
  FDRE \drpaddr_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drpaddr_por[10]_i_1__4_n_0 ),
        .D(drpaddr_por0_in[9]),
        .Q(\drpaddr_por_reg[10]_0 [8]),
        .R(p_5_in));
  LUT5 #(
    .INIT(32'hC2C80208)) 
    \drpdi_por_i[0]_i_1__0 
       (.I0(\drpdi_por_i[4]_i_2_n_0 ),
        .I1(\rdata_reg_n_0_[0] ),
        .I2(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I3(mem_data_dac1[0]),
        .I4(\drpdi_por_i[0]_i_2_n_0 ),
        .O(drpdi_por_i0_in[0]));
  LUT6 #(
    .INIT(64'hA8000000AAAAAAAA)) 
    \drpdi_por_i[0]_i_2 
       (.I0(\drpdi_por_i[7]_i_4_n_0 ),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[30]),
        .I4(mem_data_dac1[31]),
        .I5(mem_data_dac1[0]),
        .O(\drpdi_por_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000045F4E5F4)) 
    \drpdi_por_i[10]_i_1__0 
       (.I0(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I1(\drpdi_por_i[10]_i_2_n_0 ),
        .I2(\rdata_reg_n_0_[10] ),
        .I3(mem_data_dac1[10]),
        .I4(\drpdi_por_i[15]_i_5__0_n_0 ),
        .I5(\drpdi_por_i[10]_i_3_n_0 ),
        .O(drpdi_por_i0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drpdi_por_i[10]_i_2 
       (.I0(\mem_data_dac1_reg[16] ),
        .I1(\mem_data_dac1_reg[17] ),
        .O(\drpdi_por_i[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAAAB)) 
    \drpdi_por_i[10]_i_3 
       (.I0(por_sm_state__0[2]),
        .I1(trim_code[1]),
        .I2(\mem_data_dac1_reg[31] ),
        .I3(\drpdi_por_i[10]_i_5_n_0 ),
        .I4(\drpdi_por_i[10]_i_6_n_0 ),
        .I5(\drpdi_por_i[15]_i_4__0_n_0 ),
        .O(\drpdi_por_i[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drpdi_por_i[10]_i_4 
       (.I0(mem_data_dac1[30]),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[31]),
        .O(\mem_data_dac1_reg[31] ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \drpdi_por_i[10]_i_5 
       (.I0(\drpdi_por_i[15]_i_8_n_0 ),
        .I1(mem_data_dac1[21]),
        .I2(mem_data_dac1[20]),
        .I3(mem_data_dac1[22]),
        .I4(mem_data_dac1[17]),
        .O(\drpdi_por_i[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABAFFAAAAAAAA)) 
    \drpdi_por_i[10]_i_6 
       (.I0(\drpdi_por_i[10]_i_7_n_0 ),
        .I1(trim_code[5]),
        .I2(\drpdi_por_i[10]_i_3_0 ),
        .I3(\mem_data_dac1_reg[17]_0 ),
        .I4(\rdata_reg_n_0_[10] ),
        .I5(\mem_data_dac1_reg[16] ),
        .O(\drpdi_por_i[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \drpdi_por_i[10]_i_7 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[30]),
        .I3(\pll_state_machine.pll_on_reg_n_0 ),
        .O(\drpdi_por_i[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h2A0AAA0A)) 
    \drpdi_por_i[11]_i_1 
       (.I0(\drpdi_por_i[11]_i_2_n_0 ),
        .I1(\drpdi_por_i[15]_i_5__0_n_0 ),
        .I2(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I3(\rdata_reg_n_0_[11] ),
        .I4(mem_data_dac1[11]),
        .O(drpdi_por_i0_in[11]));
  LUT6 #(
    .INIT(64'hFFFFCFCCDFDCDFDC)) 
    \drpdi_por_i[11]_i_2 
       (.I0(\drpdi_por_i[11]_i_3_n_0 ),
        .I1(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I2(\drpdi_por_i[4]_i_2_n_0 ),
        .I3(\rdata_reg_n_0_[11] ),
        .I4(trim_code[2]),
        .I5(\mem_data_dac1_reg[17] ),
        .O(\drpdi_por_i[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00400040FFFF)) 
    \drpdi_por_i[11]_i_3 
       (.I0(\pll_state_machine.pll_on_reg_n_0 ),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[28]),
        .I3(mem_data_dac1[31]),
        .I4(mem_data_dac1[11]),
        .I5(\rdata_reg_n_0_[11] ),
        .O(\drpdi_por_i[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2A0AAA0A)) 
    \drpdi_por_i[12]_i_1 
       (.I0(\drpdi_por_i[12]_i_2_n_0 ),
        .I1(\drpdi_por_i[15]_i_5__0_n_0 ),
        .I2(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I3(\rdata_reg_n_0_[12] ),
        .I4(mem_data_dac1[12]),
        .O(drpdi_por_i0_in[12]));
  LUT6 #(
    .INIT(64'hFFFFCFCCDFECDFEC)) 
    \drpdi_por_i[12]_i_2 
       (.I0(mem_data_dac1[12]),
        .I1(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I2(\drpdi_por_i[4]_i_2_n_0 ),
        .I3(\rdata_reg_n_0_[12] ),
        .I4(trim_code[3]),
        .I5(\mem_data_dac1_reg[17] ),
        .O(\drpdi_por_i[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2A0AAA0A)) 
    \drpdi_por_i[13]_i_1 
       (.I0(\drpdi_por_i[13]_i_2_n_0 ),
        .I1(\drpdi_por_i[15]_i_5__0_n_0 ),
        .I2(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I3(\rdata_reg_n_0_[13] ),
        .I4(mem_data_dac1[13]),
        .O(drpdi_por_i0_in[13]));
  LUT6 #(
    .INIT(64'hFFFFDFECCFCCDFEC)) 
    \drpdi_por_i[13]_i_2 
       (.I0(mem_data_dac1[13]),
        .I1(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I2(\drpdi_por_i[4]_i_2_n_0 ),
        .I3(\rdata_reg_n_0_[13] ),
        .I4(\mem_data_dac1_reg[17] ),
        .I5(trim_code[4]),
        .O(\drpdi_por_i[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2A0AAA0A)) 
    \drpdi_por_i[14]_i_1__0 
       (.I0(\drpdi_por_i[14]_i_2_n_0 ),
        .I1(\drpdi_por_i[15]_i_5__0_n_0 ),
        .I2(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I3(\rdata_reg_n_0_[14] ),
        .I4(mem_data_dac1[14]),
        .O(drpdi_por_i0_in[14]));
  LUT6 #(
    .INIT(64'hFFFFDFECCFCCDFEC)) 
    \drpdi_por_i[14]_i_2 
       (.I0(mem_data_dac1[14]),
        .I1(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I2(\drpdi_por_i[4]_i_2_n_0 ),
        .I3(\rdata_reg_n_0_[14] ),
        .I4(\mem_data_dac1_reg[17] ),
        .I5(trim_code[5]),
        .O(\drpdi_por_i[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \drpdi_por_i[15]_i_1__0 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(por_sm_state__0[3]),
        .O(\drpdi_por_i[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11D1D1D1)) 
    \drpdi_por_i[15]_i_2__0 
       (.I0(\drpdi_por_i[15]_i_3__0_n_0 ),
        .I1(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I2(\rdata_reg_n_0_[15] ),
        .I3(\drpdi_por_i[15]_i_5__0_n_0 ),
        .I4(mem_data_dac1[15]),
        .O(\drpdi_por_i[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h8B4400CF)) 
    \drpdi_por_i[15]_i_3__0 
       (.I0(\mem_data_dac1_reg[17]_0 ),
        .I1(\mem_data_dac1_reg[16] ),
        .I2(\mem_data_dac1_reg[17] ),
        .I3(\rdata_reg_n_0_[15] ),
        .I4(mem_data_dac1[15]),
        .O(\drpdi_por_i[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \drpdi_por_i[15]_i_4__0 
       (.I0(mem_data_dac1[26]),
        .I1(mem_data_dac1[27]),
        .I2(cleared_reg_n_0),
        .O(\drpdi_por_i[15]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h777FFFFF)) 
    \drpdi_por_i[15]_i_5__0 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[28]),
        .I4(\drpdi_por_i[7]_i_4_n_0 ),
        .O(\drpdi_por_i[15]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \drpdi_por_i[15]_i_6 
       (.I0(mem_data_dac1[17]),
        .I1(mem_data_dac1[19]),
        .I2(mem_data_dac1[16]),
        .O(\mem_data_dac1_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \drpdi_por_i[15]_i_7 
       (.I0(\mem_data_dac1_reg[31] ),
        .I1(mem_data_dac1[17]),
        .I2(mem_data_dac1[22]),
        .I3(mem_data_dac1[20]),
        .I4(mem_data_dac1[21]),
        .I5(\drpdi_por_i[15]_i_8_n_0 ),
        .O(\mem_data_dac1_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \drpdi_por_i[15]_i_8 
       (.I0(mem_data_dac1[19]),
        .I1(mem_data_dac1[16]),
        .I2(mem_data_dac1[18]),
        .O(\drpdi_por_i[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BEFFBEAA)) 
    \drpdi_por_i[1]_i_1 
       (.I0(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I1(\rdata_reg_n_0_[1] ),
        .I2(mem_data_dac1[1]),
        .I3(\drpdi_por_i[4]_i_2_n_0 ),
        .I4(trim_code[0]),
        .I5(\drpdi_por_i[1]_i_2_n_0 ),
        .O(drpdi_por_i0_in[1]));
  LUT6 #(
    .INIT(64'hBFBFFFBFAAAAAAAA)) 
    \drpdi_por_i[1]_i_2 
       (.I0(por_sm_state__0[2]),
        .I1(\drpdi_por_i[7]_i_4_n_0 ),
        .I2(\rdata_reg_n_0_[1] ),
        .I3(mem_data_dac1[1]),
        .I4(\drpdi_por_i[4]_i_4_n_0 ),
        .I5(\drpdi_por_i[15]_i_4__0_n_0 ),
        .O(\drpdi_por_i[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2E22)) 
    \drpdi_por_i[2]_i_1__0 
       (.I0(\drpdi_por_i[2]_i_2_n_0 ),
        .I1(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I2(\drpdi_por_i[2]_i_3_n_0 ),
        .I3(\drpdi_por_i[7]_i_4_n_0 ),
        .O(drpdi_por_i0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \drpdi_por_i[2]_i_2 
       (.I0(\rdata_reg_n_0_[2] ),
        .I1(mem_data_dac1[2]),
        .I2(\drpdi_por_i[4]_i_2_n_0 ),
        .I3(trim_code[1]),
        .O(\drpdi_por_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1FFF0000FFFFFFFF)) 
    \drpdi_por_i[2]_i_3 
       (.I0(mem_data_dac1[28]),
        .I1(mem_data_dac1[29]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[31]),
        .I4(mem_data_dac1[2]),
        .I5(\rdata_reg_n_0_[2] ),
        .O(\drpdi_por_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BEFFBEAA)) 
    \drpdi_por_i[3]_i_1__0 
       (.I0(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I1(\rdata_reg_n_0_[3] ),
        .I2(mem_data_dac1[3]),
        .I3(\drpdi_por_i[4]_i_2_n_0 ),
        .I4(trim_code[2]),
        .I5(\drpdi_por_i[3]_i_2__0_n_0 ),
        .O(drpdi_por_i0_in[3]));
  LUT6 #(
    .INIT(64'hBFBFFFBFAAAAAAAA)) 
    \drpdi_por_i[3]_i_2__0 
       (.I0(por_sm_state__0[2]),
        .I1(\drpdi_por_i[7]_i_4_n_0 ),
        .I2(\rdata_reg_n_0_[3] ),
        .I3(mem_data_dac1[3]),
        .I4(\drpdi_por_i[4]_i_4_n_0 ),
        .I5(\drpdi_por_i[15]_i_4__0_n_0 ),
        .O(\drpdi_por_i[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BEFFBEAA)) 
    \drpdi_por_i[4]_i_1 
       (.I0(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I1(mem_data_dac1[4]),
        .I2(\rdata_reg_n_0_[4] ),
        .I3(\drpdi_por_i[4]_i_2_n_0 ),
        .I4(trim_code[3]),
        .I5(\drpdi_por_i[4]_i_3_n_0 ),
        .O(drpdi_por_i0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \drpdi_por_i[4]_i_2 
       (.I0(\mem_data_dac1_reg[16] ),
        .I1(mem_data_dac1[19]),
        .O(\drpdi_por_i[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBFFFFAAAAAAAA)) 
    \drpdi_por_i[4]_i_3 
       (.I0(por_sm_state__0[2]),
        .I1(\drpdi_por_i[7]_i_4_n_0 ),
        .I2(\drpdi_por_i[4]_i_4_n_0 ),
        .I3(mem_data_dac1[4]),
        .I4(\rdata_reg_n_0_[4] ),
        .I5(\drpdi_por_i[15]_i_4__0_n_0 ),
        .O(\drpdi_por_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \drpdi_por_i[4]_i_4 
       (.I0(mem_data_dac1[28]),
        .I1(mem_data_dac1[29]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[31]),
        .O(\drpdi_por_i[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00800F8F)) 
    \drpdi_por_i[5]_i_1 
       (.I0(\drpdi_por_i[7]_i_4_n_0 ),
        .I1(\rdata_reg[9]_0 [0]),
        .I2(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I3(\drpdi_por_i[5]_i_2_n_0 ),
        .I4(\drpdi_por_i_reg[5]_0 ),
        .O(\drpdi_por_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h2A2A2AAA)) 
    \drpdi_por_i[5]_i_2 
       (.I0(mem_data_dac1[5]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .O(\drpdi_por_i[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00800F8F)) 
    \drpdi_por_i[6]_i_1 
       (.I0(\drpdi_por_i[7]_i_4_n_0 ),
        .I1(\rdata_reg[9]_0 [1]),
        .I2(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I3(\drpdi_por_i[6]_i_2_n_0 ),
        .I4(\drpdi_por_i_reg[6]_0 ),
        .O(\drpdi_por_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h2A2A2AAA)) 
    \drpdi_por_i[6]_i_2 
       (.I0(mem_data_dac1[6]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[28]),
        .O(\drpdi_por_i[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2E22)) 
    \drpdi_por_i[7]_i_1 
       (.I0(\drpdi_por_i[7]_i_2_n_0 ),
        .I1(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I2(\drpdi_por_i[7]_i_3_n_0 ),
        .I3(\drpdi_por_i[7]_i_4_n_0 ),
        .O(drpdi_por_i0_in[7]));
  LUT6 #(
    .INIT(64'hF606F6060000F606)) 
    \drpdi_por_i[7]_i_2 
       (.I0(\rdata_reg_n_0_[7] ),
        .I1(mem_data_dac1[7]),
        .I2(\mem_data_dac1_reg[16] ),
        .I3(\drpdi_por_i_reg[7]_0 ),
        .I4(\mem_data_dac1_reg[31] ),
        .I5(\pll_state_machine.pll_on_reg_n_0 ),
        .O(\drpdi_por_i[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555DDDDDDDDDDDDD)) 
    \drpdi_por_i[7]_i_3 
       (.I0(\rdata_reg_n_0_[7] ),
        .I1(mem_data_dac1[7]),
        .I2(mem_data_dac1[28]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[30]),
        .I5(mem_data_dac1[31]),
        .O(\drpdi_por_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \drpdi_por_i[7]_i_4 
       (.I0(\mem_data_dac1_reg[20] ),
        .I1(\drpdi_por_i[7]_i_6_n_0 ),
        .O(\drpdi_por_i[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD5F5)) 
    \drpdi_por_i[7]_i_6 
       (.I0(mem_data_dac1[18]),
        .I1(mem_data_dac1[20]),
        .I2(mem_data_dac1[21]),
        .I3(mem_data_dac1[19]),
        .I4(mem_data_dac1[16]),
        .I5(mem_data_dac1[17]),
        .O(\drpdi_por_i[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000003BBB19AA)) 
    \drpdi_por_i[8]_i_1 
       (.I0(\rdata_reg_n_0_[8] ),
        .I1(\drpdi_por_i[15]_i_4__0_n_0 ),
        .I2(\drpdi_por_i[15]_i_5__0_n_0 ),
        .I3(mem_data_dac1[8]),
        .I4(\mem_data_dac1_reg[16] ),
        .I5(\drpdi_por_i[8]_i_3_n_0 ),
        .O(drpdi_por_i0_in[8]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \drpdi_por_i[8]_i_2 
       (.I0(\mem_data_dac1_reg[31] ),
        .I1(mem_data_dac1[16]),
        .I2(mem_data_dac1[18]),
        .I3(mem_data_dac1[17]),
        .I4(\mem_data_dac1_reg[20] ),
        .O(\mem_data_dac1_reg[16] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAFFEAEA)) 
    \drpdi_por_i[8]_i_3 
       (.I0(por_sm_state__0[2]),
        .I1(\drpdi_por_i_reg[8]_0 ),
        .I2(\mem_data_dac1_reg[16] ),
        .I3(\pll_state_machine.pll_on_reg_n_0 ),
        .I4(\mem_data_dac1_reg[31] ),
        .I5(\drpdi_por_i[15]_i_4__0_n_0 ),
        .O(\drpdi_por_i[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \drpdi_por_i[8]_i_4 
       (.I0(mem_data_dac1[20]),
        .I1(mem_data_dac1[21]),
        .I2(mem_data_dac1[22]),
        .I3(mem_data_dac1[24]),
        .I4(mem_data_dac1[23]),
        .I5(mem_data_dac1[25]),
        .O(\mem_data_dac1_reg[20] ));
  LUT5 #(
    .INIT(32'h3F00AAAA)) 
    \drpdi_por_i[9]_i_1__0 
       (.I0(\drpdi_por_i_reg[9]_0 ),
        .I1(\drpdi_por_i[15]_i_5__0_n_0 ),
        .I2(mem_data_dac1[9]),
        .I3(\rdata_reg[9]_0 [2]),
        .I4(\drpdi_por_i[15]_i_4__0_n_0 ),
        .O(drpdi_por_i0_in[9]));
  FDRE \drpdi_por_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[0]),
        .Q(\drpdi_por_i_reg[15]_0 [0]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[10]),
        .Q(\drpdi_por_i_reg[15]_0 [10]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[11]),
        .Q(\drpdi_por_i_reg[15]_0 [11]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[12]),
        .Q(\drpdi_por_i_reg[15]_0 [12]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[13]),
        .Q(\drpdi_por_i_reg[15]_0 [13]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[14]),
        .Q(\drpdi_por_i_reg[15]_0 [14]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(\drpdi_por_i[15]_i_2__0_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [15]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[1]),
        .Q(\drpdi_por_i_reg[15]_0 [1]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[2]),
        .Q(\drpdi_por_i_reg[15]_0 [2]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[3]),
        .Q(\drpdi_por_i_reg[15]_0 [3]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[4]),
        .Q(\drpdi_por_i_reg[15]_0 [4]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(\drpdi_por_i[5]_i_1_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [5]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(\drpdi_por_i[6]_i_1_n_0 ),
        .Q(\drpdi_por_i_reg[15]_0 [6]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[7]),
        .Q(\drpdi_por_i_reg[15]_0 [7]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[8]),
        .Q(\drpdi_por_i_reg[15]_0 [8]),
        .R(p_5_in));
  FDRE \drpdi_por_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\drpdi_por_i[15]_i_1__0_n_0 ),
        .D(drpdi_por_i0_in[9]),
        .Q(\drpdi_por_i_reg[15]_0 [9]),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'h5870)) 
    drpen_por_i_i_1__0
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[0]),
        .O(drpen_por_i_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    drpen_por_i_i_2__0
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[3]),
        .I2(por_sm_state__0[2]),
        .O(drpen_por_i));
  FDRE drpen_por_i_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_i_1__0_n_0),
        .D(drpen_por_i),
        .Q(dac1_drpen_por),
        .R(p_5_in));
  FDRE drprdy_por_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_drprdy_por),
        .Q(drprdy_por_r),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h08)) 
    drpwe_por_i_i_1
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .O(drpwe_por_i));
  FDRE drpwe_por_i_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_i_1__0_n_0),
        .D(drpwe_por_i),
        .Q(dac1_drpwe_por),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    enable_clock_en_i_1__4
       (.I0(enable_clock_en),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .I4(enable_clock_en_i_3_n_0),
        .I5(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    enable_clock_en_i_2__0
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[1]),
        .I2(mem_data_dac1[25]),
        .I3(mem_data_dac1[23]),
        .I4(mem_data_dac1[24]),
        .I5(\por_timer_start_val[20]_i_4_n_0 ),
        .O(enable_clock_en));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h1)) 
    enable_clock_en_i_3
       (.I0(por_sm_state__0[3]),
        .I1(\FSM_sequential_por_sm_state[3]_i_11__0_n_0 ),
        .O(enable_clock_en_i_3_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__4_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'hFEAA)) 
    fg_cal_en_i_1__0
       (.I0(fg_cal_en_i_3__0_n_0),
        .I1(wait_event_reg_n_0),
        .I2(dac1_sm_reset_i_0),
        .I3(fg_cal_en_i_4__0_n_0),
        .O(fg_cal_en_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h04)) 
    fg_cal_en_i_2__0
       (.I0(mem_data_dac1[4]),
        .I1(mem_data_dac1[5]),
        .I2(por_sm_state__0[1]),
        .O(fg_cal_en_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    fg_cal_en_i_3__0
       (.I0(fg_cal_en_i_5_n_0),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[2]),
        .I3(mem_data_dac1[25]),
        .I4(mem_data_dac1[23]),
        .I5(mem_data_dac1[24]),
        .O(fg_cal_en_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    fg_cal_en_i_4__0
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[0]),
        .O(fg_cal_en_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fg_cal_en_i_5
       (.I0(por_sm_state__0[3]),
        .I1(por_sm_state__0[1]),
        .O(fg_cal_en_i_5_n_0));
  FDRE fg_cal_en_reg
       (.C(s_axi_aclk),
        .CE(fg_cal_en_i_1__0_n_0),
        .D(fg_cal_en_i_2__0_n_0),
        .Q(fg_cal_en_reg_n_0),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    interrupt_i_1__0
       (.I0(clear_interrupt_reg_n_0),
        .I1(interrupt0),
        .I2(dac1_sm_reset_i_0),
        .O(interrupt_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFAABAAAAAAAAA)) 
    interrupt_i_2__0
       (.I0(interrupt_i_3_n_0),
        .I1(dest_out),
        .I2(powerup_state_r),
        .I3(interrupt_i_4_n_0),
        .I4(interrupt_i_5_n_0),
        .I5(interrupt_i_6_n_0),
        .O(interrupt0));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    interrupt_i_3
       (.I0(mem_data_dac1[28]),
        .I1(mem_data_dac1[29]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[31]),
        .I4(clocks_ok_r),
        .I5(clocks_ok_r_reg_0),
        .O(interrupt_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    interrupt_i_4
       (.I0(mem_data_dac1[28]),
        .I1(mem_data_dac1[29]),
        .I2(mem_data_dac1[30]),
        .O(interrupt_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h44F44444)) 
    interrupt_i_5
       (.I0(power_ok_r_reg_0),
        .I1(power_ok_r),
        .I2(pll_ok_r),
        .I3(pll_ok_r_reg_0),
        .I4(\pll_state_machine.pll_on_reg_n_0 ),
        .O(interrupt_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEAAAAA)) 
    interrupt_i_6
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[30]),
        .I4(power_ok_r),
        .I5(power_ok_r_reg_0),
        .O(interrupt_i_6_n_0));
  FDRE interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(interrupt_i_1__0_n_0),
        .Q(dac1_sm_reset_i_0),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'h0000000015DF15DD)) 
    \mem_addr[0]_i_1__0 
       (.I0(por_sm_state__0[0]),
        .I1(por_sm_state__0[3]),
        .I2(dac1_sm_reset_i_0),
        .I3(por_sm_state__0[1]),
        .I4(cleared_reg_n_0),
        .I5(Q[0]),
        .O(\mem_addr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h084C09CC084C08CC)) 
    \mem_addr[1]_i_1__0 
       (.I0(por_sm_state__0[3]),
        .I1(\mem_addr_reg[1]_1 ),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[0]),
        .I4(dac1_sm_reset_i_0),
        .I5(cleared_reg_n_0),
        .O(\mem_addr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \mem_addr[2]_i_1__0 
       (.I0(\mem_addr[2]_i_2__0_n_0 ),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(\mem_addr[2]_i_3__0_n_0 ),
        .O(\mem_addr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFD0F0DFF0DFF0FFD)) 
    \mem_addr[2]_i_2__0 
       (.I0(cleared_reg_n_0),
        .I1(dac1_sm_reset_i_0),
        .I2(por_sm_state__0[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\mem_addr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h020F070F05000000)) 
    \mem_addr[2]_i_3__0 
       (.I0(por_sm_state__0[1]),
        .I1(dac1_sm_reset_i_0),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[3]),
        .I4(no_pll_restart_reg_n_0),
        .I5(\mem_addr[2]_i_4_n_0 ),
        .O(\mem_addr[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mem_addr[2]_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\mem_addr[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0C4848C00FF8F8F0)) 
    \mem_addr[3]_i_2__0 
       (.I0(no_pll_restart_reg_n_0),
        .I1(fg_cal_en_i_5_n_0),
        .I2(Q[3]),
        .I3(\mem_addr_reg[3]_0 ),
        .I4(Q[2]),
        .I5(\mem_addr[3]_i_5__0_n_0 ),
        .O(\mem_addr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h5504045504040404)) 
    \mem_addr[3]_i_3__0 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[3]),
        .I2(\mem_addr[3]_i_6__0_n_0 ),
        .I3(\mem_addr[3]_i_7__0_n_0 ),
        .I4(Q[3]),
        .I5(done_i_3__0_n_0),
        .O(\mem_addr[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \mem_addr[3]_i_5__0 
       (.I0(por_sm_state__0[3]),
        .I1(dac1_sm_reset_i_0),
        .I2(por_sm_state__0[1]),
        .O(\mem_addr[3]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \mem_addr[3]_i_6__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\mem_addr[3]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_addr[3]_i_7__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\mem_addr[3]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h03335353)) 
    \mem_addr[4]_i_2 
       (.I0(\mem_addr[4]_i_4_n_0 ),
        .I1(\mem_addr[4]_i_5_n_0 ),
        .I2(por_sm_state__0[3]),
        .I3(dac1_sm_reset_i_0),
        .I4(por_sm_state__0[1]),
        .O(\mem_addr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0455550404040404)) 
    \mem_addr[4]_i_3 
       (.I0(por_sm_state__0[1]),
        .I1(por_sm_state__0[3]),
        .I2(\mem_addr[4]_i_5_n_0 ),
        .I3(\mem_addr[4]_i_6_n_0 ),
        .I4(Q[4]),
        .I5(done_i_3__0_n_0),
        .O(\mem_addr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC993939333333333)) 
    \mem_addr[4]_i_4 
       (.I0(no_pll_restart_reg_n_0),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\mem_addr[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \mem_addr[4]_i_5 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\mem_addr[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_addr[4]_i_6 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\mem_addr[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1100CFCC11000000)) 
    \mem_addr[5]_i_1 
       (.I0(\mem_addr[5]_i_3_n_0 ),
        .I1(por_sm_state__0[1]),
        .I2(\mem_addr[5]_i_4_n_0 ),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[0]),
        .I5(\mem_addr[5]_i_5_n_0 ),
        .O(\mem_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \mem_addr[5]_i_10 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\mem_addr[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFFFFF0000)) 
    \mem_addr[5]_i_3 
       (.I0(mem_data_dac1[25]),
        .I1(mem_data_dac1[23]),
        .I2(mem_data_dac1[24]),
        .I3(mem_data_dac1[6]),
        .I4(\FSM_sequential_por_sm_state[3]_i_11__0_n_0 ),
        .I5(por_sm_state__0[3]),
        .O(\mem_addr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h5F5F5C5F)) 
    \mem_addr[5]_i_4 
       (.I0(dac1_drprdy_por),
        .I1(cleared_reg_n_0),
        .I2(por_sm_state__0[3]),
        .I3(mem_data_dac1[26]),
        .I4(mem_data_dac1[27]),
        .O(\mem_addr[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF337F337F3373337)) 
    \mem_addr[5]_i_5 
       (.I0(clear_interrupt_i_2__0_n_0),
        .I1(por_sm_state__0[1]),
        .I2(por_sm_state__0[3]),
        .I3(por_sm_state__0[2]),
        .I4(dac1_sm_reset_i_0),
        .I5(wait_event_reg_n_0),
        .O(\mem_addr[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000F0F0F470F470F)) 
    \mem_addr[5]_i_6 
       (.I0(\mem_addr[5]_i_8_n_0 ),
        .I1(no_pll_restart_reg_n_0),
        .I2(\mem_addr[5]_i_9_n_0 ),
        .I3(por_sm_state__0[3]),
        .I4(dac1_sm_reset_i_0),
        .I5(por_sm_state__0[1]),
        .O(\mem_addr[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000001055005510)) 
    \mem_addr[5]_i_7 
       (.I0(por_sm_state__0[1]),
        .I1(dac1_sm_reset_i_0),
        .I2(cleared_reg_n_0),
        .I3(por_sm_state__0[3]),
        .I4(\mem_addr[5]_i_10_n_0 ),
        .I5(\mem_addr[5]_i_9_n_0 ),
        .O(\mem_addr[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9595959595555555)) 
    \mem_addr[5]_i_8 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\mem_addr[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \mem_addr[5]_i_9 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\mem_addr[5]_i_9_n_0 ));
  FDRE \mem_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(p_5_in));
  FDRE \mem_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(p_5_in));
  FDRE \mem_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(p_5_in));
  FDRE \mem_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr_reg[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(p_5_in));
  MUXF7 \mem_addr_reg[3]_i_1 
       (.I0(\mem_addr[3]_i_2__0_n_0 ),
        .I1(\mem_addr[3]_i_3__0_n_0 ),
        .O(\mem_addr_reg[3]_i_1_n_0 ),
        .S(por_sm_state__0[0]));
  FDRE \mem_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr_reg[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(p_5_in));
  MUXF7 \mem_addr_reg[4]_i_1 
       (.I0(\mem_addr[4]_i_2_n_0 ),
        .I1(\mem_addr[4]_i_3_n_0 ),
        .O(\mem_addr_reg[4]_i_1_n_0 ),
        .S(por_sm_state__0[0]));
  FDRE \mem_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\mem_addr[5]_i_1_n_0 ),
        .D(\mem_addr_reg[5]_i_2_n_0 ),
        .Q(Q[5]),
        .R(p_5_in));
  MUXF7 \mem_addr_reg[5]_i_2 
       (.I0(\mem_addr[5]_i_6_n_0 ),
        .I1(\mem_addr[5]_i_7_n_0 ),
        .O(\mem_addr_reg[5]_i_2_n_0 ),
        .S(por_sm_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \mem_data_dac1[32]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\mem_addr_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    no_pll_restart_i_1__0
       (.I0(no_pll_restart_i_2__0_n_0),
        .I1(cleared_reg_n_0),
        .I2(por_sm_state__0[2]),
        .I3(no_pll_restart_i_3__0_n_0),
        .I4(no_pll_restart_reg_n_0),
        .O(no_pll_restart_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    no_pll_restart_i_2__0
       (.I0(\rdata_reg_n_0_[0] ),
        .I1(\rdata_reg_n_0_[3] ),
        .I2(\rdata_reg_n_0_[2] ),
        .I3(\rdata_reg_n_0_[4] ),
        .I4(\rdata_reg_n_0_[1] ),
        .O(no_pll_restart_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hEEEAFFFFEEEAEEEA)) 
    no_pll_restart_i_3__0
       (.I0(no_pll_restart_i_4__0_n_0),
        .I1(fg_cal_en_i_4__0_n_0),
        .I2(dac1_sm_reset_i_0),
        .I3(wait_event_reg_n_0),
        .I4(\por_timer_start_val[20]_i_11_n_0 ),
        .I5(no_pll_restart_i_5_n_0),
        .O(no_pll_restart_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    no_pll_restart_i_4__0
       (.I0(por_sm_state__0[1]),
        .I1(no_pll_restart_reg_n_0),
        .I2(dac1_drprdy_por),
        .I3(por_sm_state__0[3]),
        .I4(por_sm_state__0[2]),
        .I5(por_sm_state__0[0]),
        .O(no_pll_restart_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    no_pll_restart_i_5
       (.I0(mem_data_dac1[24]),
        .I1(mem_data_dac1[23]),
        .I2(mem_data_dac1[25]),
        .I3(mem_data_dac1[22]),
        .I4(mem_data_dac1[17]),
        .I5(\drpdi_por_i[15]_i_1__0_n_0 ),
        .O(no_pll_restart_i_5_n_0));
  FDRE no_pll_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(no_pll_restart_i_1__0_n_0),
        .Q(no_pll_restart_reg_n_0),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pll_ok_r_i_1
       (.I0(pll_ok_r_reg_0),
        .I1(\pll_state_machine.pll_on_reg_n_0 ),
        .O(pll_ok));
  FDRE pll_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pll_ok),
        .Q(pll_ok_r),
        .R(p_5_in));
  LUT3 #(
    .INIT(8'h60)) 
    \pll_state_machine.drpaddr_status[10]_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .O(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pll_state_machine.drpaddr_status[5]_i_1 
       (.I0(status_sm_state__0[2]),
        .O(\pll_state_machine.drpaddr_status[5]_i_1_n_0 ));
  FDRE \pll_state_machine.drpaddr_status_reg[10] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ),
        .D(1'b1),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [2]),
        .R(p_5_in));
  FDRE \pll_state_machine.drpaddr_status_reg[5] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ),
        .D(\pll_state_machine.drpaddr_status[5]_i_1_n_0 ),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [0]),
        .R(p_5_in));
  FDRE \pll_state_machine.drpaddr_status_reg[6] 
       (.C(s_axi_aclk),
        .CE(\pll_state_machine.drpaddr_status[10]_i_1_n_0 ),
        .D(status_sm_state__0[2]),
        .Q(\pll_state_machine.drpaddr_status_reg[10]_0 [1]),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'hF260)) 
    \pll_state_machine.drpen_status_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(status_sm_state__0[2]),
        .I2(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I3(dac1_drpen_status),
        .O(\pll_state_machine.drpen_status_i_1_n_0 ));
  FDRE \pll_state_machine.drpen_status_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.drpen_status_i_1_n_0 ),
        .Q(dac1_drpen_status),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \pll_state_machine.pll_on_i_1 
       (.I0(dac1_do_mon[0]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(dac1_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(status_sm_state__0[1]),
        .I5(\pll_state_machine.pll_on_reg_n_0 ),
        .O(\pll_state_machine.pll_on_i_1_n_0 ));
  FDRE \pll_state_machine.pll_on_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.pll_on_i_1_n_0 ),
        .Q(\pll_state_machine.pll_on_reg_n_0 ),
        .R(p_5_in));
  LUT5 #(
    .INIT(32'hBFEE0044)) 
    \pll_state_machine.status_req_i_1 
       (.I0(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I1(status_sm_state__0[1]),
        .I2(dac1_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(dac1_status_req),
        .O(\pll_state_machine.status_req_i_1_n_0 ));
  FDRE \pll_state_machine.status_req_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.status_req_i_1_n_0 ),
        .Q(dac1_status_req),
        .R(p_5_in));
  LUT5 #(
    .INIT(32'h77FF2000)) 
    \pll_state_machine.status_timer_start_i_1 
       (.I0(status_sm_state__0[1]),
        .I1(\FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0] ),
        .I2(dac1_drprdy_status),
        .I3(status_sm_state__0[2]),
        .I4(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\pll_state_machine.status_timer_start_i_1_n_0 ));
  FDRE \pll_state_machine.status_timer_start_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\pll_state_machine.status_timer_start_i_1_n_0 ),
        .Q(\pll_state_machine.status_timer_start_reg_n_0 ),
        .R(p_5_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_por_gnt),
        .Q(por_gnt_r),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hFFF7FFFF00000C00)) 
    por_req_i_1__4
       (.I0(dac1_drprdy_por),
        .I1(por_sm_state__0[2]),
        .I2(por_sm_state__0[0]),
        .I3(por_sm_state__0[1]),
        .I4(por_sm_state__0[3]),
        .I5(dac1_por_req),
        .O(por_req_i_1__4_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__4_n_0),
        .Q(dac1_por_req),
        .R(p_5_in));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[0]_i_10__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_10__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[0]_i_11__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_11__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[0]_i_12__3 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_12__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[0]_i_13 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_14__4 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_start_val[7]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_15__4 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_val[6]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_16__4 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_val[5]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_17__4 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_val[4]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_18__4 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_val[3]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_19__4 
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_start_val[2]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \por_timer_count[0]_i_1__4 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3__4_n_0 ),
        .I2(\por_timer_count[0]_i_4__4_n_0 ),
        .I3(\por_timer_count[0]_i_5__4_n_0 ),
        .I4(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_20__4 
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_val[1]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[0]_i_21__4 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_start_val[0]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_21__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_22__4 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_count_reg[15]),
        .I3(por_timer_count_reg[14]),
        .O(\por_timer_count[0]_i_22__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__4 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_count_reg[5]),
        .I2(por_timer_count_reg[7]),
        .I3(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_23__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__4 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_count_reg[20]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[22]),
        .O(\por_timer_count[0]_i_24__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_3__4 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_count_reg[11]),
        .I2(por_timer_count_reg[8]),
        .I3(por_timer_count_reg[9]),
        .I4(\por_timer_count[0]_i_22__4_n_0 ),
        .O(\por_timer_count[0]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \por_timer_count[0]_i_4__4 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_count_reg[1]),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_count_reg[3]),
        .I4(\por_timer_count[0]_i_23__4_n_0 ),
        .O(\por_timer_count[0]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_5__4 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_count_reg[19]),
        .I2(por_timer_count_reg[16]),
        .I3(por_timer_count_reg[17]),
        .I4(\por_timer_count[0]_i_24__4_n_0 ),
        .O(\por_timer_count[0]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[0]_i_6__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[0]_i_7__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[0]_i_8__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_8__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[0]_i_9__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_9__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_10__4 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_val[22]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_11__4 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_val[21]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_12__4 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_val[20]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_13__4 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_val[19]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_14__4 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_val[18]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_15__4 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_val[17]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[16]_i_16__4 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_val[16]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_2__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_3__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_4__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_5__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_6__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_7__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[16]_i_8__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__4 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_10__4 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_start_val[15]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_11__4 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_val[14]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_12__3 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_val[13]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12__3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_13__4 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_start_val[12]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_14__4 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_start_val[11]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_15__4 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_val[10]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_16__4 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_val[9]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16__4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \por_timer_count[8]_i_17__4 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_val[8]),
        .I2(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[8]_i_2__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[8]_i_3__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[8]_i_4__3 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[8]_i_5__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[8]_i_6__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[8]_i_7__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[8]_i_8__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_8__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \por_timer_count[8]_i_9__4 
       (.I0(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_9__4_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_5_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2__4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__4_n_0 ,\por_timer_count_reg[0]_i_2__4_n_1 ,\por_timer_count_reg[0]_i_2__4_n_2 ,\por_timer_count_reg[0]_i_2__4_n_3 ,\por_timer_count_reg[0]_i_2__4_n_4 ,\por_timer_count_reg[0]_i_2__4_n_5 ,\por_timer_count_reg[0]_i_2__4_n_6 ,\por_timer_count_reg[0]_i_2__4_n_7 }),
        .DI({\por_timer_count[0]_i_6__4_n_0 ,\por_timer_count[0]_i_7__4_n_0 ,\por_timer_count[0]_i_8__4_n_0 ,\por_timer_count[0]_i_9__4_n_0 ,\por_timer_count[0]_i_10__4_n_0 ,\por_timer_count[0]_i_11__4_n_0 ,\por_timer_count[0]_i_12__3_n_0 ,\por_timer_count[0]_i_13_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__4_n_8 ,\por_timer_count_reg[0]_i_2__4_n_9 ,\por_timer_count_reg[0]_i_2__4_n_10 ,\por_timer_count_reg[0]_i_2__4_n_11 ,\por_timer_count_reg[0]_i_2__4_n_12 ,\por_timer_count_reg[0]_i_2__4_n_13 ,\por_timer_count_reg[0]_i_2__4_n_14 ,\por_timer_count_reg[0]_i_2__4_n_15 }),
        .S({\por_timer_count[0]_i_14__4_n_0 ,\por_timer_count[0]_i_15__4_n_0 ,\por_timer_count[0]_i_16__4_n_0 ,\por_timer_count[0]_i_17__4_n_0 ,\por_timer_count[0]_i_18__4_n_0 ,\por_timer_count[0]_i_19__4_n_0 ,\por_timer_count[0]_i_20__4_n_0 ,\por_timer_count[0]_i_21__4_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_5_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__4 
       (.CI(\por_timer_count_reg[8]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__4_n_1 ,\por_timer_count_reg[16]_i_1__4_n_2 ,\por_timer_count_reg[16]_i_1__4_n_3 ,\por_timer_count_reg[16]_i_1__4_n_4 ,\por_timer_count_reg[16]_i_1__4_n_5 ,\por_timer_count_reg[16]_i_1__4_n_6 ,\por_timer_count_reg[16]_i_1__4_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__4_n_0 ,\por_timer_count[16]_i_3__4_n_0 ,\por_timer_count[16]_i_4__4_n_0 ,\por_timer_count[16]_i_5__4_n_0 ,\por_timer_count[16]_i_6__4_n_0 ,\por_timer_count[16]_i_7__4_n_0 ,\por_timer_count[16]_i_8__4_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__4_n_8 ,\por_timer_count_reg[16]_i_1__4_n_9 ,\por_timer_count_reg[16]_i_1__4_n_10 ,\por_timer_count_reg[16]_i_1__4_n_11 ,\por_timer_count_reg[16]_i_1__4_n_12 ,\por_timer_count_reg[16]_i_1__4_n_13 ,\por_timer_count_reg[16]_i_1__4_n_14 ,\por_timer_count_reg[16]_i_1__4_n_15 }),
        .S({\por_timer_count[16]_i_9__4_n_0 ,\por_timer_count[16]_i_10__4_n_0 ,\por_timer_count[16]_i_11__4_n_0 ,\por_timer_count[16]_i_12__4_n_0 ,\por_timer_count[16]_i_13__4_n_0 ,\por_timer_count[16]_i_14__4_n_0 ,\por_timer_count[16]_i_15__4_n_0 ,\por_timer_count[16]_i_16__4_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_5_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1__4 
       (.CI(\por_timer_count_reg[0]_i_2__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__4_n_0 ,\por_timer_count_reg[8]_i_1__4_n_1 ,\por_timer_count_reg[8]_i_1__4_n_2 ,\por_timer_count_reg[8]_i_1__4_n_3 ,\por_timer_count_reg[8]_i_1__4_n_4 ,\por_timer_count_reg[8]_i_1__4_n_5 ,\por_timer_count_reg[8]_i_1__4_n_6 ,\por_timer_count_reg[8]_i_1__4_n_7 }),
        .DI({\por_timer_count[8]_i_2__4_n_0 ,\por_timer_count[8]_i_3__4_n_0 ,\por_timer_count[8]_i_4__3_n_0 ,\por_timer_count[8]_i_5__4_n_0 ,\por_timer_count[8]_i_6__4_n_0 ,\por_timer_count[8]_i_7__4_n_0 ,\por_timer_count[8]_i_8__4_n_0 ,\por_timer_count[8]_i_9__4_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__4_n_8 ,\por_timer_count_reg[8]_i_1__4_n_9 ,\por_timer_count_reg[8]_i_1__4_n_10 ,\por_timer_count_reg[8]_i_1__4_n_11 ,\por_timer_count_reg[8]_i_1__4_n_12 ,\por_timer_count_reg[8]_i_1__4_n_13 ,\por_timer_count_reg[8]_i_1__4_n_14 ,\por_timer_count_reg[8]_i_1__4_n_15 }),
        .S({\por_timer_count[8]_i_10__4_n_0 ,\por_timer_count[8]_i_11__4_n_0 ,\por_timer_count[8]_i_12__3_n_0 ,\por_timer_count[8]_i_13__4_n_0 ,\por_timer_count[8]_i_14__4_n_0 ,\por_timer_count[8]_i_15__4_n_0 ,\por_timer_count[8]_i_16__4_n_0 ,\por_timer_count[8]_i_17__4_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hCFFFFFFF08000000)) 
    por_timer_start_i_1__4
       (.I0(por_timer_start_i_2__0_n_0),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[2]),
        .I4(por_sm_state__0[3]),
        .I5(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h01)) 
    por_timer_start_i_2__0
       (.I0(mem_data_dac1[25]),
        .I1(mem_data_dac1[23]),
        .I2(mem_data_dac1[24]),
        .O(por_timer_start_i_2__0_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__4_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_5_in));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    \por_timer_start_val[10]_i_1__0 
       (.I0(\por_timer_start_val[10]_i_2_n_0 ),
        .I1(mem_data_dac1[10]),
        .I2(\por_timer_start_val[10]_i_3_n_0 ),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .I4(\por_timer_start_val_reg[20]_0 [5]),
        .O(\por_timer_start_val[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hFBEFFFEF)) 
    \por_timer_start_val[10]_i_2 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[29]),
        .I3(mem_data_dac1[30]),
        .I4(\por_timer_start_val_reg[11]_0 ),
        .O(\por_timer_start_val[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \por_timer_start_val[10]_i_3 
       (.I0(\por_timer_start_val_reg[11]_0 ),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[28]),
        .I3(mem_data_dac1[29]),
        .I4(mem_data_dac1[30]),
        .O(\por_timer_start_val[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFC553055)) 
    \por_timer_start_val[11]_i_1 
       (.I0(\por_timer_start_val_reg[11]_0 ),
        .I1(\por_timer_start_val[20]_i_5_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [6]),
        .I3(\por_timer_start_val[20]_i_4_n_0 ),
        .I4(mem_data_dac1[11]),
        .O(\por_timer_start_val[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    \por_timer_start_val[12]_i_1 
       (.I0(\por_timer_start_val[15]_i_2__0_n_0 ),
        .I1(mem_data_dac1[12]),
        .I2(\por_timer_start_val[15]_i_3__0_n_0 ),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .I4(\por_timer_start_val_reg[20]_0 [7]),
        .O(\por_timer_start_val[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \por_timer_start_val[13]_i_1 
       (.I0(mem_data_dac1[13]),
        .I1(\por_timer_start_val[20]_i_4_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [8]),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .O(\por_timer_start_val[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \por_timer_start_val[14]_i_1 
       (.I0(mem_data_dac1[14]),
        .I1(\por_timer_start_val[20]_i_4_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [9]),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .O(\por_timer_start_val[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    \por_timer_start_val[15]_i_1__0 
       (.I0(\por_timer_start_val[15]_i_2__0_n_0 ),
        .I1(mem_data_dac1[15]),
        .I2(\por_timer_start_val[15]_i_3__0_n_0 ),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .I4(\por_timer_start_val_reg[20]_0 [10]),
        .O(\por_timer_start_val[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hFEBFFFBF)) 
    \por_timer_start_val[15]_i_2__0 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .I4(\por_timer_start_val_reg[11]_0 ),
        .O(\por_timer_start_val[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \por_timer_start_val[15]_i_3__0 
       (.I0(mem_data_dac1[30]),
        .I1(mem_data_dac1[29]),
        .I2(mem_data_dac1[28]),
        .I3(\por_timer_start_val_reg[11]_0 ),
        .I4(mem_data_dac1[31]),
        .O(\por_timer_start_val[15]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \por_timer_start_val[16]_i_1 
       (.I0(mem_data_dac1[16]),
        .I1(\por_timer_start_val[20]_i_4_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [11]),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .O(\por_timer_start_val[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \por_timer_start_val[17]_i_1 
       (.I0(mem_data_dac1[17]),
        .I1(\por_timer_start_val[20]_i_5_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [12]),
        .O(\por_timer_start_val[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \por_timer_start_val[18]_i_1 
       (.I0(mem_data_dac1[18]),
        .I1(\por_timer_start_val[20]_i_4_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [13]),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .O(\por_timer_start_val[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h88C0)) 
    \por_timer_start_val[19]_i_1 
       (.I0(mem_data_dac1[19]),
        .I1(\por_timer_start_val[20]_i_4_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [14]),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .O(\por_timer_start_val[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \por_timer_start_val[20]_i_1 
       (.I0(\por_timer_start_val[20]_i_3_n_0 ),
        .I1(mem_data_dac1[25]),
        .I2(mem_data_dac1[23]),
        .I3(mem_data_dac1[24]),
        .I4(p_5_in),
        .O(\por_timer_start_val[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_start_val[20]_i_10 
       (.I0(mem_data_dac1[28]),
        .I1(mem_data_dac1[29]),
        .I2(mem_data_dac1[1]),
        .I3(mem_data_dac1[0]),
        .I4(mem_data_dac1[9]),
        .I5(mem_data_dac1[2]),
        .O(\por_timer_start_val[20]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_start_val[20]_i_11 
       (.I0(mem_data_dac1[20]),
        .I1(mem_data_dac1[21]),
        .I2(mem_data_dac1[18]),
        .I3(mem_data_dac1[16]),
        .I4(mem_data_dac1[19]),
        .O(\por_timer_start_val[20]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \por_timer_start_val[20]_i_2 
       (.I0(mem_data_dac1[20]),
        .I1(\por_timer_start_val[20]_i_4_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [15]),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .O(\por_timer_start_val[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \por_timer_start_val[20]_i_3 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[3]),
        .O(\por_timer_start_val[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFEBF)) 
    \por_timer_start_val[20]_i_4 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[28]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[29]),
        .O(\por_timer_start_val[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_start_val[20]_i_5 
       (.I0(\por_timer_start_val[20]_i_6_n_0 ),
        .I1(\por_timer_start_val[20]_i_7_n_0 ),
        .I2(\por_timer_start_val[20]_i_8_n_0 ),
        .I3(\por_timer_start_val[20]_i_9_n_0 ),
        .I4(\por_timer_start_val[20]_i_10_n_0 ),
        .I5(\por_timer_start_val[20]_i_11_n_0 ),
        .O(\por_timer_start_val[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_start_val[20]_i_6 
       (.I0(mem_data_dac1[7]),
        .I1(mem_data_dac1[5]),
        .I2(mem_data_dac1[10]),
        .I3(mem_data_dac1[22]),
        .O(\por_timer_start_val[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_start_val[20]_i_7 
       (.I0(mem_data_dac1[15]),
        .I1(mem_data_dac1[4]),
        .I2(mem_data_dac1[8]),
        .I3(mem_data_dac1[13]),
        .O(\por_timer_start_val[20]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_start_val[20]_i_8 
       (.I0(mem_data_dac1[3]),
        .I1(mem_data_dac1[17]),
        .I2(mem_data_dac1[14]),
        .I3(mem_data_dac1[6]),
        .O(\por_timer_start_val[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \por_timer_start_val[20]_i_9 
       (.I0(mem_data_dac1[31]),
        .I1(mem_data_dac1[30]),
        .I2(mem_data_dac1[11]),
        .I3(mem_data_dac1[12]),
        .O(\por_timer_start_val[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00002008)) 
    \por_timer_start_val[22]_i_1 
       (.I0(\por_timer_start_val[20]_i_1_n_0 ),
        .I1(mem_data_dac1[29]),
        .I2(mem_data_dac1[30]),
        .I3(mem_data_dac1[28]),
        .I4(mem_data_dac1[31]),
        .O(\por_timer_start_val[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA88AAAAAABBAAA)) 
    \por_timer_start_val[2]_i_1 
       (.I0(mem_data_dac1[2]),
        .I1(mem_data_dac1[31]),
        .I2(mem_data_dac1[28]),
        .I3(mem_data_dac1[30]),
        .I4(mem_data_dac1[29]),
        .I5(\por_timer_start_val_reg[11]_0 ),
        .O(\por_timer_start_val[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \por_timer_start_val[5]_i_1 
       (.I0(\por_timer_start_val[10]_i_2_n_0 ),
        .I1(\por_timer_start_val[10]_i_3_n_0 ),
        .I2(\por_timer_start_val[20]_i_5_n_0 ),
        .I3(\por_timer_start_val_reg[20]_0 [0]),
        .I4(mem_data_dac1[5]),
        .O(\por_timer_start_val[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \por_timer_start_val[6]_i_1 
       (.I0(mem_data_dac1[6]),
        .I1(\por_timer_start_val[20]_i_4_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [1]),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .O(\por_timer_start_val[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    \por_timer_start_val[7]_i_1__0 
       (.I0(\por_timer_start_val[15]_i_2__0_n_0 ),
        .I1(mem_data_dac1[7]),
        .I2(\por_timer_start_val[15]_i_3__0_n_0 ),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .I4(\por_timer_start_val_reg[20]_0 [2]),
        .O(\por_timer_start_val[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \por_timer_start_val[8]_i_1 
       (.I0(mem_data_dac1[8]),
        .I1(\por_timer_start_val[20]_i_4_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [3]),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .O(\por_timer_start_val[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \por_timer_start_val[9]_i_1 
       (.I0(mem_data_dac1[9]),
        .I1(\por_timer_start_val[20]_i_4_n_0 ),
        .I2(\por_timer_start_val_reg[20]_0 [4]),
        .I3(\por_timer_start_val[20]_i_5_n_0 ),
        .O(\por_timer_start_val[9]_i_1_n_0 ));
  FDSE \por_timer_start_val_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(mem_data_dac1[0]),
        .Q(por_timer_start_val[0]),
        .S(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[10]_i_1__0_n_0 ),
        .Q(por_timer_start_val[10]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[11]_i_1_n_0 ),
        .Q(por_timer_start_val[11]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[12]_i_1_n_0 ),
        .Q(por_timer_start_val[12]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[13]_i_1_n_0 ),
        .Q(por_timer_start_val[13]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[14]_i_1_n_0 ),
        .Q(por_timer_start_val[14]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[15]_i_1__0_n_0 ),
        .Q(por_timer_start_val[15]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[16]_i_1_n_0 ),
        .Q(por_timer_start_val[16]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[17]_i_1_n_0 ),
        .Q(por_timer_start_val[17]),
        .R(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[18]_i_1_n_0 ),
        .Q(por_timer_start_val[18]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[19]_i_1_n_0 ),
        .Q(por_timer_start_val[19]),
        .R(1'b0));
  FDSE \por_timer_start_val_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(mem_data_dac1[1]),
        .Q(por_timer_start_val[1]),
        .S(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[20]_i_2_n_0 ),
        .Q(por_timer_start_val[20]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(mem_data_dac1[21]),
        .Q(por_timer_start_val[21]),
        .R(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(mem_data_dac1[22]),
        .Q(por_timer_start_val[22]),
        .R(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[2]_i_1_n_0 ),
        .Q(por_timer_start_val[2]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(mem_data_dac1[3]),
        .Q(por_timer_start_val[3]),
        .R(\por_timer_start_val[22]_i_1_n_0 ));
  FDSE \por_timer_start_val_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(mem_data_dac1[4]),
        .Q(por_timer_start_val[4]),
        .S(\por_timer_start_val[22]_i_1_n_0 ));
  FDRE \por_timer_start_val_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[5]_i_1_n_0 ),
        .Q(por_timer_start_val[5]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[6]_i_1_n_0 ),
        .Q(por_timer_start_val[6]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[7]_i_1__0_n_0 ),
        .Q(por_timer_start_val[7]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[8]_i_1_n_0 ),
        .Q(por_timer_start_val[8]),
        .R(1'b0));
  FDRE \por_timer_start_val_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_start_val[20]_i_1_n_0 ),
        .D(\por_timer_start_val[9]_i_1_n_0 ),
        .Q(por_timer_start_val[9]),
        .R(1'b0));
  FDRE power_ok_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(power_ok_r_reg_0),
        .Q(power_ok_r),
        .R(p_5_in));
  FDRE powerup_state_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dest_out),
        .Q(powerup_state_r),
        .R(p_5_in));
  LUT5 #(
    .INIT(32'h01000000)) 
    \rdata[15]_i_1__4 
       (.I0(por_sm_state__0[2]),
        .I1(por_sm_state__0[0]),
        .I2(por_sm_state__0[1]),
        .I3(por_sm_state__0[3]),
        .I4(dac1_drprdy_por),
        .O(\rdata[15]_i_1__4_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[0]),
        .Q(\rdata_reg_n_0_[0] ),
        .R(p_5_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[10]),
        .Q(\rdata_reg_n_0_[10] ),
        .R(p_5_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[11]),
        .Q(\rdata_reg_n_0_[11] ),
        .R(p_5_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[12]),
        .Q(\rdata_reg_n_0_[12] ),
        .R(p_5_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[13]),
        .Q(\rdata_reg_n_0_[13] ),
        .R(p_5_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[14]),
        .Q(\rdata_reg_n_0_[14] ),
        .R(p_5_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[15]),
        .Q(\rdata_reg_n_0_[15] ),
        .R(p_5_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[1]),
        .Q(\rdata_reg_n_0_[1] ),
        .R(p_5_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[2]),
        .Q(\rdata_reg_n_0_[2] ),
        .R(p_5_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[3]),
        .Q(\rdata_reg_n_0_[3] ),
        .R(p_5_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[4]),
        .Q(\rdata_reg_n_0_[4] ),
        .R(p_5_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[5]),
        .Q(\rdata_reg[9]_0 [0]),
        .R(p_5_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[6]),
        .Q(\rdata_reg[9]_0 [1]),
        .R(p_5_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[7]),
        .Q(\rdata_reg_n_0_[7] ),
        .R(p_5_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[8]),
        .Q(\rdata_reg_n_0_[8] ),
        .R(p_5_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[9]),
        .Q(\rdata_reg[9]_0 [2]),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    sm_reset_pulse_i_1
       (.I0(power_ok_r_reg_0),
        .I1(dac1_sm_reset_i_0),
        .I2(done_reg_0),
        .I3(sm_reset_r),
        .O(sm_reset_pulse0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    sm_reset_r_i_1
       (.I0(done_reg_0),
        .I1(dac1_sm_reset_i_0),
        .I2(power_ok_r_reg_0),
        .O(dac1_sm_reset_i));
  FDRE status_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_status_gnt),
        .Q(status_gnt_r),
        .R(p_5_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \status_timer_count[0]_i_1 
       (.I0(\status_timer_count[0]_i_3_n_0 ),
        .I1(\status_timer_count[0]_i_4_n_0 ),
        .I2(status_timer_count_reg[0]),
        .I3(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I4(\status_timer_count[0]_i_5_n_0 ),
        .O(\status_timer_count[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[0]_i_10 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[3]),
        .O(\status_timer_count[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_11 
       (.I0(status_timer_count_reg[2]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_12 
       (.I0(status_timer_count_reg[1]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_13 
       (.I0(status_timer_count_reg[0]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[0]_i_14 
       (.I0(status_timer_count_reg[7]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_15 
       (.I0(status_timer_count_reg[6]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_16 
       (.I0(status_timer_count_reg[5]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_17 
       (.I0(status_timer_count_reg[4]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[0]_i_18 
       (.I0(status_timer_count_reg[3]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_19 
       (.I0(status_timer_count_reg[2]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_20 
       (.I0(status_timer_count_reg[1]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[0]_i_21 
       (.I0(status_timer_count_reg[0]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_22 
       (.I0(status_timer_count_reg[23]),
        .I1(status_timer_count_reg[19]),
        .I2(status_timer_count_reg[22]),
        .I3(status_timer_count_reg[18]),
        .O(\status_timer_count[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_23 
       (.I0(status_timer_count_reg[13]),
        .I1(status_timer_count_reg[12]),
        .I2(status_timer_count_reg[15]),
        .I3(status_timer_count_reg[14]),
        .O(\status_timer_count[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \status_timer_count[0]_i_24 
       (.I0(status_timer_count_reg[9]),
        .I1(status_timer_count_reg[2]),
        .I2(status_timer_count_reg[11]),
        .I3(status_timer_count_reg[4]),
        .O(\status_timer_count[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \status_timer_count[0]_i_3 
       (.I0(status_timer_count_reg[20]),
        .I1(status_timer_count_reg[21]),
        .I2(status_timer_count_reg[16]),
        .I3(status_timer_count_reg[17]),
        .I4(\status_timer_count[0]_i_22_n_0 ),
        .I5(\status_timer_count[0]_i_23_n_0 ),
        .O(\status_timer_count[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \status_timer_count[0]_i_4 
       (.I0(status_timer_count_reg[6]),
        .I1(status_timer_count_reg[7]),
        .I2(status_timer_count_reg[1]),
        .O(\status_timer_count[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \status_timer_count[0]_i_5 
       (.I0(status_timer_count_reg[3]),
        .I1(status_timer_count_reg[8]),
        .I2(status_timer_count_reg[5]),
        .I3(status_timer_count_reg[10]),
        .I4(\status_timer_count[0]_i_24_n_0 ),
        .O(\status_timer_count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[0]_i_6 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[7]),
        .O(\status_timer_count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_7 
       (.I0(status_timer_count_reg[6]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_8 
       (.I0(status_timer_count_reg[5]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[0]_i_9 
       (.I0(status_timer_count_reg[4]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_10 
       (.I0(status_timer_count_reg[22]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_11 
       (.I0(status_timer_count_reg[21]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_12 
       (.I0(status_timer_count_reg[20]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_13 
       (.I0(status_timer_count_reg[19]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_14 
       (.I0(status_timer_count_reg[18]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_15 
       (.I0(status_timer_count_reg[17]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_16 
       (.I0(status_timer_count_reg[16]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_2 
       (.I0(status_timer_count_reg[22]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_3 
       (.I0(status_timer_count_reg[21]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_4 
       (.I0(status_timer_count_reg[20]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_5 
       (.I0(status_timer_count_reg[19]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_6 
       (.I0(status_timer_count_reg[18]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_7 
       (.I0(status_timer_count_reg[17]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[16]_i_8 
       (.I0(status_timer_count_reg[16]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[16]_i_9 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[23]),
        .O(\status_timer_count[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_10 
       (.I0(status_timer_count_reg[15]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_11 
       (.I0(status_timer_count_reg[14]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_12 
       (.I0(status_timer_count_reg[13]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_13 
       (.I0(status_timer_count_reg[12]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_14 
       (.I0(status_timer_count_reg[11]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_timer_count[8]_i_15 
       (.I0(status_timer_count_reg[10]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_16 
       (.I0(status_timer_count_reg[9]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \status_timer_count[8]_i_17 
       (.I0(status_timer_count_reg[8]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_2 
       (.I0(status_timer_count_reg[15]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_3 
       (.I0(status_timer_count_reg[14]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_4 
       (.I0(status_timer_count_reg[13]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_5 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[12]),
        .O(\status_timer_count[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_6 
       (.I0(status_timer_count_reg[11]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \status_timer_count[8]_i_7 
       (.I0(status_timer_count_reg[10]),
        .I1(\pll_state_machine.status_timer_start_reg_n_0 ),
        .O(\status_timer_count[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_8 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[9]),
        .O(\status_timer_count[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_timer_count[8]_i_9 
       (.I0(\pll_state_machine.status_timer_start_reg_n_0 ),
        .I1(status_timer_count_reg[8]),
        .O(\status_timer_count[8]_i_9_n_0 ));
  FDRE \status_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_15 ),
        .Q(status_timer_count_reg[0]),
        .R(p_5_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \status_timer_count_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\status_timer_count_reg[0]_i_2_n_0 ,\status_timer_count_reg[0]_i_2_n_1 ,\status_timer_count_reg[0]_i_2_n_2 ,\status_timer_count_reg[0]_i_2_n_3 ,\status_timer_count_reg[0]_i_2_n_4 ,\status_timer_count_reg[0]_i_2_n_5 ,\status_timer_count_reg[0]_i_2_n_6 ,\status_timer_count_reg[0]_i_2_n_7 }),
        .DI({\status_timer_count[0]_i_6_n_0 ,\status_timer_count[0]_i_7_n_0 ,\status_timer_count[0]_i_8_n_0 ,\status_timer_count[0]_i_9_n_0 ,\status_timer_count[0]_i_10_n_0 ,\status_timer_count[0]_i_11_n_0 ,\status_timer_count[0]_i_12_n_0 ,\status_timer_count[0]_i_13_n_0 }),
        .O({\status_timer_count_reg[0]_i_2_n_8 ,\status_timer_count_reg[0]_i_2_n_9 ,\status_timer_count_reg[0]_i_2_n_10 ,\status_timer_count_reg[0]_i_2_n_11 ,\status_timer_count_reg[0]_i_2_n_12 ,\status_timer_count_reg[0]_i_2_n_13 ,\status_timer_count_reg[0]_i_2_n_14 ,\status_timer_count_reg[0]_i_2_n_15 }),
        .S({\status_timer_count[0]_i_14_n_0 ,\status_timer_count[0]_i_15_n_0 ,\status_timer_count[0]_i_16_n_0 ,\status_timer_count[0]_i_17_n_0 ,\status_timer_count[0]_i_18_n_0 ,\status_timer_count[0]_i_19_n_0 ,\status_timer_count[0]_i_20_n_0 ,\status_timer_count[0]_i_21_n_0 }));
  FDRE \status_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_13 ),
        .Q(status_timer_count_reg[10]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_12 ),
        .Q(status_timer_count_reg[11]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_11 ),
        .Q(status_timer_count_reg[12]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_10 ),
        .Q(status_timer_count_reg[13]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_9 ),
        .Q(status_timer_count_reg[14]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_8 ),
        .Q(status_timer_count_reg[15]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_15 ),
        .Q(status_timer_count_reg[16]),
        .R(p_5_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \status_timer_count_reg[16]_i_1 
       (.CI(\status_timer_count_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_status_timer_count_reg[16]_i_1_CO_UNCONNECTED [7],\status_timer_count_reg[16]_i_1_n_1 ,\status_timer_count_reg[16]_i_1_n_2 ,\status_timer_count_reg[16]_i_1_n_3 ,\status_timer_count_reg[16]_i_1_n_4 ,\status_timer_count_reg[16]_i_1_n_5 ,\status_timer_count_reg[16]_i_1_n_6 ,\status_timer_count_reg[16]_i_1_n_7 }),
        .DI({1'b0,\status_timer_count[16]_i_2_n_0 ,\status_timer_count[16]_i_3_n_0 ,\status_timer_count[16]_i_4_n_0 ,\status_timer_count[16]_i_5_n_0 ,\status_timer_count[16]_i_6_n_0 ,\status_timer_count[16]_i_7_n_0 ,\status_timer_count[16]_i_8_n_0 }),
        .O({\status_timer_count_reg[16]_i_1_n_8 ,\status_timer_count_reg[16]_i_1_n_9 ,\status_timer_count_reg[16]_i_1_n_10 ,\status_timer_count_reg[16]_i_1_n_11 ,\status_timer_count_reg[16]_i_1_n_12 ,\status_timer_count_reg[16]_i_1_n_13 ,\status_timer_count_reg[16]_i_1_n_14 ,\status_timer_count_reg[16]_i_1_n_15 }),
        .S({\status_timer_count[16]_i_9_n_0 ,\status_timer_count[16]_i_10_n_0 ,\status_timer_count[16]_i_11_n_0 ,\status_timer_count[16]_i_12_n_0 ,\status_timer_count[16]_i_13_n_0 ,\status_timer_count[16]_i_14_n_0 ,\status_timer_count[16]_i_15_n_0 ,\status_timer_count[16]_i_16_n_0 }));
  FDRE \status_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_14 ),
        .Q(status_timer_count_reg[17]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_13 ),
        .Q(status_timer_count_reg[18]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_12 ),
        .Q(status_timer_count_reg[19]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_14 ),
        .Q(status_timer_count_reg[1]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_11 ),
        .Q(status_timer_count_reg[20]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_10 ),
        .Q(status_timer_count_reg[21]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_9 ),
        .Q(status_timer_count_reg[22]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[16]_i_1_n_8 ),
        .Q(status_timer_count_reg[23]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_13 ),
        .Q(status_timer_count_reg[2]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_12 ),
        .Q(status_timer_count_reg[3]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_11 ),
        .Q(status_timer_count_reg[4]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_10 ),
        .Q(status_timer_count_reg[5]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_9 ),
        .Q(status_timer_count_reg[6]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[0]_i_2_n_8 ),
        .Q(status_timer_count_reg[7]),
        .R(p_5_in));
  FDRE \status_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_15 ),
        .Q(status_timer_count_reg[8]),
        .R(p_5_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \status_timer_count_reg[8]_i_1 
       (.CI(\status_timer_count_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\status_timer_count_reg[8]_i_1_n_0 ,\status_timer_count_reg[8]_i_1_n_1 ,\status_timer_count_reg[8]_i_1_n_2 ,\status_timer_count_reg[8]_i_1_n_3 ,\status_timer_count_reg[8]_i_1_n_4 ,\status_timer_count_reg[8]_i_1_n_5 ,\status_timer_count_reg[8]_i_1_n_6 ,\status_timer_count_reg[8]_i_1_n_7 }),
        .DI({\status_timer_count[8]_i_2_n_0 ,\status_timer_count[8]_i_3_n_0 ,\status_timer_count[8]_i_4_n_0 ,\status_timer_count[8]_i_5_n_0 ,\status_timer_count[8]_i_6_n_0 ,\status_timer_count[8]_i_7_n_0 ,\status_timer_count[8]_i_8_n_0 ,\status_timer_count[8]_i_9_n_0 }),
        .O({\status_timer_count_reg[8]_i_1_n_8 ,\status_timer_count_reg[8]_i_1_n_9 ,\status_timer_count_reg[8]_i_1_n_10 ,\status_timer_count_reg[8]_i_1_n_11 ,\status_timer_count_reg[8]_i_1_n_12 ,\status_timer_count_reg[8]_i_1_n_13 ,\status_timer_count_reg[8]_i_1_n_14 ,\status_timer_count_reg[8]_i_1_n_15 }),
        .S({\status_timer_count[8]_i_10_n_0 ,\status_timer_count[8]_i_11_n_0 ,\status_timer_count[8]_i_12_n_0 ,\status_timer_count[8]_i_13_n_0 ,\status_timer_count[8]_i_14_n_0 ,\status_timer_count[8]_i_15_n_0 ,\status_timer_count[8]_i_16_n_0 ,\status_timer_count[8]_i_17_n_0 }));
  FDRE \status_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\status_timer_count[0]_i_1_n_0 ),
        .D(\status_timer_count_reg[8]_i_1_n_14 ),
        .Q(status_timer_count_reg[9]),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'h000000AE00000000)) 
    wait_event_i_1__0
       (.I0(wait_event_i_2__0_n_0),
        .I1(wait_event_i_3__0_n_0),
        .I2(mem_data_dac1[24]),
        .I3(wait_event_i_4__0_n_0),
        .I4(p_5_in),
        .I5(fg_cal_en_i_4__0_n_0),
        .O(wait_event_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    wait_event_i_2__0
       (.I0(mem_data_dac1[25]),
        .I1(clocks_ok_r_reg_0),
        .I2(mem_data_dac1[23]),
        .I3(power_ok_r_reg_0),
        .I4(mem_data_dac1[24]),
        .O(wait_event_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h888888888888888B)) 
    wait_event_i_3__0
       (.I0(bgt_sm_done_dac),
        .I1(mem_data_dac1[23]),
        .I2(por_timer_start_reg_n_0),
        .I3(\por_timer_count[0]_i_3__4_n_0 ),
        .I4(wait_event_i_5_n_0),
        .I5(\por_timer_count[0]_i_5__4_n_0 ),
        .O(wait_event_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFEFEE)) 
    wait_event_i_4__0
       (.I0(bg_cal_en_reg_n_0),
        .I1(fg_cal_en_reg_n_0),
        .I2(adc2_status_0_falling_edge_seen_reg_n_0),
        .I3(p_1_in),
        .I4(wait_event_i_6_n_0),
        .I5(wait_event_i_7_n_0),
        .O(wait_event_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    wait_event_i_5
       (.I0(\por_timer_count[0]_i_23__4_n_0 ),
        .I1(por_timer_count_reg[1]),
        .I2(por_timer_count_reg[0]),
        .I3(por_timer_count_reg[2]),
        .I4(por_timer_count_reg[3]),
        .O(wait_event_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    wait_event_i_6
       (.I0(\cal_enables_reg_n_0_[0] ),
        .I1(adc0_status_0_falling_edge_seen_reg_n_0),
        .I2(p_0_in),
        .I3(adc3_status_0_falling_edge_seen_reg_n_0),
        .I4(wait_event_i_8_n_0),
        .O(wait_event_i_6_n_0));
  LUT6 #(
    .INIT(64'hFF0F0F0F0F0FBFBF)) 
    wait_event_i_7
       (.I0(pll_ok_r_reg_0),
        .I1(\pll_state_machine.pll_on_reg_n_0 ),
        .I2(mem_data_dac1[25]),
        .I3(dac1_done_i_reg_0),
        .I4(mem_data_dac1[23]),
        .I5(mem_data_dac1[24]),
        .O(wait_event_i_7_n_0));
  LUT4 #(
    .INIT(16'hDFDD)) 
    wait_event_i_8
       (.I0(mem_data_dac1[24]),
        .I1(mem_data_dac1[23]),
        .I2(adc1_status_0_falling_edge_seen_reg_n_0),
        .I3(\cal_enables_reg_n_0_[1] ),
        .O(wait_event_i_8_n_0));
  FDRE wait_event_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wait_event_i_1__0_n_0),
        .Q(wait_event_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled
   (adc0_drpen_por,
    adc0_reset_i,
    adc0_drpwe_por,
    adc0_por_req,
    done_reg_0,
    adc0_powerup_state,
    \FSM_onehot_por_sm_state_reg[6]_0 ,
    adc0_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    adc0_status,
    s_axi_aclk,
    adc0_por_gnt,
    adc0_powerup_state_INST_0_0,
    \por_timer_count_reg[7]_0 ,
    Q,
    \clock_en_count_reg[0]_0 ,
    tile_config_done,
    adc0_drprdy_por,
    done_reg_1,
    E,
    adc0_do_mon);
  output adc0_drpen_por;
  output adc0_reset_i;
  output adc0_drpwe_por;
  output adc0_por_req;
  output done_reg_0;
  output adc0_powerup_state;
  output [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  output [0:0]adc0_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]adc0_status;
  input s_axi_aclk;
  input adc0_por_gnt;
  input [0:0]adc0_powerup_state_INST_0_0;
  input [1:0]\por_timer_count_reg[7]_0 ;
  input [0:0]Q;
  input \clock_en_count_reg[0]_0 ;
  input tile_config_done;
  input adc0_drprdy_por;
  input done_reg_1;
  input [0:0]E;
  input [15:0]adc0_do_mon;

  wire [0:0]E;
  wire \FSM_onehot_por_sm_state[11]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_3_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1_n_0 ;
  wire [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [15:0]adc0_do_mon;
  wire [0:0]adc0_drpaddr_por;
  wire adc0_drpen_por;
  wire adc0_drprdy_por;
  wire adc0_drpwe_por;
  wire adc0_por_gnt;
  wire adc0_por_req;
  wire adc0_powerup_state;
  wire [0:0]adc0_powerup_state_INST_0_0;
  wire adc0_reset_i;
  wire [1:0]adc0_status;
  wire \clock_en_count[5]_i_1_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire \clock_en_count_reg[0]_0 ;
  wire clock_en_i_1_n_0;
  wire clock_en_i_2_n_0;
  wire clock_en_reg_n_0;
  wire done_i_1_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1_n_0 ;
  wire \drpdi_por[15]_i_1_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1_n_0;
  wire drpen_por_i_2_n_0;
  wire enable_clock_en_i_1_n_0;
  wire enable_clock_en_reg_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire por_gnt_r;
  wire por_req_i_1_n_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10_n_0 ;
  wire \por_timer_count[0]_i_11_n_0 ;
  wire \por_timer_count[0]_i_12_n_0 ;
  wire \por_timer_count[0]_i_13__0_n_0 ;
  wire \por_timer_count[0]_i_14_n_0 ;
  wire \por_timer_count[0]_i_15_n_0 ;
  wire \por_timer_count[0]_i_16_n_0 ;
  wire \por_timer_count[0]_i_17_n_0 ;
  wire \por_timer_count[0]_i_18_n_0 ;
  wire \por_timer_count[0]_i_19_n_0 ;
  wire \por_timer_count[0]_i_1_n_0 ;
  wire \por_timer_count[0]_i_20__0_n_0 ;
  wire \por_timer_count[0]_i_21_n_0 ;
  wire \por_timer_count[0]_i_22_n_0 ;
  wire \por_timer_count[0]_i_23_n_0 ;
  wire \por_timer_count[0]_i_24_n_0 ;
  wire \por_timer_count[0]_i_3_n_0 ;
  wire \por_timer_count[0]_i_4_n_0 ;
  wire \por_timer_count[0]_i_5_n_0 ;
  wire \por_timer_count[0]_i_6_n_0 ;
  wire \por_timer_count[0]_i_7_n_0 ;
  wire \por_timer_count[0]_i_8_n_0 ;
  wire \por_timer_count[0]_i_9_n_0 ;
  wire \por_timer_count[16]_i_10_n_0 ;
  wire \por_timer_count[16]_i_11_n_0 ;
  wire \por_timer_count[16]_i_12_n_0 ;
  wire \por_timer_count[16]_i_13_n_0 ;
  wire \por_timer_count[16]_i_14_n_0 ;
  wire \por_timer_count[16]_i_15_n_0 ;
  wire \por_timer_count[16]_i_16_n_0 ;
  wire \por_timer_count[16]_i_2_n_0 ;
  wire \por_timer_count[16]_i_3_n_0 ;
  wire \por_timer_count[16]_i_4_n_0 ;
  wire \por_timer_count[16]_i_5_n_0 ;
  wire \por_timer_count[16]_i_6_n_0 ;
  wire \por_timer_count[16]_i_7_n_0 ;
  wire \por_timer_count[16]_i_8_n_0 ;
  wire \por_timer_count[16]_i_9_n_0 ;
  wire \por_timer_count[8]_i_10_n_0 ;
  wire \por_timer_count[8]_i_11_n_0 ;
  wire \por_timer_count[8]_i_12_n_0 ;
  wire \por_timer_count[8]_i_13_n_0 ;
  wire \por_timer_count[8]_i_14_n_0 ;
  wire \por_timer_count[8]_i_15_n_0 ;
  wire \por_timer_count[8]_i_16_n_0 ;
  wire \por_timer_count[8]_i_17_n_0 ;
  wire \por_timer_count[8]_i_2_n_0 ;
  wire \por_timer_count[8]_i_3_n_0 ;
  wire \por_timer_count[8]_i_4_n_0 ;
  wire \por_timer_count[8]_i_5_n_0 ;
  wire \por_timer_count[8]_i_6_n_0 ;
  wire \por_timer_count[8]_i_7_n_0 ;
  wire \por_timer_count[8]_i_8_n_0 ;
  wire \por_timer_count[8]_i_9_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2_n_0 ;
  wire \por_timer_count_reg[0]_i_2_n_1 ;
  wire \por_timer_count_reg[0]_i_2_n_10 ;
  wire \por_timer_count_reg[0]_i_2_n_11 ;
  wire \por_timer_count_reg[0]_i_2_n_12 ;
  wire \por_timer_count_reg[0]_i_2_n_13 ;
  wire \por_timer_count_reg[0]_i_2_n_14 ;
  wire \por_timer_count_reg[0]_i_2_n_15 ;
  wire \por_timer_count_reg[0]_i_2_n_2 ;
  wire \por_timer_count_reg[0]_i_2_n_3 ;
  wire \por_timer_count_reg[0]_i_2_n_4 ;
  wire \por_timer_count_reg[0]_i_2_n_5 ;
  wire \por_timer_count_reg[0]_i_2_n_6 ;
  wire \por_timer_count_reg[0]_i_2_n_7 ;
  wire \por_timer_count_reg[0]_i_2_n_8 ;
  wire \por_timer_count_reg[0]_i_2_n_9 ;
  wire \por_timer_count_reg[16]_i_1_n_1 ;
  wire \por_timer_count_reg[16]_i_1_n_10 ;
  wire \por_timer_count_reg[16]_i_1_n_11 ;
  wire \por_timer_count_reg[16]_i_1_n_12 ;
  wire \por_timer_count_reg[16]_i_1_n_13 ;
  wire \por_timer_count_reg[16]_i_1_n_14 ;
  wire \por_timer_count_reg[16]_i_1_n_15 ;
  wire \por_timer_count_reg[16]_i_1_n_2 ;
  wire \por_timer_count_reg[16]_i_1_n_3 ;
  wire \por_timer_count_reg[16]_i_1_n_4 ;
  wire \por_timer_count_reg[16]_i_1_n_5 ;
  wire \por_timer_count_reg[16]_i_1_n_6 ;
  wire \por_timer_count_reg[16]_i_1_n_7 ;
  wire \por_timer_count_reg[16]_i_1_n_8 ;
  wire \por_timer_count_reg[16]_i_1_n_9 ;
  wire [1:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg[8]_i_1_n_0 ;
  wire \por_timer_count_reg[8]_i_1_n_1 ;
  wire \por_timer_count_reg[8]_i_1_n_10 ;
  wire \por_timer_count_reg[8]_i_1_n_11 ;
  wire \por_timer_count_reg[8]_i_1_n_12 ;
  wire \por_timer_count_reg[8]_i_1_n_13 ;
  wire \por_timer_count_reg[8]_i_1_n_14 ;
  wire \por_timer_count_reg[8]_i_1_n_15 ;
  wire \por_timer_count_reg[8]_i_1_n_2 ;
  wire \por_timer_count_reg[8]_i_1_n_3 ;
  wire \por_timer_count_reg[8]_i_1_n_4 ;
  wire \por_timer_count_reg[8]_i_1_n_5 ;
  wire \por_timer_count_reg[8]_i_1_n_6 ;
  wire \por_timer_count_reg[8]_i_1_n_7 ;
  wire \por_timer_count_reg[8]_i_1_n_8 ;
  wire \por_timer_count_reg[8]_i_1_n_9 ;
  wire por_timer_start_i_1_n_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire s_axi_aclk;
  wire \status[1]_i_1_n_0 ;
  wire \status[3]_i_2_n_0 ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_1 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_3_n_0 ),
        .I2(adc0_drprdy_por),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[0]_i_4_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(por_timer_count_reg[0]),
        .I5(\por_timer_count[0]_i_3_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_por_sm_state[11]_i_3 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .I3(done_reg_1),
        .I4(drpen_por_i_2_n_0),
        .O(\FSM_onehot_por_sm_state[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_4 
       (.I0(por_gnt_r),
        .I1(adc0_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(tile_config_done),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[4]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc0_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(adc0_powerup_state_INST_0_0),
        .O(adc0_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1 
       (.I0(\clock_en_count_reg[0]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1
       (.I0(enable_clock_en_reg_n_0),
        .I1(adc0_reset_i),
        .I2(clock_en_count_reg[4]),
        .I3(clock_en_i_2_n_0),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(clock_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(clock_en_i_2_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1_n_0),
        .Q(done_reg_0),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(adc0_drpaddr_por),
        .O(\drpaddr_por[10]_i_1_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1_n_0 ),
        .Q(adc0_drpaddr_por),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(drpen_por_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1_n_0),
        .D(drpen_por_i_2_n_0),
        .Q(adc0_drpen_por),
        .R(adc0_reset_i));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(adc0_drpwe_por),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_2_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(adc0_reset_i));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_por_gnt),
        .Q(por_gnt_r),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc0_drprdy_por),
        .I3(adc0_por_req),
        .O(por_req_i_1_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1_n_0),
        .Q(adc0_por_req),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \por_timer_count[0]_i_1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3_n_0 ),
        .I2(\por_timer_count[0]_i_4_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_10 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_11 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_12 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_13__0 
       (.I0(por_timer_count_reg[7]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_15 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_16 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_17 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_18 
       (.I0(por_timer_count_reg[2]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_19 
       (.I0(por_timer_count_reg[1]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_20__0 
       (.I0(por_timer_count_reg[0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_21 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_count_reg[20]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[21]),
        .O(\por_timer_count[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24_n_0 ),
        .O(\por_timer_count[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[7]),
        .I2(por_timer_count_reg[3]),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[13]),
        .O(\por_timer_count[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[0]_i_3 
       (.I0(\por_timer_count[0]_i_21_n_0 ),
        .I1(por_timer_count_reg[19]),
        .I2(por_timer_count_reg[16]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[17]),
        .I5(\por_timer_count[0]_i_22_n_0 ),
        .O(\por_timer_count[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_4 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_count_reg[6]),
        .I2(por_timer_count_reg[2]),
        .I3(\por_timer_count[0]_i_23_n_0 ),
        .O(\por_timer_count[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_5 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_7 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_8 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_9 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_10 
       (.I0(por_timer_count_reg[15]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_13 
       (.I0(por_timer_count_reg[12]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_14 
       (.I0(por_timer_count_reg[11]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_5 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_6 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_9_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2_n_0 ,\por_timer_count_reg[0]_i_2_n_1 ,\por_timer_count_reg[0]_i_2_n_2 ,\por_timer_count_reg[0]_i_2_n_3 ,\por_timer_count_reg[0]_i_2_n_4 ,\por_timer_count_reg[0]_i_2_n_5 ,\por_timer_count_reg[0]_i_2_n_6 ,\por_timer_count_reg[0]_i_2_n_7 }),
        .DI({\por_timer_count[0]_i_5_n_0 ,\por_timer_count[0]_i_6_n_0 ,\por_timer_count[0]_i_7_n_0 ,\por_timer_count[0]_i_8_n_0 ,\por_timer_count[0]_i_9_n_0 ,\por_timer_count[0]_i_10_n_0 ,\por_timer_count[0]_i_11_n_0 ,\por_timer_count[0]_i_12_n_0 }),
        .O({\por_timer_count_reg[0]_i_2_n_8 ,\por_timer_count_reg[0]_i_2_n_9 ,\por_timer_count_reg[0]_i_2_n_10 ,\por_timer_count_reg[0]_i_2_n_11 ,\por_timer_count_reg[0]_i_2_n_12 ,\por_timer_count_reg[0]_i_2_n_13 ,\por_timer_count_reg[0]_i_2_n_14 ,\por_timer_count_reg[0]_i_2_n_15 }),
        .S({\por_timer_count[0]_i_13__0_n_0 ,\por_timer_count[0]_i_14_n_0 ,\por_timer_count[0]_i_15_n_0 ,\por_timer_count[0]_i_16_n_0 ,\por_timer_count[0]_i_17_n_0 ,\por_timer_count[0]_i_18_n_0 ,\por_timer_count[0]_i_19_n_0 ,\por_timer_count[0]_i_20__0_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1 
       (.CI(\por_timer_count_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1_n_1 ,\por_timer_count_reg[16]_i_1_n_2 ,\por_timer_count_reg[16]_i_1_n_3 ,\por_timer_count_reg[16]_i_1_n_4 ,\por_timer_count_reg[16]_i_1_n_5 ,\por_timer_count_reg[16]_i_1_n_6 ,\por_timer_count_reg[16]_i_1_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2_n_0 ,\por_timer_count[16]_i_3_n_0 ,\por_timer_count[16]_i_4_n_0 ,\por_timer_count[16]_i_5_n_0 ,\por_timer_count[16]_i_6_n_0 ,\por_timer_count[16]_i_7_n_0 ,\por_timer_count[16]_i_8_n_0 }),
        .O({\por_timer_count_reg[16]_i_1_n_8 ,\por_timer_count_reg[16]_i_1_n_9 ,\por_timer_count_reg[16]_i_1_n_10 ,\por_timer_count_reg[16]_i_1_n_11 ,\por_timer_count_reg[16]_i_1_n_12 ,\por_timer_count_reg[16]_i_1_n_13 ,\por_timer_count_reg[16]_i_1_n_14 ,\por_timer_count_reg[16]_i_1_n_15 }),
        .S({\por_timer_count[16]_i_9_n_0 ,\por_timer_count[16]_i_10_n_0 ,\por_timer_count[16]_i_11_n_0 ,\por_timer_count[16]_i_12_n_0 ,\por_timer_count[16]_i_13_n_0 ,\por_timer_count[16]_i_14_n_0 ,\por_timer_count[16]_i_15_n_0 ,\por_timer_count[16]_i_16_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1 
       (.CI(\por_timer_count_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1_n_0 ,\por_timer_count_reg[8]_i_1_n_1 ,\por_timer_count_reg[8]_i_1_n_2 ,\por_timer_count_reg[8]_i_1_n_3 ,\por_timer_count_reg[8]_i_1_n_4 ,\por_timer_count_reg[8]_i_1_n_5 ,\por_timer_count_reg[8]_i_1_n_6 ,\por_timer_count_reg[8]_i_1_n_7 }),
        .DI({\por_timer_count[8]_i_2_n_0 ,\por_timer_count[8]_i_3_n_0 ,\por_timer_count[8]_i_4_n_0 ,\por_timer_count[8]_i_5_n_0 ,\por_timer_count[8]_i_6_n_0 ,\por_timer_count[8]_i_7_n_0 ,\por_timer_count[8]_i_8_n_0 ,\por_timer_count[8]_i_9_n_0 }),
        .O({\por_timer_count_reg[8]_i_1_n_8 ,\por_timer_count_reg[8]_i_1_n_9 ,\por_timer_count_reg[8]_i_1_n_10 ,\por_timer_count_reg[8]_i_1_n_11 ,\por_timer_count_reg[8]_i_1_n_12 ,\por_timer_count_reg[8]_i_1_n_13 ,\por_timer_count_reg[8]_i_1_n_14 ,\por_timer_count_reg[8]_i_1_n_15 }),
        .S({\por_timer_count[8]_i_10_n_0 ,\por_timer_count[8]_i_11_n_0 ,\por_timer_count[8]_i_12_n_0 ,\por_timer_count[8]_i_13_n_0 ,\por_timer_count[8]_i_14_n_0 ,\por_timer_count[8]_i_15_n_0 ,\por_timer_count[8]_i_16_n_0 ,\por_timer_count[8]_i_17_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hD5C0)) 
    por_timer_start_i_1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(done_reg_1),
        .I3(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(adc0_reset_i));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[0]),
        .Q(rdata[0]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[10]),
        .Q(rdata[10]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[11]),
        .Q(rdata[11]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[12]),
        .Q(rdata[12]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[13]),
        .Q(rdata[13]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[14]),
        .Q(rdata[14]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[15]),
        .Q(p_0_in),
        .R(adc0_reset_i));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[1]),
        .Q(rdata[1]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[2]),
        .Q(rdata[2]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[3]),
        .Q(rdata[3]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[4]),
        .Q(rdata[4]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[5]),
        .Q(rdata[5]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[6]),
        .Q(rdata[6]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[7]),
        .Q(rdata[7]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[8]),
        .Q(rdata[8]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc0_do_mon[9]),
        .Q(rdata[9]),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1 
       (.I0(Q),
        .I1(\clock_en_count_reg[0]_0 ),
        .O(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
    \status[3]_i_2 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[3]_i_2_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2_n_0 ),
        .D(\status[1]_i_1_n_0 ),
        .Q(adc0_status[0]),
        .R(adc0_reset_i));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(adc0_status[1]),
        .R(adc0_reset_i));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_5
   (adc1_drpen_por,
    p_1_in,
    adc1_drpwe_por,
    adc1_por_req,
    done_reg_0,
    adc1_powerup_state,
    \FSM_onehot_por_sm_state_reg[6]_0 ,
    adc1_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    adc1_status,
    s_axi_aclk,
    adc1_por_gnt,
    adc1_powerup_state_INST_0_0,
    \por_timer_count_reg[7]_0 ,
    Q,
    \clock_en_count_reg[0]_0 ,
    tile_config_done,
    adc1_drprdy_por,
    done_reg_1,
    E,
    adc1_do_mon);
  output adc1_drpen_por;
  output p_1_in;
  output adc1_drpwe_por;
  output adc1_por_req;
  output done_reg_0;
  output adc1_powerup_state;
  output [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  output [0:0]adc1_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]adc1_status;
  input s_axi_aclk;
  input adc1_por_gnt;
  input [0:0]adc1_powerup_state_INST_0_0;
  input [1:0]\por_timer_count_reg[7]_0 ;
  input [0:0]Q;
  input \clock_en_count_reg[0]_0 ;
  input tile_config_done;
  input adc1_drprdy_por;
  input done_reg_1;
  input [0:0]E;
  input [15:0]adc1_do_mon;

  wire [0:0]E;
  wire \FSM_onehot_por_sm_state[11]_i_2__0_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_3__0_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__0_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__0_n_0 ;
  wire [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [15:0]adc1_do_mon;
  wire [0:0]adc1_drpaddr_por;
  wire adc1_drpen_por;
  wire adc1_drprdy_por;
  wire adc1_drpwe_por;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire adc1_powerup_state;
  wire [0:0]adc1_powerup_state_INST_0_0;
  wire [1:0]adc1_status;
  wire \clock_en_count[5]_i_1__0_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire \clock_en_count_reg[0]_0 ;
  wire clock_en_i_1__0_n_0;
  wire clock_en_i_2__0_n_0;
  wire clock_en_reg_n_0;
  wire done_i_1__0_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__0_n_0 ;
  wire \drpdi_por[15]_i_1__0_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__0_n_0;
  wire drpen_por_i_2__0_n_0;
  wire enable_clock_en_i_1__0_n_0;
  wire enable_clock_en_reg_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_1_in;
  wire por_gnt_r;
  wire por_req_i_1__0_n_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__0_n_0 ;
  wire \por_timer_count[0]_i_11__0_n_0 ;
  wire \por_timer_count[0]_i_12__0_n_0 ;
  wire \por_timer_count[0]_i_13__1_n_0 ;
  wire \por_timer_count[0]_i_14__0_n_0 ;
  wire \por_timer_count[0]_i_15__0_n_0 ;
  wire \por_timer_count[0]_i_16__0_n_0 ;
  wire \por_timer_count[0]_i_17__0_n_0 ;
  wire \por_timer_count[0]_i_18__0_n_0 ;
  wire \por_timer_count[0]_i_19__0_n_0 ;
  wire \por_timer_count[0]_i_1__0_n_0 ;
  wire \por_timer_count[0]_i_20__1_n_0 ;
  wire \por_timer_count[0]_i_21__0_n_0 ;
  wire \por_timer_count[0]_i_22__0_n_0 ;
  wire \por_timer_count[0]_i_23__0_n_0 ;
  wire \por_timer_count[0]_i_24__0_n_0 ;
  wire \por_timer_count[0]_i_3__0_n_0 ;
  wire \por_timer_count[0]_i_4__0_n_0 ;
  wire \por_timer_count[0]_i_5__0_n_0 ;
  wire \por_timer_count[0]_i_6__0_n_0 ;
  wire \por_timer_count[0]_i_7__0_n_0 ;
  wire \por_timer_count[0]_i_8__0_n_0 ;
  wire \por_timer_count[0]_i_9__0_n_0 ;
  wire \por_timer_count[16]_i_10__0_n_0 ;
  wire \por_timer_count[16]_i_11__0_n_0 ;
  wire \por_timer_count[16]_i_12__0_n_0 ;
  wire \por_timer_count[16]_i_13__0_n_0 ;
  wire \por_timer_count[16]_i_14__0_n_0 ;
  wire \por_timer_count[16]_i_15__0_n_0 ;
  wire \por_timer_count[16]_i_16__0_n_0 ;
  wire \por_timer_count[16]_i_2__0_n_0 ;
  wire \por_timer_count[16]_i_3__0_n_0 ;
  wire \por_timer_count[16]_i_4__0_n_0 ;
  wire \por_timer_count[16]_i_5__0_n_0 ;
  wire \por_timer_count[16]_i_6__0_n_0 ;
  wire \por_timer_count[16]_i_7__0_n_0 ;
  wire \por_timer_count[16]_i_8__0_n_0 ;
  wire \por_timer_count[16]_i_9__0_n_0 ;
  wire \por_timer_count[8]_i_10__0_n_0 ;
  wire \por_timer_count[8]_i_11__0_n_0 ;
  wire \por_timer_count[8]_i_12__0_n_0 ;
  wire \por_timer_count[8]_i_13__0_n_0 ;
  wire \por_timer_count[8]_i_14__0_n_0 ;
  wire \por_timer_count[8]_i_15__0_n_0 ;
  wire \por_timer_count[8]_i_16__0_n_0 ;
  wire \por_timer_count[8]_i_17__0_n_0 ;
  wire \por_timer_count[8]_i_2__0_n_0 ;
  wire \por_timer_count[8]_i_3__0_n_0 ;
  wire \por_timer_count[8]_i_4__0_n_0 ;
  wire \por_timer_count[8]_i_5__0_n_0 ;
  wire \por_timer_count[8]_i_6__0_n_0 ;
  wire \por_timer_count[8]_i_7__0_n_0 ;
  wire \por_timer_count[8]_i_8__0_n_0 ;
  wire \por_timer_count[8]_i_9__0_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__0_n_0 ;
  wire \por_timer_count_reg[0]_i_2__0_n_1 ;
  wire \por_timer_count_reg[0]_i_2__0_n_10 ;
  wire \por_timer_count_reg[0]_i_2__0_n_11 ;
  wire \por_timer_count_reg[0]_i_2__0_n_12 ;
  wire \por_timer_count_reg[0]_i_2__0_n_13 ;
  wire \por_timer_count_reg[0]_i_2__0_n_14 ;
  wire \por_timer_count_reg[0]_i_2__0_n_15 ;
  wire \por_timer_count_reg[0]_i_2__0_n_2 ;
  wire \por_timer_count_reg[0]_i_2__0_n_3 ;
  wire \por_timer_count_reg[0]_i_2__0_n_4 ;
  wire \por_timer_count_reg[0]_i_2__0_n_5 ;
  wire \por_timer_count_reg[0]_i_2__0_n_6 ;
  wire \por_timer_count_reg[0]_i_2__0_n_7 ;
  wire \por_timer_count_reg[0]_i_2__0_n_8 ;
  wire \por_timer_count_reg[0]_i_2__0_n_9 ;
  wire \por_timer_count_reg[16]_i_1__0_n_1 ;
  wire \por_timer_count_reg[16]_i_1__0_n_10 ;
  wire \por_timer_count_reg[16]_i_1__0_n_11 ;
  wire \por_timer_count_reg[16]_i_1__0_n_12 ;
  wire \por_timer_count_reg[16]_i_1__0_n_13 ;
  wire \por_timer_count_reg[16]_i_1__0_n_14 ;
  wire \por_timer_count_reg[16]_i_1__0_n_15 ;
  wire \por_timer_count_reg[16]_i_1__0_n_2 ;
  wire \por_timer_count_reg[16]_i_1__0_n_3 ;
  wire \por_timer_count_reg[16]_i_1__0_n_4 ;
  wire \por_timer_count_reg[16]_i_1__0_n_5 ;
  wire \por_timer_count_reg[16]_i_1__0_n_6 ;
  wire \por_timer_count_reg[16]_i_1__0_n_7 ;
  wire \por_timer_count_reg[16]_i_1__0_n_8 ;
  wire \por_timer_count_reg[16]_i_1__0_n_9 ;
  wire [1:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg[8]_i_1__0_n_0 ;
  wire \por_timer_count_reg[8]_i_1__0_n_1 ;
  wire \por_timer_count_reg[8]_i_1__0_n_10 ;
  wire \por_timer_count_reg[8]_i_1__0_n_11 ;
  wire \por_timer_count_reg[8]_i_1__0_n_12 ;
  wire \por_timer_count_reg[8]_i_1__0_n_13 ;
  wire \por_timer_count_reg[8]_i_1__0_n_14 ;
  wire \por_timer_count_reg[8]_i_1__0_n_15 ;
  wire \por_timer_count_reg[8]_i_1__0_n_2 ;
  wire \por_timer_count_reg[8]_i_1__0_n_3 ;
  wire \por_timer_count_reg[8]_i_1__0_n_4 ;
  wire \por_timer_count_reg[8]_i_1__0_n_5 ;
  wire \por_timer_count_reg[8]_i_1__0_n_6 ;
  wire \por_timer_count_reg[8]_i_1__0_n_7 ;
  wire \por_timer_count_reg[8]_i_1__0_n_8 ;
  wire \por_timer_count_reg[8]_i_1__0_n_9 ;
  wire por_timer_start_i_1__0_n_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire s_axi_aclk;
  wire \status[1]_i_1__0_n_0 ;
  wire \status[3]_i_2__0_n_0 ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_3__0_n_0 ),
        .I2(adc1_drprdy_por),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_2__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[0]_i_4__0_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(por_timer_count_reg[0]),
        .I5(\por_timer_count[0]_i_3__0_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_por_sm_state[11]_i_3__0 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .I3(done_reg_1),
        .I4(drpen_por_i_2__0_n_0),
        .O(\FSM_onehot_por_sm_state[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_4__0 
       (.I0(por_gnt_r),
        .I1(adc1_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(tile_config_done),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[4]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc1_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(adc1_powerup_state_INST_0_0),
        .O(adc1_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__0 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__0 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__0 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__0 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__0 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__0 
       (.I0(\clock_en_count_reg[0]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__0 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__0
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_1_in),
        .I2(clock_en_count_reg[4]),
        .I3(clock_en_i_2__0_n_0),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(clock_en_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__0
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(clock_en_i_2__0_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__0_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__0
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__0_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__0_n_0),
        .Q(done_reg_0),
        .R(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(adc1_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__0_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__0_n_0 ),
        .Q(adc1_drpaddr_por),
        .R(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__0 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1__0_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_1_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_1_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(drpen_por_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2__0_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__0_n_0),
        .D(drpen_por_i_2__0_n_0),
        .Q(adc1_drpen_por),
        .R(p_1_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__0_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(adc1_drpwe_por),
        .R(p_1_in));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__0
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_2__0_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__0_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__0_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_1_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_por_gnt),
        .Q(por_gnt_r),
        .R(p_1_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc1_drprdy_por),
        .I3(adc1_por_req),
        .O(por_req_i_1__0_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__0_n_0),
        .Q(adc1_por_req),
        .R(p_1_in));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_10__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_11__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_12__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_13__1 
       (.I0(por_timer_count_reg[7]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14__0 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_15__0 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_16__0 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_17__0 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_18__0 
       (.I0(por_timer_count_reg[2]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_19__0 
       (.I0(por_timer_count_reg[1]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \por_timer_count[0]_i_1__0 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3__0_n_0 ),
        .I2(\por_timer_count[0]_i_4__0_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_20__1 
       (.I0(por_timer_count_reg[0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_21__0 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_count_reg[20]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[21]),
        .O(\por_timer_count[0]_i_21__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__0 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24__0_n_0 ),
        .O(\por_timer_count[0]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__0 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[7]),
        .I2(por_timer_count_reg[3]),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__0 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[13]),
        .O(\por_timer_count[0]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[0]_i_3__0 
       (.I0(\por_timer_count[0]_i_21__0_n_0 ),
        .I1(por_timer_count_reg[19]),
        .I2(por_timer_count_reg[16]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[17]),
        .I5(\por_timer_count[0]_i_22__0_n_0 ),
        .O(\por_timer_count[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_4__0 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_count_reg[6]),
        .I2(por_timer_count_reg[2]),
        .I3(\por_timer_count[0]_i_23__0_n_0 ),
        .O(\por_timer_count[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_5__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6__0 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_7__0 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_8__0 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_9__0 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__0 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11__0 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__0 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13__0 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14__0 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15__0 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16__0 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__0 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3__0 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__0 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5__0 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6__0 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7__0 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8__0 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__0 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_10__0 
       (.I0(por_timer_count_reg[15]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11__0 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__0 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_13__0 
       (.I0(por_timer_count_reg[12]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_14__0 
       (.I0(por_timer_count_reg[11]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15__0 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16__0 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17__0 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_2__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3__0 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__0 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_5__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_6__0 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7__0 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8__0 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9__0 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_9__0_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_1_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__0_n_0 ,\por_timer_count_reg[0]_i_2__0_n_1 ,\por_timer_count_reg[0]_i_2__0_n_2 ,\por_timer_count_reg[0]_i_2__0_n_3 ,\por_timer_count_reg[0]_i_2__0_n_4 ,\por_timer_count_reg[0]_i_2__0_n_5 ,\por_timer_count_reg[0]_i_2__0_n_6 ,\por_timer_count_reg[0]_i_2__0_n_7 }),
        .DI({\por_timer_count[0]_i_5__0_n_0 ,\por_timer_count[0]_i_6__0_n_0 ,\por_timer_count[0]_i_7__0_n_0 ,\por_timer_count[0]_i_8__0_n_0 ,\por_timer_count[0]_i_9__0_n_0 ,\por_timer_count[0]_i_10__0_n_0 ,\por_timer_count[0]_i_11__0_n_0 ,\por_timer_count[0]_i_12__0_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__0_n_8 ,\por_timer_count_reg[0]_i_2__0_n_9 ,\por_timer_count_reg[0]_i_2__0_n_10 ,\por_timer_count_reg[0]_i_2__0_n_11 ,\por_timer_count_reg[0]_i_2__0_n_12 ,\por_timer_count_reg[0]_i_2__0_n_13 ,\por_timer_count_reg[0]_i_2__0_n_14 ,\por_timer_count_reg[0]_i_2__0_n_15 }),
        .S({\por_timer_count[0]_i_13__1_n_0 ,\por_timer_count[0]_i_14__0_n_0 ,\por_timer_count[0]_i_15__0_n_0 ,\por_timer_count[0]_i_16__0_n_0 ,\por_timer_count[0]_i_17__0_n_0 ,\por_timer_count[0]_i_18__0_n_0 ,\por_timer_count[0]_i_19__0_n_0 ,\por_timer_count[0]_i_20__1_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_1_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__0 
       (.CI(\por_timer_count_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__0_n_1 ,\por_timer_count_reg[16]_i_1__0_n_2 ,\por_timer_count_reg[16]_i_1__0_n_3 ,\por_timer_count_reg[16]_i_1__0_n_4 ,\por_timer_count_reg[16]_i_1__0_n_5 ,\por_timer_count_reg[16]_i_1__0_n_6 ,\por_timer_count_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__0_n_0 ,\por_timer_count[16]_i_3__0_n_0 ,\por_timer_count[16]_i_4__0_n_0 ,\por_timer_count[16]_i_5__0_n_0 ,\por_timer_count[16]_i_6__0_n_0 ,\por_timer_count[16]_i_7__0_n_0 ,\por_timer_count[16]_i_8__0_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__0_n_8 ,\por_timer_count_reg[16]_i_1__0_n_9 ,\por_timer_count_reg[16]_i_1__0_n_10 ,\por_timer_count_reg[16]_i_1__0_n_11 ,\por_timer_count_reg[16]_i_1__0_n_12 ,\por_timer_count_reg[16]_i_1__0_n_13 ,\por_timer_count_reg[16]_i_1__0_n_14 ,\por_timer_count_reg[16]_i_1__0_n_15 }),
        .S({\por_timer_count[16]_i_9__0_n_0 ,\por_timer_count[16]_i_10__0_n_0 ,\por_timer_count[16]_i_11__0_n_0 ,\por_timer_count[16]_i_12__0_n_0 ,\por_timer_count[16]_i_13__0_n_0 ,\por_timer_count[16]_i_14__0_n_0 ,\por_timer_count[16]_i_15__0_n_0 ,\por_timer_count[16]_i_16__0_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_1_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_1_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1__0 
       (.CI(\por_timer_count_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__0_n_0 ,\por_timer_count_reg[8]_i_1__0_n_1 ,\por_timer_count_reg[8]_i_1__0_n_2 ,\por_timer_count_reg[8]_i_1__0_n_3 ,\por_timer_count_reg[8]_i_1__0_n_4 ,\por_timer_count_reg[8]_i_1__0_n_5 ,\por_timer_count_reg[8]_i_1__0_n_6 ,\por_timer_count_reg[8]_i_1__0_n_7 }),
        .DI({\por_timer_count[8]_i_2__0_n_0 ,\por_timer_count[8]_i_3__0_n_0 ,\por_timer_count[8]_i_4__0_n_0 ,\por_timer_count[8]_i_5__0_n_0 ,\por_timer_count[8]_i_6__0_n_0 ,\por_timer_count[8]_i_7__0_n_0 ,\por_timer_count[8]_i_8__0_n_0 ,\por_timer_count[8]_i_9__0_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__0_n_8 ,\por_timer_count_reg[8]_i_1__0_n_9 ,\por_timer_count_reg[8]_i_1__0_n_10 ,\por_timer_count_reg[8]_i_1__0_n_11 ,\por_timer_count_reg[8]_i_1__0_n_12 ,\por_timer_count_reg[8]_i_1__0_n_13 ,\por_timer_count_reg[8]_i_1__0_n_14 ,\por_timer_count_reg[8]_i_1__0_n_15 }),
        .S({\por_timer_count[8]_i_10__0_n_0 ,\por_timer_count[8]_i_11__0_n_0 ,\por_timer_count[8]_i_12__0_n_0 ,\por_timer_count[8]_i_13__0_n_0 ,\por_timer_count[8]_i_14__0_n_0 ,\por_timer_count[8]_i_15__0_n_0 ,\por_timer_count[8]_i_16__0_n_0 ,\por_timer_count[8]_i_17__0_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_1_in));
  LUT4 #(
    .INIT(16'hD5C0)) 
    por_timer_start_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(done_reg_1),
        .I3(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__0_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__0_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_1_in));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[0]),
        .Q(rdata[0]),
        .R(p_1_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[10]),
        .Q(rdata[10]),
        .R(p_1_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[11]),
        .Q(rdata[11]),
        .R(p_1_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[12]),
        .Q(rdata[12]),
        .R(p_1_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[13]),
        .Q(rdata[13]),
        .R(p_1_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[14]),
        .Q(rdata[14]),
        .R(p_1_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[15]),
        .Q(p_0_in),
        .R(p_1_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[1]),
        .Q(rdata[1]),
        .R(p_1_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[2]),
        .Q(rdata[2]),
        .R(p_1_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[3]),
        .Q(rdata[3]),
        .R(p_1_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[4]),
        .Q(rdata[4]),
        .R(p_1_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[5]),
        .Q(rdata[5]),
        .R(p_1_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[6]),
        .Q(rdata[6]),
        .R(p_1_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[7]),
        .Q(rdata[7]),
        .R(p_1_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[8]),
        .Q(rdata[8]),
        .R(p_1_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc1_do_mon[9]),
        .Q(rdata[9]),
        .R(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1__0 
       (.I0(Q),
        .I1(\clock_en_count_reg[0]_0 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
    \status[3]_i_2__0 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[3]_i_2__0_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__0_n_0 ),
        .D(\status[1]_i_1__0_n_0 ),
        .Q(adc1_status[0]),
        .R(p_1_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__0_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(adc1_status[1]),
        .R(p_1_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_6
   (adc2_drpen_por,
    p_2_in,
    adc2_drpwe_por,
    adc2_por_req,
    done_reg_0,
    adc2_powerup_state,
    \FSM_onehot_por_sm_state_reg[6]_0 ,
    adc2_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    adc2_status,
    s_axi_aclk,
    adc2_por_gnt,
    adc2_powerup_state_INST_0_0,
    \por_timer_count_reg[7]_0 ,
    Q,
    \clock_en_count_reg[0]_0 ,
    tile_config_done,
    adc2_drprdy_por,
    done_reg_1,
    E,
    adc2_do_mon);
  output adc2_drpen_por;
  output p_2_in;
  output adc2_drpwe_por;
  output adc2_por_req;
  output done_reg_0;
  output adc2_powerup_state;
  output [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  output [0:0]adc2_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]adc2_status;
  input s_axi_aclk;
  input adc2_por_gnt;
  input [0:0]adc2_powerup_state_INST_0_0;
  input [1:0]\por_timer_count_reg[7]_0 ;
  input [0:0]Q;
  input \clock_en_count_reg[0]_0 ;
  input tile_config_done;
  input adc2_drprdy_por;
  input done_reg_1;
  input [0:0]E;
  input [15:0]adc2_do_mon;

  wire [0:0]E;
  wire \FSM_onehot_por_sm_state[11]_i_2__1_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_3__1_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__1_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__1_n_0 ;
  wire [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [15:0]adc2_do_mon;
  wire [0:0]adc2_drpaddr_por;
  wire adc2_drpen_por;
  wire adc2_drprdy_por;
  wire adc2_drpwe_por;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire adc2_powerup_state;
  wire [0:0]adc2_powerup_state_INST_0_0;
  wire [1:0]adc2_status;
  wire \clock_en_count[5]_i_1__1_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire \clock_en_count_reg[0]_0 ;
  wire clock_en_i_1__1_n_0;
  wire clock_en_i_2__1_n_0;
  wire clock_en_reg_n_0;
  wire done_i_1__1_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__1_n_0 ;
  wire \drpdi_por[15]_i_1__1_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__1_n_0;
  wire drpen_por_i_2__1_n_0;
  wire enable_clock_en_i_1__1_n_0;
  wire enable_clock_en_reg_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_2_in;
  wire por_gnt_r;
  wire por_req_i_1__1_n_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__1_n_0 ;
  wire \por_timer_count[0]_i_11__1_n_0 ;
  wire \por_timer_count[0]_i_12__1_n_0 ;
  wire \por_timer_count[0]_i_13__2_n_0 ;
  wire \por_timer_count[0]_i_14__1_n_0 ;
  wire \por_timer_count[0]_i_15__1_n_0 ;
  wire \por_timer_count[0]_i_16__1_n_0 ;
  wire \por_timer_count[0]_i_17__1_n_0 ;
  wire \por_timer_count[0]_i_18__1_n_0 ;
  wire \por_timer_count[0]_i_19__1_n_0 ;
  wire \por_timer_count[0]_i_1__1_n_0 ;
  wire \por_timer_count[0]_i_20__2_n_0 ;
  wire \por_timer_count[0]_i_21__1_n_0 ;
  wire \por_timer_count[0]_i_22__1_n_0 ;
  wire \por_timer_count[0]_i_23__1_n_0 ;
  wire \por_timer_count[0]_i_24__1_n_0 ;
  wire \por_timer_count[0]_i_3__1_n_0 ;
  wire \por_timer_count[0]_i_4__1_n_0 ;
  wire \por_timer_count[0]_i_5__1_n_0 ;
  wire \por_timer_count[0]_i_6__1_n_0 ;
  wire \por_timer_count[0]_i_7__1_n_0 ;
  wire \por_timer_count[0]_i_8__1_n_0 ;
  wire \por_timer_count[0]_i_9__1_n_0 ;
  wire \por_timer_count[16]_i_10__1_n_0 ;
  wire \por_timer_count[16]_i_11__1_n_0 ;
  wire \por_timer_count[16]_i_12__1_n_0 ;
  wire \por_timer_count[16]_i_13__1_n_0 ;
  wire \por_timer_count[16]_i_14__1_n_0 ;
  wire \por_timer_count[16]_i_15__1_n_0 ;
  wire \por_timer_count[16]_i_16__1_n_0 ;
  wire \por_timer_count[16]_i_2__1_n_0 ;
  wire \por_timer_count[16]_i_3__1_n_0 ;
  wire \por_timer_count[16]_i_4__1_n_0 ;
  wire \por_timer_count[16]_i_5__1_n_0 ;
  wire \por_timer_count[16]_i_6__1_n_0 ;
  wire \por_timer_count[16]_i_7__1_n_0 ;
  wire \por_timer_count[16]_i_8__1_n_0 ;
  wire \por_timer_count[16]_i_9__1_n_0 ;
  wire \por_timer_count[8]_i_10__1_n_0 ;
  wire \por_timer_count[8]_i_11__1_n_0 ;
  wire \por_timer_count[8]_i_12__1_n_0 ;
  wire \por_timer_count[8]_i_13__1_n_0 ;
  wire \por_timer_count[8]_i_14__1_n_0 ;
  wire \por_timer_count[8]_i_15__1_n_0 ;
  wire \por_timer_count[8]_i_16__1_n_0 ;
  wire \por_timer_count[8]_i_17__1_n_0 ;
  wire \por_timer_count[8]_i_2__1_n_0 ;
  wire \por_timer_count[8]_i_3__1_n_0 ;
  wire \por_timer_count[8]_i_4__1_n_0 ;
  wire \por_timer_count[8]_i_5__1_n_0 ;
  wire \por_timer_count[8]_i_6__1_n_0 ;
  wire \por_timer_count[8]_i_7__1_n_0 ;
  wire \por_timer_count[8]_i_8__1_n_0 ;
  wire \por_timer_count[8]_i_9__1_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__1_n_0 ;
  wire \por_timer_count_reg[0]_i_2__1_n_1 ;
  wire \por_timer_count_reg[0]_i_2__1_n_10 ;
  wire \por_timer_count_reg[0]_i_2__1_n_11 ;
  wire \por_timer_count_reg[0]_i_2__1_n_12 ;
  wire \por_timer_count_reg[0]_i_2__1_n_13 ;
  wire \por_timer_count_reg[0]_i_2__1_n_14 ;
  wire \por_timer_count_reg[0]_i_2__1_n_15 ;
  wire \por_timer_count_reg[0]_i_2__1_n_2 ;
  wire \por_timer_count_reg[0]_i_2__1_n_3 ;
  wire \por_timer_count_reg[0]_i_2__1_n_4 ;
  wire \por_timer_count_reg[0]_i_2__1_n_5 ;
  wire \por_timer_count_reg[0]_i_2__1_n_6 ;
  wire \por_timer_count_reg[0]_i_2__1_n_7 ;
  wire \por_timer_count_reg[0]_i_2__1_n_8 ;
  wire \por_timer_count_reg[0]_i_2__1_n_9 ;
  wire \por_timer_count_reg[16]_i_1__1_n_1 ;
  wire \por_timer_count_reg[16]_i_1__1_n_10 ;
  wire \por_timer_count_reg[16]_i_1__1_n_11 ;
  wire \por_timer_count_reg[16]_i_1__1_n_12 ;
  wire \por_timer_count_reg[16]_i_1__1_n_13 ;
  wire \por_timer_count_reg[16]_i_1__1_n_14 ;
  wire \por_timer_count_reg[16]_i_1__1_n_15 ;
  wire \por_timer_count_reg[16]_i_1__1_n_2 ;
  wire \por_timer_count_reg[16]_i_1__1_n_3 ;
  wire \por_timer_count_reg[16]_i_1__1_n_4 ;
  wire \por_timer_count_reg[16]_i_1__1_n_5 ;
  wire \por_timer_count_reg[16]_i_1__1_n_6 ;
  wire \por_timer_count_reg[16]_i_1__1_n_7 ;
  wire \por_timer_count_reg[16]_i_1__1_n_8 ;
  wire \por_timer_count_reg[16]_i_1__1_n_9 ;
  wire [1:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg[8]_i_1__1_n_0 ;
  wire \por_timer_count_reg[8]_i_1__1_n_1 ;
  wire \por_timer_count_reg[8]_i_1__1_n_10 ;
  wire \por_timer_count_reg[8]_i_1__1_n_11 ;
  wire \por_timer_count_reg[8]_i_1__1_n_12 ;
  wire \por_timer_count_reg[8]_i_1__1_n_13 ;
  wire \por_timer_count_reg[8]_i_1__1_n_14 ;
  wire \por_timer_count_reg[8]_i_1__1_n_15 ;
  wire \por_timer_count_reg[8]_i_1__1_n_2 ;
  wire \por_timer_count_reg[8]_i_1__1_n_3 ;
  wire \por_timer_count_reg[8]_i_1__1_n_4 ;
  wire \por_timer_count_reg[8]_i_1__1_n_5 ;
  wire \por_timer_count_reg[8]_i_1__1_n_6 ;
  wire \por_timer_count_reg[8]_i_1__1_n_7 ;
  wire \por_timer_count_reg[8]_i_1__1_n_8 ;
  wire \por_timer_count_reg[8]_i_1__1_n_9 ;
  wire por_timer_start_i_1__1_n_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire s_axi_aclk;
  wire \status[1]_i_1__1_n_0 ;
  wire \status[3]_i_2__1_n_0 ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2__1_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_3__1_n_0 ),
        .I2(adc2_drprdy_por),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_2__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[0]_i_4__1_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(por_timer_count_reg[0]),
        .I5(\por_timer_count[0]_i_3__1_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_por_sm_state[11]_i_3__1 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__1_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .I3(done_reg_1),
        .I4(drpen_por_i_2__1_n_0),
        .O(\FSM_onehot_por_sm_state[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_4__1 
       (.I0(por_gnt_r),
        .I1(adc2_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(tile_config_done),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[4]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc2_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(adc2_powerup_state_INST_0_0),
        .O(adc2_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__1 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__1 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__1 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__1 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__1 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__1 
       (.I0(\clock_en_count_reg[0]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__1 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__1
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_2_in),
        .I2(clock_en_count_reg[4]),
        .I3(clock_en_i_2__1_n_0),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(clock_en_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__1
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(clock_en_i_2__1_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__1_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__1
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__1_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__1_n_0),
        .Q(done_reg_0),
        .R(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(adc2_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__1_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__1_n_0 ),
        .Q(adc2_drpaddr_por),
        .R(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__1 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1__1_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_2_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(drpen_por_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2__1_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__1_n_0),
        .D(drpen_por_i_2__1_n_0),
        .Q(adc2_drpen_por),
        .R(p_2_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__1_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(adc2_drpwe_por),
        .R(p_2_in));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__1
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_2__1_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__1_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__1_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_2_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_por_gnt),
        .Q(por_gnt_r),
        .R(p_2_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc2_drprdy_por),
        .I3(adc2_por_req),
        .O(por_req_i_1__1_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__1_n_0),
        .Q(adc2_por_req),
        .R(p_2_in));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_10__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_11__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_12__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_13__2 
       (.I0(por_timer_count_reg[7]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14__1 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_15__1 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_16__1 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_17__1 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_18__1 
       (.I0(por_timer_count_reg[2]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_19__1 
       (.I0(por_timer_count_reg[1]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \por_timer_count[0]_i_1__1 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3__1_n_0 ),
        .I2(\por_timer_count[0]_i_4__1_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_20__2 
       (.I0(por_timer_count_reg[0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_21__1 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_count_reg[20]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[21]),
        .O(\por_timer_count[0]_i_21__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__1 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24__1_n_0 ),
        .O(\por_timer_count[0]_i_22__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__1 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[7]),
        .I2(por_timer_count_reg[3]),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_23__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__1 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[13]),
        .O(\por_timer_count[0]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[0]_i_3__1 
       (.I0(\por_timer_count[0]_i_21__1_n_0 ),
        .I1(por_timer_count_reg[19]),
        .I2(por_timer_count_reg[16]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[17]),
        .I5(\por_timer_count[0]_i_22__1_n_0 ),
        .O(\por_timer_count[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_4__1 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_count_reg[6]),
        .I2(por_timer_count_reg[2]),
        .I3(\por_timer_count[0]_i_23__1_n_0 ),
        .O(\por_timer_count[0]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_5__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6__1 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_7__1 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_8__1 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_9__1 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__1 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11__1 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__1 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13__1 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14__1 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15__1 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16__1 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__1 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3__1 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__1 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5__1 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6__1 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7__1 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8__1 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__1 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_10__1 
       (.I0(por_timer_count_reg[15]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11__1 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__1 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_13__1 
       (.I0(por_timer_count_reg[12]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_14__1 
       (.I0(por_timer_count_reg[11]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15__1 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16__1 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17__1 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_2__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3__1 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__1 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_5__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_6__1 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7__1 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8__1 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9__1 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_9__1_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_2_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__1_n_0 ,\por_timer_count_reg[0]_i_2__1_n_1 ,\por_timer_count_reg[0]_i_2__1_n_2 ,\por_timer_count_reg[0]_i_2__1_n_3 ,\por_timer_count_reg[0]_i_2__1_n_4 ,\por_timer_count_reg[0]_i_2__1_n_5 ,\por_timer_count_reg[0]_i_2__1_n_6 ,\por_timer_count_reg[0]_i_2__1_n_7 }),
        .DI({\por_timer_count[0]_i_5__1_n_0 ,\por_timer_count[0]_i_6__1_n_0 ,\por_timer_count[0]_i_7__1_n_0 ,\por_timer_count[0]_i_8__1_n_0 ,\por_timer_count[0]_i_9__1_n_0 ,\por_timer_count[0]_i_10__1_n_0 ,\por_timer_count[0]_i_11__1_n_0 ,\por_timer_count[0]_i_12__1_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__1_n_8 ,\por_timer_count_reg[0]_i_2__1_n_9 ,\por_timer_count_reg[0]_i_2__1_n_10 ,\por_timer_count_reg[0]_i_2__1_n_11 ,\por_timer_count_reg[0]_i_2__1_n_12 ,\por_timer_count_reg[0]_i_2__1_n_13 ,\por_timer_count_reg[0]_i_2__1_n_14 ,\por_timer_count_reg[0]_i_2__1_n_15 }),
        .S({\por_timer_count[0]_i_13__2_n_0 ,\por_timer_count[0]_i_14__1_n_0 ,\por_timer_count[0]_i_15__1_n_0 ,\por_timer_count[0]_i_16__1_n_0 ,\por_timer_count[0]_i_17__1_n_0 ,\por_timer_count[0]_i_18__1_n_0 ,\por_timer_count[0]_i_19__1_n_0 ,\por_timer_count[0]_i_20__2_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_2_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__1 
       (.CI(\por_timer_count_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__1_n_1 ,\por_timer_count_reg[16]_i_1__1_n_2 ,\por_timer_count_reg[16]_i_1__1_n_3 ,\por_timer_count_reg[16]_i_1__1_n_4 ,\por_timer_count_reg[16]_i_1__1_n_5 ,\por_timer_count_reg[16]_i_1__1_n_6 ,\por_timer_count_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__1_n_0 ,\por_timer_count[16]_i_3__1_n_0 ,\por_timer_count[16]_i_4__1_n_0 ,\por_timer_count[16]_i_5__1_n_0 ,\por_timer_count[16]_i_6__1_n_0 ,\por_timer_count[16]_i_7__1_n_0 ,\por_timer_count[16]_i_8__1_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__1_n_8 ,\por_timer_count_reg[16]_i_1__1_n_9 ,\por_timer_count_reg[16]_i_1__1_n_10 ,\por_timer_count_reg[16]_i_1__1_n_11 ,\por_timer_count_reg[16]_i_1__1_n_12 ,\por_timer_count_reg[16]_i_1__1_n_13 ,\por_timer_count_reg[16]_i_1__1_n_14 ,\por_timer_count_reg[16]_i_1__1_n_15 }),
        .S({\por_timer_count[16]_i_9__1_n_0 ,\por_timer_count[16]_i_10__1_n_0 ,\por_timer_count[16]_i_11__1_n_0 ,\por_timer_count[16]_i_12__1_n_0 ,\por_timer_count[16]_i_13__1_n_0 ,\por_timer_count[16]_i_14__1_n_0 ,\por_timer_count[16]_i_15__1_n_0 ,\por_timer_count[16]_i_16__1_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_2_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1__1 
       (.CI(\por_timer_count_reg[0]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__1_n_0 ,\por_timer_count_reg[8]_i_1__1_n_1 ,\por_timer_count_reg[8]_i_1__1_n_2 ,\por_timer_count_reg[8]_i_1__1_n_3 ,\por_timer_count_reg[8]_i_1__1_n_4 ,\por_timer_count_reg[8]_i_1__1_n_5 ,\por_timer_count_reg[8]_i_1__1_n_6 ,\por_timer_count_reg[8]_i_1__1_n_7 }),
        .DI({\por_timer_count[8]_i_2__1_n_0 ,\por_timer_count[8]_i_3__1_n_0 ,\por_timer_count[8]_i_4__1_n_0 ,\por_timer_count[8]_i_5__1_n_0 ,\por_timer_count[8]_i_6__1_n_0 ,\por_timer_count[8]_i_7__1_n_0 ,\por_timer_count[8]_i_8__1_n_0 ,\por_timer_count[8]_i_9__1_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__1_n_8 ,\por_timer_count_reg[8]_i_1__1_n_9 ,\por_timer_count_reg[8]_i_1__1_n_10 ,\por_timer_count_reg[8]_i_1__1_n_11 ,\por_timer_count_reg[8]_i_1__1_n_12 ,\por_timer_count_reg[8]_i_1__1_n_13 ,\por_timer_count_reg[8]_i_1__1_n_14 ,\por_timer_count_reg[8]_i_1__1_n_15 }),
        .S({\por_timer_count[8]_i_10__1_n_0 ,\por_timer_count[8]_i_11__1_n_0 ,\por_timer_count[8]_i_12__1_n_0 ,\por_timer_count[8]_i_13__1_n_0 ,\por_timer_count[8]_i_14__1_n_0 ,\por_timer_count[8]_i_15__1_n_0 ,\por_timer_count[8]_i_16__1_n_0 ,\por_timer_count[8]_i_17__1_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_2_in));
  LUT4 #(
    .INIT(16'hD5C0)) 
    por_timer_start_i_1__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(done_reg_1),
        .I3(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__1_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__1_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_2_in));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[0]),
        .Q(rdata[0]),
        .R(p_2_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[10]),
        .Q(rdata[10]),
        .R(p_2_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[11]),
        .Q(rdata[11]),
        .R(p_2_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[12]),
        .Q(rdata[12]),
        .R(p_2_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[13]),
        .Q(rdata[13]),
        .R(p_2_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[14]),
        .Q(rdata[14]),
        .R(p_2_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[15]),
        .Q(p_0_in),
        .R(p_2_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[1]),
        .Q(rdata[1]),
        .R(p_2_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[2]),
        .Q(rdata[2]),
        .R(p_2_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[3]),
        .Q(rdata[3]),
        .R(p_2_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[4]),
        .Q(rdata[4]),
        .R(p_2_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[5]),
        .Q(rdata[5]),
        .R(p_2_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[6]),
        .Q(rdata[6]),
        .R(p_2_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[7]),
        .Q(rdata[7]),
        .R(p_2_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[8]),
        .Q(rdata[8]),
        .R(p_2_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc2_do_mon[9]),
        .Q(rdata[9]),
        .R(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[1]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1__1 
       (.I0(Q),
        .I1(\clock_en_count_reg[0]_0 ),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
    \status[3]_i_2__1 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[3]_i_2__1_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__1_n_0 ),
        .D(\status[1]_i_1__1_n_0 ),
        .Q(adc2_status[0]),
        .R(p_2_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__1_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(adc2_status[1]),
        .R(p_2_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_7
   (adc3_drpen_por,
    p_3_in,
    adc3_drpwe_por,
    adc3_por_req,
    done_reg_0,
    adc3_powerup_state,
    \FSM_onehot_por_sm_state_reg[6]_0 ,
    adc3_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    adc3_status,
    s_axi_aclk,
    adc3_por_gnt,
    STATUS_COMMON,
    \por_timer_count_reg[7]_0 ,
    Q,
    \clock_en_count_reg[0]_0 ,
    tile_config_done,
    adc3_drprdy_por,
    done_reg_1,
    E,
    adc3_do_mon);
  output adc3_drpen_por;
  output p_3_in;
  output adc3_drpwe_por;
  output adc3_por_req;
  output done_reg_0;
  output adc3_powerup_state;
  output [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  output [0:0]adc3_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]adc3_status;
  input s_axi_aclk;
  input adc3_por_gnt;
  input [0:0]STATUS_COMMON;
  input [1:0]\por_timer_count_reg[7]_0 ;
  input [0:0]Q;
  input \clock_en_count_reg[0]_0 ;
  input tile_config_done;
  input adc3_drprdy_por;
  input done_reg_1;
  input [0:0]E;
  input [15:0]adc3_do_mon;

  wire [0:0]E;
  wire \FSM_onehot_por_sm_state[11]_i_2__2_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_3__2_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__2_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__2_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__2_n_0 ;
  wire [0:0]\FSM_onehot_por_sm_state_reg[6]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[10] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[11] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [0:0]STATUS_COMMON;
  wire [15:0]adc3_do_mon;
  wire [0:0]adc3_drpaddr_por;
  wire adc3_drpen_por;
  wire adc3_drprdy_por;
  wire adc3_drpwe_por;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire adc3_powerup_state;
  wire [1:0]adc3_status;
  wire \clock_en_count[5]_i_1__2_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire \clock_en_count_reg[0]_0 ;
  wire clock_en_i_1__2_n_0;
  wire clock_en_i_2__2_n_0;
  wire clock_en_reg_n_0;
  wire done_i_1__2_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__2_n_0 ;
  wire \drpdi_por[15]_i_1__2_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__2_n_0;
  wire drpen_por_i_2__2_n_0;
  wire enable_clock_en_i_1__2_n_0;
  wire enable_clock_en_reg_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__0;
  wire p_3_in;
  wire por_gnt_r;
  wire por_req_i_1__2_n_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__2_n_0 ;
  wire \por_timer_count[0]_i_11__2_n_0 ;
  wire \por_timer_count[0]_i_12__2_n_0 ;
  wire \por_timer_count[0]_i_13__3_n_0 ;
  wire \por_timer_count[0]_i_14__2_n_0 ;
  wire \por_timer_count[0]_i_15__2_n_0 ;
  wire \por_timer_count[0]_i_16__2_n_0 ;
  wire \por_timer_count[0]_i_17__2_n_0 ;
  wire \por_timer_count[0]_i_18__2_n_0 ;
  wire \por_timer_count[0]_i_19__2_n_0 ;
  wire \por_timer_count[0]_i_1__2_n_0 ;
  wire \por_timer_count[0]_i_20__3_n_0 ;
  wire \por_timer_count[0]_i_21__2_n_0 ;
  wire \por_timer_count[0]_i_22__2_n_0 ;
  wire \por_timer_count[0]_i_23__2_n_0 ;
  wire \por_timer_count[0]_i_24__2_n_0 ;
  wire \por_timer_count[0]_i_3__2_n_0 ;
  wire \por_timer_count[0]_i_4__2_n_0 ;
  wire \por_timer_count[0]_i_5__2_n_0 ;
  wire \por_timer_count[0]_i_6__2_n_0 ;
  wire \por_timer_count[0]_i_7__2_n_0 ;
  wire \por_timer_count[0]_i_8__2_n_0 ;
  wire \por_timer_count[0]_i_9__2_n_0 ;
  wire \por_timer_count[16]_i_10__2_n_0 ;
  wire \por_timer_count[16]_i_11__2_n_0 ;
  wire \por_timer_count[16]_i_12__2_n_0 ;
  wire \por_timer_count[16]_i_13__2_n_0 ;
  wire \por_timer_count[16]_i_14__2_n_0 ;
  wire \por_timer_count[16]_i_15__2_n_0 ;
  wire \por_timer_count[16]_i_16__2_n_0 ;
  wire \por_timer_count[16]_i_2__2_n_0 ;
  wire \por_timer_count[16]_i_3__2_n_0 ;
  wire \por_timer_count[16]_i_4__2_n_0 ;
  wire \por_timer_count[16]_i_5__2_n_0 ;
  wire \por_timer_count[16]_i_6__2_n_0 ;
  wire \por_timer_count[16]_i_7__2_n_0 ;
  wire \por_timer_count[16]_i_8__2_n_0 ;
  wire \por_timer_count[16]_i_9__2_n_0 ;
  wire \por_timer_count[8]_i_10__2_n_0 ;
  wire \por_timer_count[8]_i_11__2_n_0 ;
  wire \por_timer_count[8]_i_12__2_n_0 ;
  wire \por_timer_count[8]_i_13__2_n_0 ;
  wire \por_timer_count[8]_i_14__2_n_0 ;
  wire \por_timer_count[8]_i_15__2_n_0 ;
  wire \por_timer_count[8]_i_16__2_n_0 ;
  wire \por_timer_count[8]_i_17__2_n_0 ;
  wire \por_timer_count[8]_i_2__2_n_0 ;
  wire \por_timer_count[8]_i_3__2_n_0 ;
  wire \por_timer_count[8]_i_4__2_n_0 ;
  wire \por_timer_count[8]_i_5__2_n_0 ;
  wire \por_timer_count[8]_i_6__2_n_0 ;
  wire \por_timer_count[8]_i_7__2_n_0 ;
  wire \por_timer_count[8]_i_8__2_n_0 ;
  wire \por_timer_count[8]_i_9__2_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__2_n_0 ;
  wire \por_timer_count_reg[0]_i_2__2_n_1 ;
  wire \por_timer_count_reg[0]_i_2__2_n_10 ;
  wire \por_timer_count_reg[0]_i_2__2_n_11 ;
  wire \por_timer_count_reg[0]_i_2__2_n_12 ;
  wire \por_timer_count_reg[0]_i_2__2_n_13 ;
  wire \por_timer_count_reg[0]_i_2__2_n_14 ;
  wire \por_timer_count_reg[0]_i_2__2_n_15 ;
  wire \por_timer_count_reg[0]_i_2__2_n_2 ;
  wire \por_timer_count_reg[0]_i_2__2_n_3 ;
  wire \por_timer_count_reg[0]_i_2__2_n_4 ;
  wire \por_timer_count_reg[0]_i_2__2_n_5 ;
  wire \por_timer_count_reg[0]_i_2__2_n_6 ;
  wire \por_timer_count_reg[0]_i_2__2_n_7 ;
  wire \por_timer_count_reg[0]_i_2__2_n_8 ;
  wire \por_timer_count_reg[0]_i_2__2_n_9 ;
  wire \por_timer_count_reg[16]_i_1__2_n_1 ;
  wire \por_timer_count_reg[16]_i_1__2_n_10 ;
  wire \por_timer_count_reg[16]_i_1__2_n_11 ;
  wire \por_timer_count_reg[16]_i_1__2_n_12 ;
  wire \por_timer_count_reg[16]_i_1__2_n_13 ;
  wire \por_timer_count_reg[16]_i_1__2_n_14 ;
  wire \por_timer_count_reg[16]_i_1__2_n_15 ;
  wire \por_timer_count_reg[16]_i_1__2_n_2 ;
  wire \por_timer_count_reg[16]_i_1__2_n_3 ;
  wire \por_timer_count_reg[16]_i_1__2_n_4 ;
  wire \por_timer_count_reg[16]_i_1__2_n_5 ;
  wire \por_timer_count_reg[16]_i_1__2_n_6 ;
  wire \por_timer_count_reg[16]_i_1__2_n_7 ;
  wire \por_timer_count_reg[16]_i_1__2_n_8 ;
  wire \por_timer_count_reg[16]_i_1__2_n_9 ;
  wire [1:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg[8]_i_1__2_n_0 ;
  wire \por_timer_count_reg[8]_i_1__2_n_1 ;
  wire \por_timer_count_reg[8]_i_1__2_n_10 ;
  wire \por_timer_count_reg[8]_i_1__2_n_11 ;
  wire \por_timer_count_reg[8]_i_1__2_n_12 ;
  wire \por_timer_count_reg[8]_i_1__2_n_13 ;
  wire \por_timer_count_reg[8]_i_1__2_n_14 ;
  wire \por_timer_count_reg[8]_i_1__2_n_15 ;
  wire \por_timer_count_reg[8]_i_1__2_n_2 ;
  wire \por_timer_count_reg[8]_i_1__2_n_3 ;
  wire \por_timer_count_reg[8]_i_1__2_n_4 ;
  wire \por_timer_count_reg[8]_i_1__2_n_5 ;
  wire \por_timer_count_reg[8]_i_1__2_n_6 ;
  wire \por_timer_count_reg[8]_i_1__2_n_7 ;
  wire \por_timer_count_reg[8]_i_1__2_n_8 ;
  wire \por_timer_count_reg[8]_i_1__2_n_9 ;
  wire por_timer_start_i_1__2_n_0;
  wire por_timer_start_reg_n_0;
  wire [14:0]rdata;
  wire s_axi_aclk;
  wire \status[1]_i_1__2_n_0 ;
  wire \status[3]_i_2__2_n_0 ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \FSM_onehot_por_sm_state[11]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2__2_n_0 ),
        .I1(\FSM_onehot_por_sm_state[11]_i_3__2_n_0 ),
        .I2(adc3_drprdy_por),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \FSM_onehot_por_sm_state[11]_i_2__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(done_reg_1),
        .I2(\por_timer_count[0]_i_4__2_n_0 ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I4(por_timer_count_reg[0]),
        .I5(\por_timer_count[0]_i_3__2_n_0 ),
        .O(\FSM_onehot_por_sm_state[11]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_por_sm_state[11]_i_3__2 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__2_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .I3(done_reg_1),
        .I4(drpen_por_i_2__2_n_0),
        .O(\FSM_onehot_por_sm_state[11]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \FSM_onehot_por_sm_state[11]_i_4__2 
       (.I0(por_gnt_r),
        .I1(adc3_por_gnt),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I3(tile_config_done),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_por_sm_state[2]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I2(p_0_in),
        .O(\FSM_onehot_por_sm_state[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_por_sm_state[4]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\FSM_onehot_por_sm_state[4]_i_1__2_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .S(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__2_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__2_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc3_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(STATUS_COMMON),
        .O(adc3_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__2 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__2 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__2 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clock_en_count[3]_i_1__2 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clock_en_count[4]_i_1__2 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__2 
       (.I0(\clock_en_count_reg[0]_0 ),
        .I1(Q),
        .I2(enable_clock_en_reg_n_0),
        .O(\clock_en_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clock_en_count[5]_i_2__2 
       (.I0(clock_en_count_reg[5]),
        .I1(clock_en_count_reg[3]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[1]),
        .I4(clock_en_count_reg[2]),
        .I5(clock_en_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDDDDDDDDDDDDD)) 
    clock_en_i_1__2
       (.I0(enable_clock_en_reg_n_0),
        .I1(p_3_in),
        .I2(clock_en_count_reg[4]),
        .I3(clock_en_i_2__2_n_0),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(clock_en_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clock_en_i_2__2
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .O(clock_en_i_2__2_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__2_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__2
       (.I0(done_reg_1),
        .I1(p_0_in),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I3(done_reg_0),
        .O(done_i_1__2_n_0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_i_1__2_n_0),
        .Q(done_reg_0),
        .R(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    \drpaddr_por[10]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I3(adc3_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__2_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__2_n_0 ),
        .Q(adc3_drpaddr_por),
        .R(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__2 
       (.I0(p_0_in),
        .O(\drpdi_por[15]_i_1__2_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__2_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_3_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_por_sm_state_reg[6]_0 ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .O(drpen_por_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .O(drpen_por_i_2__2_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__2_n_0),
        .D(drpen_por_i_2__2_n_0),
        .Q(adc3_drpen_por),
        .R(p_3_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__2_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(adc3_drpwe_por),
        .R(p_3_in));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__2
       (.I0(done_reg_1),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_por_sm_state[11]_i_2__2_n_0 ),
        .I3(enable_clock_en_reg_n_0),
        .O(enable_clock_en_i_1__2_n_0));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_i_1__2_n_0),
        .Q(enable_clock_en_reg_n_0),
        .R(p_3_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_por_gnt),
        .Q(por_gnt_r),
        .R(p_3_in));
  LUT4 #(
    .INIT(16'hBFAA)) 
    por_req_i_1__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[10] ),
        .I2(adc3_drprdy_por),
        .I3(adc3_por_req),
        .O(por_req_i_1__2_n_0));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_i_1__2_n_0),
        .Q(adc3_por_req),
        .R(p_3_in));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_10__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[2]),
        .O(\por_timer_count[0]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_11__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_12__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[0]),
        .O(\por_timer_count[0]_i_12__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_13__3 
       (.I0(por_timer_count_reg[7]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_13__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14__2 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_15__2 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_16__2 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_17__2 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_17__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_18__2 
       (.I0(por_timer_count_reg[2]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_18__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_19__2 
       (.I0(por_timer_count_reg[1]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_19__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \por_timer_count[0]_i_1__2 
       (.I0(por_timer_start_reg_n_0),
        .I1(\por_timer_count[0]_i_3__2_n_0 ),
        .I2(\por_timer_count[0]_i_4__2_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(clock_en_reg_n_0),
        .O(\por_timer_count[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[0]_i_20__3 
       (.I0(por_timer_count_reg[0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_20__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_21__2 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_count_reg[20]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[21]),
        .O(\por_timer_count[0]_i_21__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__2 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24__2_n_0 ),
        .O(\por_timer_count[0]_i_22__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__2 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[7]),
        .I2(por_timer_count_reg[3]),
        .I3(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_23__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__2 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[13]),
        .O(\por_timer_count[0]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \por_timer_count[0]_i_3__2 
       (.I0(\por_timer_count[0]_i_21__2_n_0 ),
        .I1(por_timer_count_reg[19]),
        .I2(por_timer_count_reg[16]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[17]),
        .I5(\por_timer_count[0]_i_22__2_n_0 ),
        .O(\por_timer_count[0]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_4__2 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_count_reg[6]),
        .I2(por_timer_count_reg[2]),
        .I3(\por_timer_count[0]_i_23__2_n_0 ),
        .O(\por_timer_count[0]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[0]_i_5__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6__2 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_7__2 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_8__2 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_9__2 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[0]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__2 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11__2 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__2 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13__2 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14__2 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15__2 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16__2 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__2 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3__2 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__2 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5__2 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6__2 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7__2 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8__2 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[16]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__2 
       (.I0(por_timer_start_reg_n_0),
        .I1(por_timer_count_reg[23]),
        .O(\por_timer_count[16]_i_9__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_10__2 
       (.I0(por_timer_count_reg[15]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11__2 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__2 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_12__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_13__2 
       (.I0(por_timer_count_reg[12]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_13__2_n_0 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \por_timer_count[8]_i_14__2 
       (.I0(por_timer_count_reg[11]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(\por_timer_count_reg[7]_0 [0]),
        .I3(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15__2 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16__2 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17__2 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_17__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_2__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3__2 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__2 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_5__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[12]),
        .O(\por_timer_count[8]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \por_timer_count[8]_i_6__2 
       (.I0(\por_timer_count_reg[7]_0 [0]),
        .I1(\por_timer_count_reg[7]_0 [1]),
        .I2(por_timer_start_reg_n_0),
        .I3(por_timer_count_reg[11]),
        .O(\por_timer_count[8]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7__2 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8__2 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9__2 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_n_0),
        .O(\por_timer_count[8]_i_9__2_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_3_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__2_n_0 ,\por_timer_count_reg[0]_i_2__2_n_1 ,\por_timer_count_reg[0]_i_2__2_n_2 ,\por_timer_count_reg[0]_i_2__2_n_3 ,\por_timer_count_reg[0]_i_2__2_n_4 ,\por_timer_count_reg[0]_i_2__2_n_5 ,\por_timer_count_reg[0]_i_2__2_n_6 ,\por_timer_count_reg[0]_i_2__2_n_7 }),
        .DI({\por_timer_count[0]_i_5__2_n_0 ,\por_timer_count[0]_i_6__2_n_0 ,\por_timer_count[0]_i_7__2_n_0 ,\por_timer_count[0]_i_8__2_n_0 ,\por_timer_count[0]_i_9__2_n_0 ,\por_timer_count[0]_i_10__2_n_0 ,\por_timer_count[0]_i_11__2_n_0 ,\por_timer_count[0]_i_12__2_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__2_n_8 ,\por_timer_count_reg[0]_i_2__2_n_9 ,\por_timer_count_reg[0]_i_2__2_n_10 ,\por_timer_count_reg[0]_i_2__2_n_11 ,\por_timer_count_reg[0]_i_2__2_n_12 ,\por_timer_count_reg[0]_i_2__2_n_13 ,\por_timer_count_reg[0]_i_2__2_n_14 ,\por_timer_count_reg[0]_i_2__2_n_15 }),
        .S({\por_timer_count[0]_i_13__3_n_0 ,\por_timer_count[0]_i_14__2_n_0 ,\por_timer_count[0]_i_15__2_n_0 ,\por_timer_count[0]_i_16__2_n_0 ,\por_timer_count[0]_i_17__2_n_0 ,\por_timer_count[0]_i_18__2_n_0 ,\por_timer_count[0]_i_19__2_n_0 ,\por_timer_count[0]_i_20__3_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_3_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__2 
       (.CI(\por_timer_count_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__2_n_1 ,\por_timer_count_reg[16]_i_1__2_n_2 ,\por_timer_count_reg[16]_i_1__2_n_3 ,\por_timer_count_reg[16]_i_1__2_n_4 ,\por_timer_count_reg[16]_i_1__2_n_5 ,\por_timer_count_reg[16]_i_1__2_n_6 ,\por_timer_count_reg[16]_i_1__2_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__2_n_0 ,\por_timer_count[16]_i_3__2_n_0 ,\por_timer_count[16]_i_4__2_n_0 ,\por_timer_count[16]_i_5__2_n_0 ,\por_timer_count[16]_i_6__2_n_0 ,\por_timer_count[16]_i_7__2_n_0 ,\por_timer_count[16]_i_8__2_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__2_n_8 ,\por_timer_count_reg[16]_i_1__2_n_9 ,\por_timer_count_reg[16]_i_1__2_n_10 ,\por_timer_count_reg[16]_i_1__2_n_11 ,\por_timer_count_reg[16]_i_1__2_n_12 ,\por_timer_count_reg[16]_i_1__2_n_13 ,\por_timer_count_reg[16]_i_1__2_n_14 ,\por_timer_count_reg[16]_i_1__2_n_15 }),
        .S({\por_timer_count[16]_i_9__2_n_0 ,\por_timer_count[16]_i_10__2_n_0 ,\por_timer_count[16]_i_11__2_n_0 ,\por_timer_count[16]_i_12__2_n_0 ,\por_timer_count[16]_i_13__2_n_0 ,\por_timer_count[16]_i_14__2_n_0 ,\por_timer_count[16]_i_15__2_n_0 ,\por_timer_count[16]_i_16__2_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_3_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1__2 
       (.CI(\por_timer_count_reg[0]_i_2__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__2_n_0 ,\por_timer_count_reg[8]_i_1__2_n_1 ,\por_timer_count_reg[8]_i_1__2_n_2 ,\por_timer_count_reg[8]_i_1__2_n_3 ,\por_timer_count_reg[8]_i_1__2_n_4 ,\por_timer_count_reg[8]_i_1__2_n_5 ,\por_timer_count_reg[8]_i_1__2_n_6 ,\por_timer_count_reg[8]_i_1__2_n_7 }),
        .DI({\por_timer_count[8]_i_2__2_n_0 ,\por_timer_count[8]_i_3__2_n_0 ,\por_timer_count[8]_i_4__2_n_0 ,\por_timer_count[8]_i_5__2_n_0 ,\por_timer_count[8]_i_6__2_n_0 ,\por_timer_count[8]_i_7__2_n_0 ,\por_timer_count[8]_i_8__2_n_0 ,\por_timer_count[8]_i_9__2_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__2_n_8 ,\por_timer_count_reg[8]_i_1__2_n_9 ,\por_timer_count_reg[8]_i_1__2_n_10 ,\por_timer_count_reg[8]_i_1__2_n_11 ,\por_timer_count_reg[8]_i_1__2_n_12 ,\por_timer_count_reg[8]_i_1__2_n_13 ,\por_timer_count_reg[8]_i_1__2_n_14 ,\por_timer_count_reg[8]_i_1__2_n_15 }),
        .S({\por_timer_count[8]_i_10__2_n_0 ,\por_timer_count[8]_i_11__2_n_0 ,\por_timer_count[8]_i_12__2_n_0 ,\por_timer_count[8]_i_13__2_n_0 ,\por_timer_count[8]_i_14__2_n_0 ,\por_timer_count[8]_i_15__2_n_0 ,\por_timer_count[8]_i_16__2_n_0 ,\por_timer_count[8]_i_17__2_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_3_in));
  LUT4 #(
    .INIT(16'hD5C0)) 
    por_timer_start_i_1__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I2(done_reg_1),
        .I3(por_timer_start_reg_n_0),
        .O(por_timer_start_i_1__2_n_0));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_i_1__2_n_0),
        .Q(por_timer_start_reg_n_0),
        .R(p_3_in));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[0]),
        .Q(rdata[0]),
        .R(p_3_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[10]),
        .Q(rdata[10]),
        .R(p_3_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[11]),
        .Q(rdata[11]),
        .R(p_3_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[12]),
        .Q(rdata[12]),
        .R(p_3_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[13]),
        .Q(rdata[13]),
        .R(p_3_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[14]),
        .Q(rdata[14]),
        .R(p_3_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[15]),
        .Q(p_0_in),
        .R(p_3_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[1]),
        .Q(rdata[1]),
        .R(p_3_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[2]),
        .Q(rdata[2]),
        .R(p_3_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[3]),
        .Q(rdata[3]),
        .R(p_3_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[4]),
        .Q(rdata[4]),
        .R(p_3_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[5]),
        .Q(rdata[5]),
        .R(p_3_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[6]),
        .Q(rdata[6]),
        .R(p_3_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[7]),
        .Q(rdata[7]),
        .R(p_3_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[8]),
        .Q(rdata[8]),
        .R(p_3_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(adc3_do_mon[9]),
        .Q(rdata[9]),
        .R(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .O(\status[1]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1__2 
       (.I0(Q),
        .I1(\clock_en_count_reg[0]_0 ),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
    \status[3]_i_2__2 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .I4(p_0_in),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[2] ),
        .O(\status[3]_i_2__2_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__2_n_0 ),
        .D(\status[1]_i_1__2_n_0 ),
        .Q(adc3_status[0]),
        .R(p_3_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__2_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[11] ),
        .Q(adc3_status[1]),
        .R(p_3_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm_top" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_top
   (user_drp_drdy_reg,
    dac0_dgnt_mon,
    \FSM_sequential_fsm_cs_reg[0] ,
    \FSM_sequential_fsm_cs_reg[1] ,
    dac0_den_mon,
    dac0_daddr_mon,
    dac0_di_mon,
    D,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    dac1_drp_rdy,
    access_type_reg,
    user_drp_drdy,
    \FSM_sequential_fsm_cs_reg[2] ,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    user_drp_drdy_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    user_drp_drdy_reg_1,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    user_drp_drdy_reg_2,
    \syncstages_ff_reg[3] ,
    dac1_status,
    cleared_r_reg,
    sm_reset_pulse0,
    done_reg,
    dac1_sm_reset_i,
    dac0_powerup_state,
    done_reg_0,
    dac1_powerup_state,
    adc0_powerup_state,
    done_reg_1,
    adc1_powerup_state,
    done_reg_2,
    adc2_powerup_state,
    done_reg_3,
    adc3_powerup_state,
    done_reg_4,
    dac1_done_i,
    access_type_reg_0,
    \mem_addr_reg[1] ,
    access_type_reg_1,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[0]_2 ,
    \FSM_sequential_fsm_cs_reg[0]_3 ,
    \FSM_sequential_fsm_cs_reg[0]_4 ,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    drpwe_por_reg,
    adc0_daddr_mon,
    adc0_di_mon,
    \FSM_sequential_fsm_cs_reg[2]_4 ,
    drpwe_por_reg_0,
    adc1_daddr_mon,
    adc1_di_mon,
    \FSM_sequential_fsm_cs_reg[2]_5 ,
    drpwe_por_reg_1,
    adc2_daddr_mon,
    adc2_di_mon,
    \FSM_sequential_fsm_cs_reg[2]_6 ,
    drpwe_por_reg_2,
    adc3_daddr_mon,
    adc3_di_mon,
    dac1_dwe_mon,
    dac1_daddr_mon,
    dac1_den_mon,
    dac1_di_mon,
    adc0_status,
    adc1_status,
    adc2_status,
    adc3_status,
    dac0_status,
    s_axi_aclk,
    \FSM_onehot_state_reg[2] ,
    bank2_write,
    dummy_read_req_reg,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    Q,
    vout12_n,
    dummy_read_gnt_held_reg,
    \FSM_sequential_fsm_cs[1]_i_2__4 ,
    drp_RdAck_r_reg,
    \FSM_onehot_state_reg[2]_0 ,
    \FSM_onehot_state_reg[2]_1 ,
    \FSM_onehot_state_reg[2]_2 ,
    \FSM_onehot_state_reg[2]_3 ,
    dest_out,
    dac1_powerup_state_irq,
    power_ok_r_reg,
    sm_reset_r,
    dac0_powerup_state_INST_0,
    dac1_powerup_state_INST_0,
    adc0_powerup_state_INST_0,
    adc1_powerup_state_INST_0,
    adc2_powerup_state_INST_0,
    STATUS_COMMON,
    \dac1_end_stage_r_reg[3]_0 ,
    dac1_done_i_reg,
    dac1_fifo_disable,
    \por_timer_count_reg[7] ,
    \por_timer_count_reg[7]_0 ,
    \por_timer_count_reg[7]_1 ,
    \por_timer_count_reg[7]_2 ,
    \por_timer_start_val_reg[7] ,
    drp_RdAck_r_reg_0,
    clocks_ok_r_reg,
    \por_timer_start_val_reg[11] ,
    \por_timer_start_val_reg[20] ,
    dummy_read_gnt_held_reg_0,
    \tc_enable_reg[0]_0 ,
    \tc_enable[0]_i_2_0 ,
    \tc_enable_reg[1]_0 ,
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 ,
    \tc_enable_reg[2]_0 ,
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 ,
    \tc_enable_reg[3]_0 ,
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 ,
    \dac1_start_stage_r_reg[3]_0 ,
    adc0_restart_pending_reg_0,
    por_sm_reset,
    adc1_restart_pending_reg_0,
    adc2_restart_pending_reg_0,
    adc3_restart_pending_reg_0,
    E,
    \dac1_end_stage_r_reg[0]_0 ,
    p_46_in,
    power_ok_r_reg_0,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    drp_RdAck_r_reg_3,
    drp_RdAck_r_reg_4,
    adc0_drp_we,
    dummy_read_req_reg_0,
    bank10_write,
    adc0_dreq_mon,
    dummy_read_gnt_held_reg_1,
    adc1_drp_we,
    bank12_write,
    adc1_dreq_mon,
    dummy_read_gnt_held_reg_2,
    adc2_dreq_mon,
    adc2_drp_we,
    bank14_write,
    dummy_read_gnt_held_reg_3,
    adc3_dreq_mon,
    adc3_drp_we,
    bank16_write,
    dummy_read_gnt_held_reg_4,
    dac0_do_mon,
    dac1_dreq_mon,
    bank4_write,
    bank4_read,
    dac1_do_mon,
    pll_ok_r_reg,
    \mem_addr_reg[3] ,
    \mem_addr_reg[1]_0 ,
    adc0_do_mon,
    done_reg_5,
    adc1_do_mon,
    done_reg_6,
    adc2_do_mon,
    done_reg_7,
    adc3_do_mon,
    done_reg_8);
  output user_drp_drdy_reg;
  output dac0_dgnt_mon;
  output \FSM_sequential_fsm_cs_reg[0] ;
  output \FSM_sequential_fsm_cs_reg[1] ;
  output dac0_den_mon;
  output [10:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output [0:0]D;
  output [0:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  output dac1_drp_rdy;
  output access_type_reg;
  output user_drp_drdy;
  output [0:0]\FSM_sequential_fsm_cs_reg[2] ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output user_drp_drdy_reg_0;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  output user_drp_drdy_reg_1;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  output user_drp_drdy_reg_2;
  output \syncstages_ff_reg[3] ;
  output [3:0]dac1_status;
  output cleared_r_reg;
  output sm_reset_pulse0;
  output done_reg;
  output dac1_sm_reset_i;
  output dac0_powerup_state;
  output done_reg_0;
  output dac1_powerup_state;
  output adc0_powerup_state;
  output done_reg_1;
  output adc1_powerup_state;
  output done_reg_2;
  output adc2_powerup_state;
  output done_reg_3;
  output adc3_powerup_state;
  output done_reg_4;
  output dac1_done_i;
  output access_type_reg_0;
  output [1:0]\mem_addr_reg[1] ;
  output access_type_reg_1;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output \FSM_sequential_fsm_cs_reg[0]_2 ;
  output \FSM_sequential_fsm_cs_reg[0]_3 ;
  output \FSM_sequential_fsm_cs_reg[0]_4 ;
  output \FSM_sequential_fsm_cs_reg[2]_3 ;
  output drpwe_por_reg;
  output [10:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output \FSM_sequential_fsm_cs_reg[2]_4 ;
  output drpwe_por_reg_0;
  output [10:0]adc1_daddr_mon;
  output [15:0]adc1_di_mon;
  output \FSM_sequential_fsm_cs_reg[2]_5 ;
  output drpwe_por_reg_1;
  output [10:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output \FSM_sequential_fsm_cs_reg[2]_6 ;
  output drpwe_por_reg_2;
  output [10:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output dac1_dwe_mon;
  output [10:0]dac1_daddr_mon;
  output dac1_den_mon;
  output [15:0]dac1_di_mon;
  output [1:0]adc0_status;
  output [1:0]adc1_status;
  output [1:0]adc2_status;
  output [1:0]adc3_status;
  output [2:0]dac0_status;
  input s_axi_aclk;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input bank2_write;
  input dummy_read_req_reg;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input [10:0]Q;
  input [15:0]vout12_n;
  input dummy_read_gnt_held_reg;
  input [3:0]\FSM_sequential_fsm_cs[1]_i_2__4 ;
  input drp_RdAck_r_reg;
  input [1:0]\FSM_onehot_state_reg[2]_0 ;
  input [1:0]\FSM_onehot_state_reg[2]_1 ;
  input [1:0]\FSM_onehot_state_reg[2]_2 ;
  input [1:0]\FSM_onehot_state_reg[2]_3 ;
  input dest_out;
  input dac1_powerup_state_irq;
  input power_ok_r_reg;
  input sm_reset_r;
  input [0:0]dac0_powerup_state_INST_0;
  input [0:0]dac1_powerup_state_INST_0;
  input [0:0]adc0_powerup_state_INST_0;
  input [0:0]adc1_powerup_state_INST_0;
  input [0:0]adc2_powerup_state_INST_0;
  input [0:0]STATUS_COMMON;
  input [3:0]\dac1_end_stage_r_reg[3]_0 ;
  input dac1_done_i_reg;
  input [0:0]dac1_fifo_disable;
  input [1:0]\por_timer_count_reg[7] ;
  input [1:0]\por_timer_count_reg[7]_0 ;
  input [1:0]\por_timer_count_reg[7]_1 ;
  input [1:0]\por_timer_count_reg[7]_2 ;
  input [0:0]\por_timer_start_val_reg[7] ;
  input drp_RdAck_r_reg_0;
  input clocks_ok_r_reg;
  input [0:0]\por_timer_start_val_reg[11] ;
  input [15:0]\por_timer_start_val_reg[20] ;
  input dummy_read_gnt_held_reg_0;
  input [3:0]\tc_enable_reg[0]_0 ;
  input [3:0]\tc_enable[0]_i_2_0 ;
  input [3:0]\tc_enable_reg[1]_0 ;
  input [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 ;
  input [3:0]\tc_enable_reg[2]_0 ;
  input [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 ;
  input [3:0]\tc_enable_reg[3]_0 ;
  input [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 ;
  input [3:0]\dac1_start_stage_r_reg[3]_0 ;
  input adc0_restart_pending_reg_0;
  input por_sm_reset;
  input adc1_restart_pending_reg_0;
  input adc2_restart_pending_reg_0;
  input adc3_restart_pending_reg_0;
  input [0:0]E;
  input \dac1_end_stage_r_reg[0]_0 ;
  input [7:0]p_46_in;
  input power_ok_r_reg_0;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input drp_RdAck_r_reg_3;
  input drp_RdAck_r_reg_4;
  input adc0_drp_we;
  input dummy_read_req_reg_0;
  input bank10_write;
  input adc0_dreq_mon;
  input dummy_read_gnt_held_reg_1;
  input adc1_drp_we;
  input bank12_write;
  input adc1_dreq_mon;
  input dummy_read_gnt_held_reg_2;
  input adc2_dreq_mon;
  input adc2_drp_we;
  input bank14_write;
  input dummy_read_gnt_held_reg_3;
  input adc3_dreq_mon;
  input adc3_drp_we;
  input bank16_write;
  input dummy_read_gnt_held_reg_4;
  input [15:0]dac0_do_mon;
  input dac1_dreq_mon;
  input bank4_write;
  input bank4_read;
  input [15:0]dac1_do_mon;
  input pll_ok_r_reg;
  input \mem_addr_reg[3] ;
  input \mem_addr_reg[1]_0 ;
  input [15:0]adc0_do_mon;
  input done_reg_5;
  input [15:0]adc1_do_mon;
  input done_reg_6;
  input [15:0]adc2_do_mon;
  input done_reg_7;
  input [15:0]adc3_do_mon;
  input done_reg_8;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire [1:0]\FSM_onehot_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_state_reg[2]_2 ;
  wire [1:0]\FSM_onehot_state_reg[2]_3 ;
  wire [3:0]\FSM_sequential_fsm_cs[1]_i_2__4 ;
  wire \FSM_sequential_fsm_cs_reg[0] ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[0]_2 ;
  wire \FSM_sequential_fsm_cs_reg[0]_3 ;
  wire \FSM_sequential_fsm_cs_reg[0]_4 ;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  wire \FSM_sequential_fsm_cs_reg[2]_3 ;
  wire \FSM_sequential_fsm_cs_reg[2]_4 ;
  wire \FSM_sequential_fsm_cs_reg[2]_5 ;
  wire \FSM_sequential_fsm_cs_reg[2]_6 ;
  wire [10:0]Q;
  wire [0:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire [10:0]adc0_daddr_mon;
  wire [15:0]adc0_di_mon;
  wire [15:0]adc0_do_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_we;
  wire [10:10]adc0_drpaddr_por;
  wire [9:0]adc0_drpaddr_tc;
  wire [15:0]adc0_drpdi_por;
  wire adc0_drpen_por;
  wire adc0_drpen_tc;
  wire adc0_drprdy_por;
  wire adc0_drprdy_tc;
  wire adc0_drpwe_por;
  wire adc0_por_gnt;
  wire adc0_por_req;
  wire adc0_powerup_state;
  wire [0:0]adc0_powerup_state_INST_0;
  wire adc0_reset_i;
  wire adc0_restart_i_reg_n_0;
  wire adc0_restart_pending;
  wire adc0_restart_pending_reg_0;
  wire [1:0]adc0_status;
  wire [10:0]adc1_daddr_mon;
  wire [15:0]adc1_di_mon;
  wire [15:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_we;
  wire [10:10]adc1_drpaddr_por;
  wire [15:0]adc1_drpdi_por;
  wire adc1_drpen_por;
  wire adc1_drpen_tc;
  wire adc1_drprdy_por;
  wire adc1_drprdy_tc;
  wire adc1_drpwe_por;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire adc1_powerup_state;
  wire [0:0]adc1_powerup_state_INST_0;
  wire adc1_restart_i_reg_n_0;
  wire adc1_restart_pending;
  wire adc1_restart_pending_reg_0;
  wire [1:0]adc1_status;
  wire [10:0]adc2_daddr_mon;
  wire [15:0]adc2_di_mon;
  wire [15:0]adc2_do_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_we;
  wire [10:10]adc2_drpaddr_por;
  wire [15:0]adc2_drpdi_por;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drpen_por;
  wire adc2_drpen_tc;
  wire adc2_drprdy_por;
  wire adc2_drprdy_tc;
  wire adc2_drpwe_por;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire adc2_powerup_state;
  wire [0:0]adc2_powerup_state_INST_0;
  wire adc2_restart_i_reg_n_0;
  wire adc2_restart_pending;
  wire adc2_restart_pending_reg_0;
  wire [1:0]adc2_status;
  wire [10:0]adc3_daddr_mon;
  wire [15:0]adc3_di_mon;
  wire [15:0]adc3_do_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_we;
  wire [10:10]adc3_drpaddr_por;
  wire [9:0]adc3_drpaddr_tc;
  wire [15:0]adc3_drpdi_por;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drpen_por;
  wire adc3_drpen_tc;
  wire adc3_drprdy_por;
  wire adc3_drprdy_tc;
  wire adc3_drpwe_por;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire adc3_powerup_state;
  wire adc3_restart_i_reg_n_0;
  wire adc3_restart_pending;
  wire adc3_restart_pending_reg_0;
  wire [1:0]adc3_status;
  wire bank10_write;
  wire bank12_write;
  wire bank14_write;
  wire bank16_write;
  wire bank2_write;
  wire bank4_read;
  wire bank4_write;
  wire bgt_fsm_dac_n_0;
  wire bgt_fsm_dac_n_10;
  wire bgt_fsm_dac_n_11;
  wire bgt_fsm_dac_n_12;
  wire bgt_fsm_dac_n_13;
  wire bgt_fsm_dac_n_2;
  wire bgt_fsm_dac_n_9;
  wire bgt_sm_done_dac;
  wire bgt_sm_start_dac;
  wire cleared_r_reg;
  wire clocks_ok_r_reg;
  wire dac0_bgt_reset_i;
  wire [10:0]dac0_daddr_mon;
  wire dac0_den_mon;
  wire dac0_dgnt_mon;
  wire [15:0]dac0_di_mon;
  wire [15:0]dac0_do_mon;
  wire [10:2]dac0_drpaddr_por;
  wire [6:2]dac0_drpaddr_tc;
  wire [15:0]dac0_drpdi_por;
  wire dac0_drpen_por;
  wire dac0_drprdy_por;
  wire dac0_drprdy_tc;
  wire dac0_drpwe_por;
  wire [3:0]dac0_end_stage_r;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire dac0_powerup_state;
  wire [0:0]dac0_powerup_state_INST_0;
  wire dac0_reset_i;
  wire dac0_restart_i_reg_n_0;
  wire dac0_restart_pending;
  wire [3:0]dac0_start_stage_r;
  wire [2:0]dac0_status;
  wire [10:0]dac1_daddr_mon;
  wire dac1_den_mon;
  wire [15:0]dac1_di_mon;
  wire [15:0]dac1_do_mon;
  wire dac1_done_i;
  wire dac1_done_i_reg;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire [10:0]dac1_drpaddr_por;
  wire [10:5]dac1_drpaddr_status;
  wire [4:0]dac1_drpaddr_tc;
  wire [15:0]dac1_drpdi_por;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drpen_por;
  wire dac1_drpen_status;
  wire dac1_drprdy_por;
  wire dac1_drprdy_status;
  wire dac1_drprdy_tc;
  wire dac1_drpwe_por;
  wire dac1_dwe_mon;
  wire [3:0]dac1_end_stage_r;
  wire \dac1_end_stage_r_reg[0]_0 ;
  wire [3:0]\dac1_end_stage_r_reg[3]_0 ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire dac1_powerup_state;
  wire [0:0]dac1_powerup_state_INST_0;
  wire dac1_powerup_state_irq;
  wire dac1_restart_i_reg_n_0;
  wire dac1_restart_pending;
  wire dac1_sm_reset_i;
  wire [3:0]dac1_start_stage_r;
  wire [3:0]\dac1_start_stage_r_reg[3]_0 ;
  wire [3:0]dac1_status;
  wire dac1_status_gnt;
  wire dac1_status_req;
  wire dac1_tile_config_done;
  wire dac_bgt_gnt;
  wire dac_bgt_req;
  wire [10:5]dac_drp_addr_bgt;
  wire dac_drp_den_bgt;
  wire [15:0]dac_drp_di_bgt;
  wire dac_drp_rdy_bgt;
  wire dac_drp_wen_bgt;
  wire dest_out;
  wire done_reg;
  wire done_reg_0;
  wire done_reg_1;
  wire done_reg_2;
  wire done_reg_3;
  wire done_reg_4;
  wire done_reg_5;
  wire done_reg_6;
  wire done_reg_7;
  wire done_reg_8;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire drp_RdAck_r_reg_3;
  wire drp_RdAck_r_reg_4;
  wire drp_arbiter_adc0_n_11;
  wire drp_arbiter_adc0_n_35;
  wire drp_arbiter_adc0_n_36;
  wire drp_arbiter_adc0_n_37;
  wire drp_arbiter_adc0_n_38;
  wire drp_arbiter_adc0_n_39;
  wire drp_arbiter_adc0_n_7;
  wire drp_arbiter_adc1_n_11;
  wire drp_arbiter_adc1_n_19;
  wire drp_arbiter_adc1_n_20;
  wire drp_arbiter_adc1_n_37;
  wire drp_arbiter_adc1_n_38;
  wire drp_arbiter_adc1_n_7;
  wire drp_arbiter_adc2_n_35;
  wire drp_arbiter_adc2_n_36;
  wire drp_arbiter_adc2_n_37;
  wire drp_arbiter_adc2_n_38;
  wire drp_arbiter_adc2_n_7;
  wire drp_arbiter_adc2_n_9;
  wire drp_arbiter_adc3_n_32;
  wire drp_arbiter_adc3_n_33;
  wire drp_arbiter_adc3_n_34;
  wire drp_arbiter_adc3_n_35;
  wire drp_arbiter_dac0_n_38;
  wire drp_arbiter_dac0_n_40;
  wire drp_arbiter_dac0_n_42;
  wire drp_arbiter_dac0_n_8;
  wire drp_arbiter_dac1_n_12;
  wire drp_arbiter_dac1_n_42;
  wire drp_wen;
  wire drpwe_por_reg;
  wire drpwe_por_reg_0;
  wire drpwe_por_reg_1;
  wire drpwe_por_reg_2;
  wire dummy_read_gnt_held_reg;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_held_reg_1;
  wire dummy_read_gnt_held_reg_2;
  wire dummy_read_gnt_held_reg_3;
  wire dummy_read_gnt_held_reg_4;
  wire dummy_read_req_reg;
  wire dummy_read_req_reg_0;
  wire [2:2]fsm_cs;
  wire [2:2]fsm_cs_0;
  wire [2:2]fsm_cs_1;
  wire [32:4]instr_dac0;
  wire [31:0]instr_dac1;
  wire [3:0]mem_addr_dac0;
  wire [5:2]mem_addr_dac1;
  wire [1:0]\mem_addr_reg[1] ;
  wire \mem_addr_reg[1]_0 ;
  wire \mem_addr_reg[3] ;
  wire [32:4]mem_data_dac0;
  wire \mem_data_dac0[14]_i_1_n_0 ;
  wire \mem_data_dac0[18]_i_1_n_0 ;
  wire \mem_data_dac0[19]_i_1_n_0 ;
  wire \mem_data_dac0[24]_i_1_n_0 ;
  wire \mem_data_dac0[25]_i_1_n_0 ;
  wire \mem_data_dac0[29]_i_1_n_0 ;
  wire \mem_data_dac0[30]_i_1_n_0 ;
  wire \mem_data_dac0[6]_i_1_n_0 ;
  wire [32:0]mem_data_dac1;
  wire \mem_data_dac1[13]_i_1_n_0 ;
  wire \mem_data_dac1[14]_i_1_n_0 ;
  wire \mem_data_dac1[15]_i_1_n_0 ;
  wire \mem_data_dac1[20]_i_1_n_0 ;
  wire \mem_data_dac1[22]_i_1_n_0 ;
  wire \mem_data_dac1[30]_i_1_n_0 ;
  wire p_0_in;
  wire [4:1]p_0_in__0;
  wire p_1_in;
  wire [0:0]p_1_out;
  wire p_2_in;
  wire p_3_in;
  wire [7:0]p_46_in;
  wire p_5_in;
  wire pll_ok_r_reg;
  wire por_fsm_dac0_n_13;
  wire por_fsm_dac0_n_14;
  wire por_fsm_dac0_n_15;
  wire por_fsm_dac0_n_3;
  wire por_fsm_dac1_n_17;
  wire por_fsm_dac1_n_18;
  wire por_fsm_dac1_n_19;
  wire por_fsm_dac1_n_26;
  wire por_fsm_dac1_n_27;
  wire por_fsm_dac1_n_28;
  wire por_fsm_dac1_n_29;
  wire por_fsm_dac1_n_30;
  wire por_fsm_dac1_n_31;
  wire por_fsm_dac1_n_32;
  wire por_fsm_disabled_adc0_n_6;
  wire por_fsm_disabled_adc1_n_6;
  wire por_fsm_disabled_adc2_n_6;
  wire por_fsm_disabled_adc3_n_6;
  wire por_sm_reset;
  wire [1:1]por_sm_state__0;
  wire [1:0]\por_timer_count_reg[7] ;
  wire [1:0]\por_timer_count_reg[7]_0 ;
  wire [1:0]\por_timer_count_reg[7]_1 ;
  wire [1:0]\por_timer_count_reg[7]_2 ;
  wire [0:0]\por_timer_start_val_reg[11] ;
  wire [15:0]\por_timer_start_val_reg[20] ;
  wire [0:0]\por_timer_start_val_reg[7] ;
  wire power_ok_r_reg;
  wire power_ok_r_reg_0;
  wire s_axi_aclk;
  wire sm_reset_pulse0;
  wire sm_reset_r;
  wire status_drp_arb_gnt_i;
  wire \syncstages_ff_reg[3] ;
  wire [5:0]tc_enable;
  wire [3:0]\tc_enable[0]_i_2_0 ;
  wire tc_enable_reg0;
  wire tc_enable_reg014_out;
  wire tc_enable_reg017_out;
  wire tc_enable_reg020_out;
  wire tc_enable_reg023_out;
  wire tc_enable_reg026_out;
  wire [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 ;
  wire [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 ;
  wire [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 ;
  wire tc_enable_reg1;
  wire tc_enable_reg112_in;
  wire tc_enable_reg115_in;
  wire tc_enable_reg118_in;
  wire tc_enable_reg121_in;
  wire tc_enable_reg124_in;
  wire [3:0]\tc_enable_reg[0]_0 ;
  wire [3:0]\tc_enable_reg[1]_0 ;
  wire [3:0]\tc_enable_reg[2]_0 ;
  wire [3:0]\tc_enable_reg[3]_0 ;
  wire tc_gnt_adc1;
  wire tc_gnt_adc2;
  wire tc_gnt_adc3;
  wire tc_gnt_dac1;
  wire tc_req_adc0;
  wire tc_req_adc1;
  wire tc_req_adc2;
  wire tc_req_adc3;
  wire tc_req_dac0;
  wire tc_req_dac1;
  wire tile_config_done;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_n_10;
  wire tile_config_n_104;
  wire tile_config_n_106;
  wire tile_config_n_107;
  wire tile_config_n_108;
  wire tile_config_n_109;
  wire tile_config_n_11;
  wire tile_config_n_110;
  wire tile_config_n_111;
  wire tile_config_n_112;
  wire tile_config_n_113;
  wire tile_config_n_114;
  wire tile_config_n_118;
  wire tile_config_n_119;
  wire tile_config_n_12;
  wire tile_config_n_13;
  wire tile_config_n_14;
  wire tile_config_n_15;
  wire tile_config_n_16;
  wire tile_config_n_17;
  wire tile_config_n_18;
  wire tile_config_n_184;
  wire tile_config_n_185;
  wire tile_config_n_186;
  wire tile_config_n_187;
  wire tile_config_n_188;
  wire tile_config_n_189;
  wire tile_config_n_19;
  wire tile_config_n_190;
  wire tile_config_n_20;
  wire tile_config_n_21;
  wire tile_config_n_22;
  wire tile_config_n_23;
  wire tile_config_n_24;
  wire tile_config_n_25;
  wire tile_config_n_26;
  wire tile_config_n_27;
  wire tile_config_n_28;
  wire tile_config_n_29;
  wire tile_config_n_30;
  wire tile_config_n_31;
  wire tile_config_n_32;
  wire tile_config_n_33;
  wire tile_config_n_34;
  wire tile_config_n_35;
  wire tile_config_n_36;
  wire tile_config_n_37;
  wire tile_config_n_38;
  wire tile_config_n_39;
  wire tile_config_n_40;
  wire tile_config_n_41;
  wire tile_config_n_42;
  wire tile_config_n_43;
  wire tile_config_n_44;
  wire tile_config_n_45;
  wire tile_config_n_46;
  wire tile_config_n_47;
  wire tile_config_n_48;
  wire tile_config_n_49;
  wire tile_config_n_50;
  wire tile_config_n_51;
  wire tile_config_n_52;
  wire tile_config_n_53;
  wire tile_config_n_54;
  wire tile_config_n_55;
  wire tile_config_n_56;
  wire tile_config_n_57;
  wire tile_config_n_58;
  wire tile_config_n_59;
  wire tile_config_n_60;
  wire tile_config_n_61;
  wire tile_config_n_62;
  wire tile_config_n_63;
  wire tile_config_n_64;
  wire tile_config_n_65;
  wire tile_config_n_66;
  wire tile_config_n_67;
  wire tile_config_n_68;
  wire tile_config_n_69;
  wire tile_config_n_7;
  wire tile_config_n_70;
  wire tile_config_n_71;
  wire tile_config_n_72;
  wire tile_config_n_73;
  wire tile_config_n_74;
  wire tile_config_n_75;
  wire tile_config_n_76;
  wire tile_config_n_77;
  wire tile_config_n_78;
  wire tile_config_n_79;
  wire tile_config_n_8;
  wire tile_config_n_85;
  wire tile_config_n_86;
  wire tile_config_n_87;
  wire tile_config_n_88;
  wire tile_config_n_93;
  wire tile_config_n_94;
  wire tile_config_n_99;
  wire [2:2]tile_index;
  wire [5:0]trim_code_dac;
  wire user_drp_drdy;
  wire user_drp_drdy_reg;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire user_drp_drdy_reg_2;
  wire [15:0]vout12_n;

  FDRE adc0_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_190),
        .Q(adc0_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc0_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_68),
        .Q(adc0_restart_pending),
        .R(por_sm_reset));
  FDRE adc1_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_189),
        .Q(adc1_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc1_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_69),
        .Q(adc1_restart_pending),
        .R(por_sm_reset));
  FDRE adc2_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_188),
        .Q(adc2_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc2_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_70),
        .Q(adc2_restart_pending),
        .R(por_sm_reset));
  FDRE adc3_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_187),
        .Q(adc3_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc3_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_71),
        .Q(adc3_restart_pending),
        .R(por_sm_reset));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_bgt_fsm bgt_fsm_dac
       (.Q({mem_data_dac1[19:16],mem_data_dac1[9],mem_data_dac1[6:5]}),
        .bgt_sm_done_dac(bgt_sm_done_dac),
        .bgt_sm_start_dac(bgt_sm_start_dac),
        .dac0_bgt_reset_i(dac0_bgt_reset_i),
        .dac0_do_mon({dac0_do_mon[15:9],dac0_do_mon[0]}),
        .dac0_por_req(dac0_por_req),
        .dac0_reset_i(dac0_reset_i),
        .dac_bgt_gnt(dac_bgt_gnt),
        .dac_bgt_req(dac_bgt_req),
        .dac_drp_rdy_bgt(dac_drp_rdy_bgt),
        .drp_addr({dac_drp_addr_bgt[10],dac_drp_addr_bgt[6:5]}),
        .drp_den(dac_drp_den_bgt),
        .drp_di(dac_drp_di_bgt),
        .drp_req_reg_0(bgt_fsm_dac_n_0),
        .drp_wen(dac_drp_wen_bgt),
        .\drpdi_por_i[7]_i_2 (por_fsm_dac1_n_32),
        .\drpdi_por_i[9]_i_2_0 (por_fsm_dac1_n_19),
        .\drpdi_por_i[9]_i_3_0 (por_fsm_dac1_n_18),
        .\drpdi_por_i_reg[9] ({por_fsm_dac1_n_28,por_fsm_dac1_n_29,por_fsm_dac1_n_30}),
        .\drpdi_por_i_reg[9]_0 (por_fsm_dac1_n_17),
        .\drpdi_por_i_reg[9]_1 (por_fsm_dac1_n_26),
        .\mem_data_dac1_reg[5] (bgt_fsm_dac_n_11),
        .\mem_data_dac1_reg[6] (bgt_fsm_dac_n_10),
        .p_46_in(p_46_in[7:6]),
        .\rdata_reg[9] (bgt_fsm_dac_n_9),
        .s_axi_aclk(s_axi_aclk),
        .\timer_125ns_count_reg[0]_0 (por_fsm_dac0_n_3),
        .\timer_125ns_count_reg[0]_1 (power_ok_r_reg_0),
        .trim_code(trim_code_dac),
        .\trim_code_reg[4]_0 (bgt_fsm_dac_n_13),
        .\trim_code_reg[5]_0 (bgt_fsm_dac_n_2),
        .\trim_code_reg[5]_1 (bgt_fsm_dac_n_12));
  FDSE \dac0_end_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_46_in[0]),
        .Q(dac0_end_stage_r[0]),
        .S(p_0_in));
  FDSE \dac0_end_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_46_in[1]),
        .Q(dac0_end_stage_r[1]),
        .S(p_0_in));
  FDSE \dac0_end_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_46_in[2]),
        .Q(dac0_end_stage_r[2]),
        .S(p_0_in));
  FDSE \dac0_end_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_46_in[3]),
        .Q(dac0_end_stage_r[3]),
        .S(p_0_in));
  FDRE dac0_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_186),
        .Q(dac0_restart_i_reg_n_0),
        .R(1'b0));
  FDRE dac0_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_72),
        .Q(dac0_restart_pending),
        .R(por_sm_reset));
  FDRE \dac0_start_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_46_in[4]),
        .Q(dac0_start_stage_r[0]),
        .R(p_0_in));
  FDRE \dac0_start_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_46_in[5]),
        .Q(dac0_start_stage_r[1]),
        .R(p_0_in));
  FDRE \dac0_start_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_46_in[6]),
        .Q(dac0_start_stage_r[2]),
        .R(p_0_in));
  FDRE \dac0_start_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_46_in[7]),
        .Q(dac0_start_stage_r[3]),
        .R(p_0_in));
  FDSE \dac1_end_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_end_stage_r_reg[3]_0 [0]),
        .Q(dac1_end_stage_r[0]),
        .S(p_0_in));
  FDSE \dac1_end_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_end_stage_r_reg[3]_0 [1]),
        .Q(dac1_end_stage_r[1]),
        .S(p_0_in));
  FDSE \dac1_end_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_end_stage_r_reg[3]_0 [2]),
        .Q(dac1_end_stage_r[2]),
        .S(p_0_in));
  FDSE \dac1_end_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_end_stage_r_reg[3]_0 [3]),
        .Q(dac1_end_stage_r[3]),
        .S(p_0_in));
  FDRE dac1_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_185),
        .Q(dac1_restart_i_reg_n_0),
        .R(1'b0));
  FDRE dac1_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_73),
        .Q(dac1_restart_pending),
        .R(por_sm_reset));
  FDRE \dac1_start_stage_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_start_stage_r_reg[3]_0 [0]),
        .Q(dac1_start_stage_r[0]),
        .R(p_0_in));
  FDRE \dac1_start_stage_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_start_stage_r_reg[3]_0 [1]),
        .Q(dac1_start_stage_r[1]),
        .R(p_0_in));
  FDRE \dac1_start_stage_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_start_stage_r_reg[3]_0 [2]),
        .Q(dac1_start_stage_r[2]),
        .R(p_0_in));
  FDRE \dac1_start_stage_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac1_end_stage_r_reg[0]_0 ),
        .D(\dac1_start_stage_r_reg[3]_0 [3]),
        .Q(dac1_start_stage_r[3]),
        .R(p_0_in));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter drp_arbiter_adc0
       (.E(drp_arbiter_adc0_n_39),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_0 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_1 ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (drp_arbiter_adc0_n_35),
        .\FSM_sequential_fsm_cs_reg[1]_0 (drp_arbiter_adc0_n_11),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2] ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_3 ),
        .\FSM_sequential_fsm_cs_reg[2]_2 (drp_arbiter_adc0_n_36),
        .\FSM_sequential_fsm_cs_reg[2]_3 (drp_arbiter_adc0_n_37),
        .\FSM_sequential_tc_sm_state[2]_i_5 (tc_gnt_adc1),
        .Q(fsm_cs),
        .access_type_reg(access_type_reg),
        .adc0_daddr_mon({adc0_daddr_mon[10:7],adc0_daddr_mon[5],adc0_daddr_mon[2],adc0_daddr_mon[0]}),
        .adc0_di_mon(adc0_di_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_we(adc0_drp_we),
        .adc0_drpaddr_por(adc0_drpaddr_por),
        .adc0_drpaddr_tc({adc0_drpaddr_tc[9],adc0_drpaddr_tc[5],adc0_drpaddr_tc[2],adc0_drpaddr_tc[0]}),
        .adc0_drpen_por(adc0_drpen_por),
        .adc0_drpen_tc(adc0_drpen_tc),
        .adc0_drprdy_por(adc0_drprdy_por),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc0_drpwe_por(adc0_drpwe_por),
        .adc0_por_gnt(adc0_por_gnt),
        .adc0_por_req(adc0_por_req),
        .adc0_reset_i(adc0_reset_i),
        .bank10_write(bank10_write),
        .drp_RdAck_r_reg(drp_RdAck_r_reg),
        .drp_RdAck_r_reg_0(\FSM_sequential_fsm_cs_reg[0]_2 ),
        .drp_RdAck_r_reg_1(user_drp_drdy_reg_0),
        .drp_RdAck_r_reg_2(drp_RdAck_r_reg_2),
        .\drp_drdy_r_reg[0]_0 (tile_config_n_87),
        .drpwe_por_reg(drpwe_por_reg),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_1),
        .dummy_read_req_reg_0(dummy_read_req_reg_0),
        .dummy_read_req_reg_1(drp_arbiter_adc1_n_7),
        .\rdata_reg[0] (por_fsm_disabled_adc0_n_6),
        .\rdata_reg[15] ({Q[10:7],Q[5],Q[2],Q[0]}),
        .\rdata_reg[15]_0 (tile_config_n_86),
        .\rdata_reg[15]_1 (adc0_drpdi_por),
        .\rdata_reg[15]_10 (tile_config_n_55),
        .\rdata_reg[15]_11 (tile_config_n_56),
        .\rdata_reg[15]_12 (tile_config_n_57),
        .\rdata_reg[15]_13 (tile_config_n_58),
        .\rdata_reg[15]_14 (tile_config_n_59),
        .\rdata_reg[15]_15 (tile_config_n_60),
        .\rdata_reg[15]_16 (tile_config_n_61),
        .\rdata_reg[15]_17 (tile_config_n_62),
        .\rdata_reg[15]_18 (tile_config_n_63),
        .\rdata_reg[15]_2 (vout12_n),
        .\rdata_reg[15]_3 (tile_config_n_48),
        .\rdata_reg[15]_4 (tile_config_n_49),
        .\rdata_reg[15]_5 (tile_config_n_50),
        .\rdata_reg[15]_6 (tile_config_n_51),
        .\rdata_reg[15]_7 (tile_config_n_52),
        .\rdata_reg[15]_8 (tile_config_n_53),
        .\rdata_reg[15]_9 (tile_config_n_54),
        .s_axi_aclk(s_axi_aclk),
        .tc_enable(tc_enable[2:0]),
        .tc_req_adc0(tc_req_adc0),
        .tile_config_drp_arb_gnt(tc_gnt_adc2),
        .tile_config_drp_arb_gnt_reg_0(drp_arbiter_adc0_n_38),
        .user_drp_drdy_reg_0(user_drp_drdy),
        .user_drp_drdy_reg_1(drp_arbiter_adc0_n_7),
        .user_drp_drdy_reg_2(p_0_in),
        .user_drp_drdy_reg_3(adc0_restart_i_reg_n_0));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_0 drp_arbiter_adc1
       (.E(drp_arbiter_adc1_n_38),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_1 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_2 ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (drp_arbiter_adc1_n_19),
        .\FSM_sequential_fsm_cs_reg[1]_0 (drp_arbiter_adc1_n_11),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_0 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_4 ),
        .\FSM_sequential_fsm_cs_reg[2]_2 (drp_arbiter_adc1_n_20),
        .\FSM_sequential_fsm_cs_reg[2]_3 (drp_arbiter_adc1_n_37),
        .Q(fsm_cs_0),
        .adc1_daddr_mon({adc1_daddr_mon[10:7],adc1_daddr_mon[5],adc1_daddr_mon[2],adc1_daddr_mon[0]}),
        .adc1_di_mon(adc1_di_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_we(adc1_drp_we),
        .adc1_drpaddr_por(adc1_drpaddr_por),
        .adc1_drpen_por(adc1_drpen_por),
        .adc1_drpen_tc(adc1_drpen_tc),
        .adc1_drprdy_por(adc1_drprdy_por),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc1_drpwe_por(adc1_drpwe_por),
        .adc1_por_gnt(adc1_por_gnt),
        .adc1_por_req(adc1_por_req),
        .bank12_write(bank12_write),
        .\drp_addr_reg[0] (drp_arbiter_adc1_n_7),
        .\drp_drdy_r_reg[0]_0 (tile_config_n_93),
        .drpwe_por_reg(drpwe_por_reg_0),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_2),
        .dummy_read_req_reg_0(dummy_read_req_reg_0),
        .p_1_in(p_1_in),
        .\rdata_reg[0] (por_fsm_disabled_adc1_n_6),
        .\rdata_reg[15] ({Q[10:7],Q[5],Q[2:0]}),
        .\rdata_reg[15]_0 (tile_config_n_88),
        .\rdata_reg[15]_1 (tile_config_n_85),
        .\rdata_reg[15]_10 (tile_config_n_34),
        .\rdata_reg[15]_11 (tile_config_n_35),
        .\rdata_reg[15]_12 (tile_config_n_36),
        .\rdata_reg[15]_13 (tile_config_n_37),
        .\rdata_reg[15]_14 (tile_config_n_38),
        .\rdata_reg[15]_15 (tile_config_n_39),
        .\rdata_reg[15]_16 (tile_config_n_40),
        .\rdata_reg[15]_17 (tile_config_n_41),
        .\rdata_reg[15]_18 (tile_config_n_42),
        .\rdata_reg[15]_19 (tile_config_n_43),
        .\rdata_reg[15]_2 (tile_config_n_113),
        .\rdata_reg[15]_20 (tile_config_n_44),
        .\rdata_reg[15]_21 (tile_config_n_45),
        .\rdata_reg[15]_22 (tile_config_n_46),
        .\rdata_reg[15]_23 (tile_config_n_47),
        .\rdata_reg[15]_3 (tile_config_n_114),
        .\rdata_reg[15]_4 (tile_config_n_118),
        .\rdata_reg[15]_5 (tile_config_n_119),
        .\rdata_reg[15]_6 (adc1_drpdi_por),
        .\rdata_reg[15]_7 (vout12_n),
        .\rdata_reg[15]_8 (tile_config_n_32),
        .\rdata_reg[15]_9 (tile_config_n_33),
        .s_axi_aclk(s_axi_aclk),
        .tc_req_adc1(tc_req_adc1),
        .tile_config_drp_arb_gnt_reg_0(tc_gnt_adc1),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_0),
        .user_drp_drdy_reg_1(p_0_in),
        .user_drp_drdy_reg_2(adc1_restart_i_reg_n_0));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_1 drp_arbiter_adc2
       (.E(drp_arbiter_adc2_n_38),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_2 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_3 ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (drp_arbiter_adc2_n_35),
        .\FSM_sequential_fsm_cs_reg[1]_0 (drp_arbiter_adc2_n_9),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_1 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_5 ),
        .\FSM_sequential_fsm_cs_reg[2]_2 (drp_arbiter_adc2_n_36),
        .\FSM_sequential_fsm_cs_reg[2]_3 (drp_arbiter_adc2_n_37),
        .Q(fsm_cs_1),
        .adc2_daddr_mon({adc2_daddr_mon[10:7],adc2_daddr_mon[5],adc2_daddr_mon[2],adc2_daddr_mon[0]}),
        .adc2_di_mon(adc2_di_mon),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_we(adc2_drp_we),
        .adc2_drpaddr_por(adc2_drpaddr_por),
        .adc2_drpdi_tc(adc2_drpdi_tc),
        .adc2_drpen_por(adc2_drpen_por),
        .adc2_drpen_tc(adc2_drpen_tc),
        .adc2_drprdy_por(adc2_drprdy_por),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc2_drpwe_por(adc2_drpwe_por),
        .adc2_por_gnt(adc2_por_gnt),
        .adc2_por_req(adc2_por_req),
        .bank14_write(bank14_write),
        .drp_RdAck_r_reg(drp_RdAck_r_reg_3),
        .drp_RdAck_r_reg_0(\FSM_sequential_fsm_cs_reg[0]_4 ),
        .drp_RdAck_r_reg_1(user_drp_drdy_reg_2),
        .drp_RdAck_r_reg_2(drp_RdAck_r_reg_4),
        .\drp_drdy_r_reg[0]_0 (tile_config_n_94),
        .drpwe_por_reg(drpwe_por_reg_1),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_3),
        .dummy_read_req_reg_0(dummy_read_req_reg_0),
        .dummy_read_req_reg_1(drp_arbiter_adc1_n_7),
        .p_2_in(p_2_in),
        .\rdata_reg[0] (por_fsm_disabled_adc2_n_6),
        .\rdata_reg[15] ({Q[10:7],Q[5],Q[2],Q[0]}),
        .\rdata_reg[15]_0 (tile_config_n_64),
        .\rdata_reg[15]_1 (tile_config_n_65),
        .\rdata_reg[15]_2 (tile_config_n_66),
        .\rdata_reg[15]_3 (tile_config_n_67),
        .\rdata_reg[15]_4 (tile_config_n_99),
        .\rdata_reg[15]_5 (adc2_drpdi_por),
        .\rdata_reg[15]_6 (vout12_n),
        .s_axi_aclk(s_axi_aclk),
        .tc_req_adc2(tc_req_adc2),
        .tile_config_drp_arb_gnt(tc_gnt_adc2),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_1),
        .user_drp_drdy_reg_1(drp_arbiter_adc2_n_7),
        .user_drp_drdy_reg_2(p_0_in),
        .user_drp_drdy_reg_3(adc2_restart_i_reg_n_0));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_2 drp_arbiter_adc3
       (.E(drp_arbiter_adc3_n_35),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_3 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_4 ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (drp_arbiter_adc3_n_32),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_2 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_6 ),
        .\FSM_sequential_fsm_cs_reg[2]_2 (drp_arbiter_adc3_n_33),
        .\FSM_sequential_fsm_cs_reg[2]_3 (drp_arbiter_adc3_n_34),
        .Q({Q[10:7],Q[5],Q[2],Q[0]}),
        .adc3_daddr_mon({adc3_daddr_mon[10:7],adc3_daddr_mon[5],adc3_daddr_mon[2],adc3_daddr_mon[0]}),
        .adc3_di_mon(adc3_di_mon),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_we(adc3_drp_we),
        .adc3_drpaddr_por(adc3_drpaddr_por),
        .adc3_drpaddr_tc({adc3_drpaddr_tc[9],adc3_drpaddr_tc[5],adc3_drpaddr_tc[2],adc3_drpaddr_tc[0]}),
        .adc3_drpdi_tc(adc3_drpdi_tc),
        .adc3_drpen_por(adc3_drpen_por),
        .adc3_drpen_tc(adc3_drpen_tc),
        .adc3_drprdy_por(adc3_drprdy_por),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .adc3_drpwe_por(adc3_drpwe_por),
        .adc3_por_gnt(adc3_por_gnt),
        .adc3_por_req(adc3_por_req),
        .bank16_write(bank16_write),
        .drpwe_por_reg(drpwe_por_reg_2),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_4),
        .dummy_read_req_reg_0(dummy_read_req_reg_0),
        .dummy_read_req_reg_1(drp_arbiter_adc1_n_7),
        .p_3_in(p_3_in),
        .\rdata_reg[0] (por_fsm_disabled_adc3_n_6),
        .\rdata_reg[15] (tile_config_n_104),
        .\rdata_reg[15]_0 (adc3_drpdi_por),
        .\rdata_reg[15]_1 (vout12_n),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_adc3(tc_gnt_adc3),
        .tc_req_adc3(tc_req_adc3),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_2),
        .user_drp_drdy_reg_1(p_0_in),
        .user_drp_drdy_reg_2(adc3_restart_i_reg_n_0));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_3 drp_arbiter_dac0
       (.D(D),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2] ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0] ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (drp_arbiter_dac0_n_38),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (bgt_fsm_dac_n_0),
        .\FSM_sequential_fsm_cs_reg[1]_2 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (drp_arbiter_dac0_n_8),
        .Q(p_0_in),
        .access_type_reg(drp_arbiter_dac0_n_40),
        .access_type_reg_0(access_type_reg_0),
        .bank2_write(bank2_write),
        .dac0_daddr_mon(dac0_daddr_mon),
        .dac0_den_mon(dac0_den_mon),
        .dac0_dgnt_mon(dac0_dgnt_mon),
        .dac0_di_mon(dac0_di_mon),
        .dac0_drpaddr_tc({dac0_drpaddr_tc[6],dac0_drpaddr_tc[4],dac0_drpaddr_tc[2]}),
        .dac0_drprdy_por(dac0_drprdy_por),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .dac0_dwe_mon_INST_0_0(tile_config_n_8),
        .dac0_dwe_mon_INST_0_1(tile_index),
        .dac0_por_gnt(dac0_por_gnt),
        .dac0_por_req(dac0_por_req),
        .dac0_reset_i(dac0_reset_i),
        .dac_bgt_gnt(dac_bgt_gnt),
        .dac_bgt_req(dac_bgt_req),
        .dac_drp_rdy_bgt(dac_drp_rdy_bgt),
        .drp_RdAck_r_reg(drp_RdAck_r_reg_0),
        .drp_addr({dac_drp_addr_bgt[10],dac_drp_addr_bgt[6:5]}),
        .drp_den(dac_drp_den_bgt),
        .drp_di(dac_drp_di_bgt),
        .drp_wen(dac_drp_wen_bgt),
        .drp_wen_0(drp_wen),
        .drpen_por(dac0_drpen_por),
        .drpwe_por(dac0_drpwe_por),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg),
        .dummy_read_req_reg_0(dummy_read_req_reg),
        .dummy_read_req_reg_1(dac0_restart_i_reg_n_0),
        .\rdata_reg[15] (tile_config_n_7),
        .\rdata_reg[15]_0 ({dac0_drpaddr_por[10:8],dac0_drpaddr_por[3:2]}),
        .\rdata_reg[15]_1 (tile_config_n_10),
        .\rdata_reg[15]_10 (tile_config_n_17),
        .\rdata_reg[15]_11 (tile_config_n_18),
        .\rdata_reg[15]_12 (tile_config_n_19),
        .\rdata_reg[15]_13 (tile_config_n_20),
        .\rdata_reg[15]_14 (tile_config_n_21),
        .\rdata_reg[15]_15 (tile_config_n_22),
        .\rdata_reg[15]_16 (tile_config_n_23),
        .\rdata_reg[15]_17 (tile_config_n_24),
        .\rdata_reg[15]_18 (tile_config_n_25),
        .\rdata_reg[15]_19 (tile_config_n_26),
        .\rdata_reg[15]_2 ({Q[7:6],Q[4],Q[2]}),
        .\rdata_reg[15]_20 (tile_config_n_27),
        .\rdata_reg[15]_21 (tile_config_n_28),
        .\rdata_reg[15]_22 (tile_config_n_29),
        .\rdata_reg[15]_23 (tile_config_n_30),
        .\rdata_reg[15]_24 (tile_config_n_31),
        .\rdata_reg[15]_3 (tile_config_n_11),
        .\rdata_reg[15]_4 (tile_config_n_12),
        .\rdata_reg[15]_5 (tile_config_n_13),
        .\rdata_reg[15]_6 (tile_config_n_14),
        .\rdata_reg[15]_7 (tile_config_n_15),
        .\rdata_reg[15]_8 (tile_config_n_16),
        .\rdata_reg[15]_9 (dac0_drpdi_por),
        .s_axi_aclk(s_axi_aclk),
        .tc_enable(tc_enable[5:4]),
        .tc_req_dac0(tc_req_dac0),
        .tile_config_drp_arb_gnt(tc_gnt_dac1),
        .tile_config_drp_arb_gnt_reg_0(drp_arbiter_dac0_n_42),
        .user_drp_drdy_reg_0(user_drp_drdy_reg));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_4 drp_arbiter_dac1
       (.D(p_1_out),
        .\FSM_onehot_state_reg[1] (drp_arbiter_dac1_n_12),
        .\FSM_onehot_state_reg[2] (\FSM_sequential_fsm_cs[1]_i_2__4 [1:0]),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_0 ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (drp_arbiter_dac1_n_42),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (por_fsm_dac1_n_31),
        .Q({Q[10],Q[8:2],Q[0]}),
        .access_type_reg(access_type_reg_1),
        .bank4_write(bank4_write),
        .dac1_daddr_mon(dac1_daddr_mon),
        .dac1_den_mon(dac1_den_mon),
        .dac1_di_mon(dac1_di_mon),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_drpaddr_tc({dac1_drpaddr_tc[4:3],dac1_drpaddr_tc[0]}),
        .dac1_drpdi_tc(dac1_drpdi_tc),
        .dac1_drpen_por(dac1_drpen_por),
        .dac1_drpen_status(dac1_drpen_status),
        .dac1_drprdy_por(dac1_drprdy_por),
        .dac1_drprdy_status(dac1_drprdy_status),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .dac1_drpwe_por(dac1_drpwe_por),
        .dac1_dwe_mon(dac1_dwe_mon),
        .dac1_por_gnt(dac1_por_gnt),
        .dac1_por_req(dac1_por_req),
        .dac1_status_gnt(dac1_status_gnt),
        .dac1_status_req(dac1_status_req),
        .drp_RdAck_r_reg(drp_RdAck_r_reg_1),
        .drp_RdAck_r_reg_0(drp_arbiter_dac0_n_40),
        .drp_RdAck_r_reg_1(drp_arbiter_adc2_n_7),
        .drp_RdAck_r_reg_2(drp_arbiter_adc0_n_7),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_0),
        .dummy_read_req_reg_0(drp_arbiter_adc1_n_7),
        .p_5_in(p_5_in),
        .s_axi_aclk(s_axi_aclk),
        .status_drp_arb_gnt_i(status_drp_arb_gnt_i),
        .tc_req_dac1(tc_req_dac1),
        .tile_config_drp_arb_gnt(tc_gnt_dac1),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i),
        .vout12_n(tile_config_n_106),
        .vout12_n_0({dac1_drpaddr_por[10:8],dac1_drpaddr_por[6:0]}),
        .vout12_n_1({dac1_drpaddr_status[10],dac1_drpaddr_status[6:5]}),
        .vout12_n_2(tile_config_n_107),
        .vout12_n_3(tile_config_n_108),
        .vout12_n_4(tile_config_n_109),
        .vout12_n_5(tile_config_n_110),
        .vout12_n_6(tile_config_n_111),
        .vout12_n_7(vout12_n),
        .vout12_n_8(dac1_drpdi_por),
        .write_access_reg_0(tile_config_n_112));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mem_data_dac0[14]_i_1 
       (.I0(mem_addr_dac0[2]),
        .I1(mem_addr_dac0[1]),
        .I2(mem_addr_dac0[0]),
        .O(\mem_data_dac0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h25)) 
    \mem_data_dac0[18]_i_1 
       (.I0(mem_addr_dac0[0]),
        .I1(mem_addr_dac0[2]),
        .I2(mem_addr_dac0[1]),
        .O(\mem_data_dac0[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_data_dac0[19]_i_1 
       (.I0(mem_addr_dac0[2]),
        .I1(mem_addr_dac0[0]),
        .I2(mem_addr_dac0[1]),
        .O(\mem_data_dac0[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hE5)) 
    \mem_data_dac0[24]_i_1 
       (.I0(mem_addr_dac0[0]),
        .I1(mem_addr_dac0[2]),
        .I2(mem_addr_dac0[1]),
        .O(\mem_data_dac0[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hA7)) 
    \mem_data_dac0[25]_i_1 
       (.I0(mem_addr_dac0[0]),
        .I1(mem_addr_dac0[2]),
        .I2(mem_addr_dac0[1]),
        .O(\mem_data_dac0[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h3367)) 
    \mem_data_dac0[27]_i_1 
       (.I0(mem_addr_dac0[3]),
        .I1(mem_addr_dac0[0]),
        .I2(mem_addr_dac0[2]),
        .I3(mem_addr_dac0[1]),
        .O(instr_dac0[27]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hAA01)) 
    \mem_data_dac0[28]_i_1 
       (.I0(mem_addr_dac0[3]),
        .I1(mem_addr_dac0[1]),
        .I2(mem_addr_dac0[2]),
        .I3(mem_addr_dac0[0]),
        .O(instr_dac0[28]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \mem_data_dac0[29]_i_1 
       (.I0(mem_addr_dac0[2]),
        .I1(mem_addr_dac0[1]),
        .I2(mem_addr_dac0[0]),
        .O(\mem_data_dac0[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_data_dac0[30]_i_1 
       (.I0(mem_addr_dac0[2]),
        .I1(mem_addr_dac0[0]),
        .I2(mem_addr_dac0[1]),
        .O(\mem_data_dac0[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_data_dac0[32]_i_1 
       (.I0(mem_addr_dac0[3]),
        .I1(mem_addr_dac0[0]),
        .O(instr_dac0[32]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h04AA)) 
    \mem_data_dac0[4]_i_1 
       (.I0(mem_addr_dac0[3]),
        .I1(mem_addr_dac0[2]),
        .I2(mem_addr_dac0[1]),
        .I3(mem_addr_dac0[0]),
        .O(instr_dac0[4]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mem_data_dac0[6]_i_1 
       (.I0(mem_addr_dac0[2]),
        .I1(mem_addr_dac0[1]),
        .I2(mem_addr_dac0[0]),
        .O(\mem_data_dac0[6]_i_1_n_0 ));
  FDRE \mem_data_dac0_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[14]_i_1_n_0 ),
        .Q(mem_data_dac0[14]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_dac0_n_14),
        .Q(mem_data_dac0[15]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[18]_i_1_n_0 ),
        .Q(mem_data_dac0[18]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[19]_i_1_n_0 ),
        .Q(mem_data_dac0[19]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[24]_i_1_n_0 ),
        .Q(mem_data_dac0[24]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[25]_i_1_n_0 ),
        .Q(mem_data_dac0[25]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_dac0_n_13),
        .Q(mem_data_dac0[26]),
        .R(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[27]),
        .Q(mem_data_dac0[27]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[28]),
        .Q(mem_data_dac0[28]),
        .R(1'b0));
  FDSE \mem_data_dac0_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[29]_i_1_n_0 ),
        .Q(mem_data_dac0[29]),
        .S(mem_addr_dac0[3]));
  FDSE \mem_data_dac0_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[30]_i_1_n_0 ),
        .Q(mem_data_dac0[30]),
        .S(mem_addr_dac0[3]));
  FDRE \mem_data_dac0_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[32]),
        .Q(mem_data_dac0[32]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac0[4]),
        .Q(mem_data_dac0[4]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_dac0_n_15),
        .Q(mem_data_dac0[5]),
        .R(1'b0));
  FDRE \mem_data_dac0_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac0[6]_i_1_n_0 ),
        .Q(mem_data_dac0[6]),
        .R(mem_addr_dac0[3]));
  LUT6 #(
    .INIT(64'h2204220072000001)) 
    \mem_data_dac1[0]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[0]));
  LUT6 #(
    .INIT(64'h0020000000304000)) 
    \mem_data_dac1[10]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[2]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[10]));
  LUT6 #(
    .INIT(64'h0020000004200000)) 
    \mem_data_dac1[11]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(\mem_addr_reg[1] [1]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(mem_addr_dac1[2]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[11]));
  LUT6 #(
    .INIT(64'h0000020204000202)) 
    \mem_data_dac1[12]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(\mem_addr_reg[1] [1]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(mem_addr_dac1[2]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[12]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_data_dac1[13]_i_1 
       (.I0(mem_addr_dac1[3]),
        .I1(\mem_addr_reg[1] [1]),
        .I2(\mem_addr_reg[1] [0]),
        .I3(mem_addr_dac1[2]),
        .I4(mem_addr_dac1[4]),
        .O(\mem_data_dac1[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \mem_data_dac1[14]_i_1 
       (.I0(\mem_addr_reg[1] [1]),
        .I1(\mem_addr_reg[1] [0]),
        .I2(mem_addr_dac1[2]),
        .I3(mem_addr_dac1[3]),
        .I4(mem_addr_dac1[4]),
        .O(\mem_data_dac1[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h00220012)) 
    \mem_data_dac1[15]_i_1 
       (.I0(\mem_addr_reg[1] [0]),
        .I1(\mem_addr_reg[1] [1]),
        .I2(mem_addr_dac1[2]),
        .I3(mem_addr_dac1[3]),
        .I4(mem_addr_dac1[4]),
        .O(\mem_data_dac1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010272340544114)) 
    \mem_data_dac1[16]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(mem_addr_dac1[2]),
        .O(instr_dac1[16]));
  LUT6 #(
    .INIT(64'h0000A6040111A200)) 
    \mem_data_dac1[17]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(\mem_addr_reg[1] [0]),
        .I2(\mem_addr_reg[1] [1]),
        .I3(mem_addr_dac1[2]),
        .I4(mem_addr_dac1[3]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[17]));
  LUT6 #(
    .INIT(64'h3232270100502332)) 
    \mem_data_dac1[18]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(mem_addr_dac1[2]),
        .O(instr_dac1[18]));
  LUT6 #(
    .INIT(64'h0000A4040001A000)) 
    \mem_data_dac1[19]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(\mem_addr_reg[1] [0]),
        .I2(\mem_addr_reg[1] [1]),
        .I3(mem_addr_dac1[2]),
        .I4(mem_addr_dac1[3]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[19]));
  LUT6 #(
    .INIT(64'h0000220062042201)) 
    \mem_data_dac1[1]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[1]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h0004C800)) 
    \mem_data_dac1[20]_i_1 
       (.I0(\mem_addr_reg[1] [1]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(mem_addr_dac1[2]),
        .O(\mem_data_dac1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D08025751500B1E)) 
    \mem_data_dac1[21]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(\mem_addr_reg[1] [0]),
        .I2(mem_addr_dac1[3]),
        .I3(mem_addr_dac1[4]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(mem_addr_dac1[2]),
        .O(instr_dac1[21]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h0006A000)) 
    \mem_data_dac1[22]_i_1 
       (.I0(mem_addr_dac1[3]),
        .I1(mem_addr_dac1[4]),
        .I2(\mem_addr_reg[1] [0]),
        .I3(\mem_addr_reg[1] [1]),
        .I4(mem_addr_dac1[2]),
        .O(\mem_data_dac1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3798159900DC73BE)) 
    \mem_data_dac1[24]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(mem_addr_dac1[2]),
        .O(instr_dac1[24]));
  LUT6 #(
    .INIT(64'h76667773BAFFBFBF)) 
    \mem_data_dac1[25]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(\mem_addr_reg[1] [0]),
        .O(instr_dac1[25]));
  LUT6 #(
    .INIT(64'h321598991073DCFE)) 
    \mem_data_dac1[26]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [1]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(mem_addr_dac1[2]),
        .O(instr_dac1[26]));
  LUT6 #(
    .INIT(64'h0511EF892205C8C9)) 
    \mem_data_dac1[27]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[27]));
  LUT6 #(
    .INIT(64'h8888408088884083)) 
    \mem_data_dac1[28]_i_1 
       (.I0(\mem_addr_reg[1] [0]),
        .I1(mem_addr_dac1[5]),
        .I2(mem_addr_dac1[2]),
        .I3(\mem_addr_reg[1] [1]),
        .I4(mem_addr_dac1[3]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[28]));
  LUT6 #(
    .INIT(64'hD9559810DD10DD45)) 
    \mem_data_dac1[29]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(mem_addr_dac1[2]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[29]));
  LUT6 #(
    .INIT(64'h0040620062000001)) 
    \mem_data_dac1[2]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(\mem_addr_reg[1] [0]),
        .O(instr_dac1[2]));
  LUT5 #(
    .INIT(32'h3B3333FC)) 
    \mem_data_dac1[30]_i_1 
       (.I0(\mem_addr_reg[1] [0]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [1]),
        .I4(mem_addr_dac1[2]),
        .O(\mem_data_dac1[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9C9C9CD8)) 
    \mem_data_dac1[31]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [1]),
        .I4(mem_addr_dac1[2]),
        .O(instr_dac1[31]));
  LUT6 #(
    .INIT(64'h0000220062000001)) 
    \mem_data_dac1[3]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[3]));
  LUT6 #(
    .INIT(64'h0040000463000000)) 
    \mem_data_dac1[4]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(\mem_addr_reg[1] [0]),
        .O(instr_dac1[4]));
  LUT6 #(
    .INIT(64'h0020000000200400)) 
    \mem_data_dac1[5]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(\mem_addr_reg[1] [1]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(mem_addr_dac1[2]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[5]));
  LUT6 #(
    .INIT(64'h0023000000400000)) 
    \mem_data_dac1[6]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(\mem_addr_reg[1] [0]),
        .I4(\mem_addr_reg[1] [1]),
        .I5(mem_addr_dac1[2]),
        .O(instr_dac1[6]));
  LUT6 #(
    .INIT(64'h1000331000400000)) 
    \mem_data_dac1[7]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(mem_addr_dac1[3]),
        .I2(mem_addr_dac1[4]),
        .I3(mem_addr_dac1[2]),
        .I4(\mem_addr_reg[1] [0]),
        .I5(\mem_addr_reg[1] [1]),
        .O(instr_dac1[7]));
  LUT6 #(
    .INIT(64'h0000201001003000)) 
    \mem_data_dac1[8]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(\mem_addr_reg[1] [0]),
        .I2(\mem_addr_reg[1] [1]),
        .I3(mem_addr_dac1[2]),
        .I4(mem_addr_dac1[3]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[8]));
  LUT6 #(
    .INIT(64'h0000080100000C00)) 
    \mem_data_dac1[9]_i_1 
       (.I0(mem_addr_dac1[5]),
        .I1(\mem_addr_reg[1] [1]),
        .I2(\mem_addr_reg[1] [0]),
        .I3(mem_addr_dac1[2]),
        .I4(mem_addr_dac1[3]),
        .I5(mem_addr_dac1[4]),
        .O(instr_dac1[9]));
  FDRE \mem_data_dac1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[0]),
        .Q(mem_data_dac1[0]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[10]),
        .Q(mem_data_dac1[10]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[11]),
        .Q(mem_data_dac1[11]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[12]),
        .Q(mem_data_dac1[12]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac1[13]_i_1_n_0 ),
        .Q(mem_data_dac1[13]),
        .R(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac1[14]_i_1_n_0 ),
        .Q(mem_data_dac1[14]),
        .R(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac1[15]_i_1_n_0 ),
        .Q(mem_data_dac1[15]),
        .R(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[16]),
        .Q(mem_data_dac1[16]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[17]),
        .Q(mem_data_dac1[17]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[18]),
        .Q(mem_data_dac1[18]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[19]),
        .Q(mem_data_dac1[19]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[1]),
        .Q(mem_data_dac1[1]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac1[20]_i_1_n_0 ),
        .Q(mem_data_dac1[20]),
        .R(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[21]),
        .Q(mem_data_dac1[21]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac1[22]_i_1_n_0 ),
        .Q(mem_data_dac1[22]),
        .R(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[24]),
        .Q(mem_data_dac1[24]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[25]),
        .Q(mem_data_dac1[25]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[26]),
        .Q(mem_data_dac1[26]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[27]),
        .Q(mem_data_dac1[27]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[28]),
        .Q(mem_data_dac1[28]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[29]),
        .Q(mem_data_dac1[29]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[2]),
        .Q(mem_data_dac1[2]),
        .R(1'b0));
  FDSE \mem_data_dac1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_dac1[30]_i_1_n_0 ),
        .Q(mem_data_dac1[30]),
        .S(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[31]),
        .Q(mem_data_dac1[31]),
        .R(1'b0));
  FDSE \mem_data_dac1_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_fsm_dac1_n_27),
        .Q(mem_data_dac1[32]),
        .S(mem_addr_dac1[5]));
  FDRE \mem_data_dac1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[3]),
        .Q(mem_data_dac1[3]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[4]),
        .Q(mem_data_dac1[4]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[5]),
        .Q(mem_data_dac1[5]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[6]),
        .Q(mem_data_dac1[6]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[7]),
        .Q(mem_data_dac1[7]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[8]),
        .Q(mem_data_dac1[8]),
        .R(1'b0));
  FDRE \mem_data_dac1_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(instr_dac1[9]),
        .Q(mem_data_dac1[9]),
        .R(1'b0));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm por_fsm_dac0
       (.D(por_fsm_dac0_n_15),
        .\FSM_sequential_por_sm_state_reg[0]_0 (tile_config_n_184),
        .\FSM_sequential_por_sm_state_reg[0]_1 (dac0_end_stage_r),
        .Q(por_sm_state__0),
        .bgt_sm_done_dac(bgt_sm_done_dac),
        .bgt_sm_start_dac(bgt_sm_start_dac),
        .clear_interrupt_reg_0(dac0_start_stage_r),
        .clock_en_reg_0(p_0_in),
        .clock_en_reg_1(dac0_restart_i_reg_n_0),
        .dac0_bgt_reset_i(dac0_bgt_reset_i),
        .dac0_do_mon(dac0_do_mon),
        .dac0_drprdy_por(dac0_drprdy_por),
        .dac0_por_gnt(dac0_por_gnt),
        .dac0_por_req(dac0_por_req),
        .dac0_powerup_state(dac0_powerup_state),
        .dac0_powerup_state_INST_0_0(dac0_powerup_state_INST_0),
        .dac0_reset_i(dac0_reset_i),
        .dac0_status(dac0_status),
        .done_reg_0(done_reg_0),
        .\drpaddr_por_reg[10]_0 ({dac0_drpaddr_por[10:8],dac0_drpaddr_por[3:2]}),
        .\drpdi_por_i_reg[15]_0 (dac0_drpdi_por),
        .drpen_por(dac0_drpen_por),
        .drpwe_por(dac0_drpwe_por),
        .interrupt_reg_0(por_fsm_dac0_n_3),
        .\mem_addr_reg[0]_0 (por_fsm_dac0_n_13),
        .\mem_addr_reg[1]_0 (por_fsm_dac0_n_14),
        .\mem_addr_reg[3]_0 (mem_addr_dac0),
        .mem_data_dac0({mem_data_dac0[32],mem_data_dac0[30:24],mem_data_dac0[19:18],mem_data_dac0[15:14],mem_data_dac0[6:4]}),
        .p_46_in(p_46_in[7:6]),
        .\por_timer_start_val_reg[7]_0 (\por_timer_start_val_reg[7] ),
        .power_ok_r_reg_0(power_ok_r_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .trim_code(trim_code_dac));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm__parameterized0 por_fsm_dac1
       (.\FSM_sequential_fsm_cs[1]_i_2__4 (\FSM_sequential_fsm_cs[1]_i_2__4 [3:2]),
        .\FSM_sequential_por_sm_state_reg[0]_0 (dac1_end_stage_r),
        .Q({mem_addr_dac1,\mem_addr_reg[1] }),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .bgt_sm_done_dac(bgt_sm_done_dac),
        .clear_interrupt_reg_0(dac1_start_stage_r),
        .cleared_r_reg_0(cleared_r_reg),
        .clocks_ok_r_reg_0(clocks_ok_r_reg),
        .dac1_do_mon(dac1_do_mon),
        .dac1_done_i(dac1_done_i),
        .dac1_done_i_reg(\dac1_end_stage_r_reg[3]_0 [3:1]),
        .dac1_done_i_reg_0(dac1_done_i_reg),
        .dac1_drpen_por(dac1_drpen_por),
        .dac1_drpen_status(dac1_drpen_status),
        .dac1_drprdy_por(dac1_drprdy_por),
        .dac1_drprdy_status(dac1_drprdy_status),
        .dac1_drpwe_por(dac1_drpwe_por),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_por_gnt(dac1_por_gnt),
        .dac1_por_req(dac1_por_req),
        .dac1_powerup_state(dac1_powerup_state),
        .dac1_powerup_state_INST_0_0(dac1_powerup_state_INST_0),
        .dac1_powerup_state_irq(dac1_powerup_state_irq),
        .dac1_sm_reset_i(dac1_sm_reset_i),
        .dac1_status(dac1_status),
        .dac1_status_gnt(dac1_status_gnt),
        .dac1_status_req(dac1_status_req),
        .dac1_tile_config_done(dac1_tile_config_done),
        .dest_out(dest_out),
        .done_reg_0(done_reg),
        .\drpaddr_por_reg[10]_0 ({dac1_drpaddr_por[10:8],dac1_drpaddr_por[6:0]}),
        .\drpdi_por_i[10]_i_3_0 (bgt_fsm_dac_n_13),
        .\drpdi_por_i_reg[15]_0 (dac1_drpdi_por),
        .\drpdi_por_i_reg[5]_0 (bgt_fsm_dac_n_11),
        .\drpdi_por_i_reg[6]_0 (bgt_fsm_dac_n_10),
        .\drpdi_por_i_reg[7]_0 (bgt_fsm_dac_n_12),
        .\drpdi_por_i_reg[8]_0 (bgt_fsm_dac_n_2),
        .\drpdi_por_i_reg[9]_0 (bgt_fsm_dac_n_9),
        .drpwe_por_i_reg_0(p_0_in),
        .drpwe_por_i_reg_1(dac1_restart_i_reg_n_0),
        .\mem_addr_reg[1]_0 (por_fsm_dac1_n_27),
        .\mem_addr_reg[1]_1 (\mem_addr_reg[1]_0 ),
        .\mem_addr_reg[3]_0 (\mem_addr_reg[3] ),
        .mem_data_dac1({mem_data_dac1[32:24],mem_data_dac1[22:0]}),
        .\mem_data_dac1_reg[16] (por_fsm_dac1_n_17),
        .\mem_data_dac1_reg[17] (por_fsm_dac1_n_26),
        .\mem_data_dac1_reg[17]_0 (por_fsm_dac1_n_32),
        .\mem_data_dac1_reg[20] (por_fsm_dac1_n_19),
        .\mem_data_dac1_reg[31] (por_fsm_dac1_n_18),
        .p_5_in(p_5_in),
        .pll_ok_r_reg_0(pll_ok_r_reg),
        .\pll_state_machine.drpaddr_status_reg[10]_0 ({dac1_drpaddr_status[10],dac1_drpaddr_status[6:5]}),
        .por_req_reg_0(por_fsm_dac1_n_31),
        .\por_timer_start_val_reg[11]_0 (\por_timer_start_val_reg[11] ),
        .\por_timer_start_val_reg[20]_0 (\por_timer_start_val_reg[20] ),
        .power_ok_r_reg_0(power_ok_r_reg),
        .\rdata_reg[9]_0 ({por_fsm_dac1_n_28,por_fsm_dac1_n_29,por_fsm_dac1_n_30}),
        .s_axi_aclk(s_axi_aclk),
        .sm_reset_pulse0(sm_reset_pulse0),
        .sm_reset_r(sm_reset_r),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3] ),
        .trim_code(trim_code_dac));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled por_fsm_disabled_adc0
       (.E(drp_arbiter_adc0_n_39),
        .\FSM_onehot_por_sm_state_reg[6]_0 (por_fsm_disabled_adc0_n_6),
        .Q(p_0_in),
        .adc0_do_mon(adc0_do_mon),
        .adc0_drpaddr_por(adc0_drpaddr_por),
        .adc0_drpen_por(adc0_drpen_por),
        .adc0_drprdy_por(adc0_drprdy_por),
        .adc0_drpwe_por(adc0_drpwe_por),
        .adc0_por_gnt(adc0_por_gnt),
        .adc0_por_req(adc0_por_req),
        .adc0_powerup_state(adc0_powerup_state),
        .adc0_powerup_state_INST_0_0(adc0_powerup_state_INST_0),
        .adc0_reset_i(adc0_reset_i),
        .adc0_status(adc0_status),
        .\clock_en_count_reg[0]_0 (adc0_restart_i_reg_n_0),
        .done_reg_0(done_reg_1),
        .done_reg_1(done_reg_5),
        .\drpdi_por_reg[15]_0 (adc0_drpdi_por),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7] ),
        .s_axi_aclk(s_axi_aclk),
        .tile_config_done(tile_config_done));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_5 por_fsm_disabled_adc1
       (.E(drp_arbiter_adc1_n_38),
        .\FSM_onehot_por_sm_state_reg[6]_0 (por_fsm_disabled_adc1_n_6),
        .Q(p_0_in),
        .adc1_do_mon(adc1_do_mon),
        .adc1_drpaddr_por(adc1_drpaddr_por),
        .adc1_drpen_por(adc1_drpen_por),
        .adc1_drprdy_por(adc1_drprdy_por),
        .adc1_drpwe_por(adc1_drpwe_por),
        .adc1_por_gnt(adc1_por_gnt),
        .adc1_por_req(adc1_por_req),
        .adc1_powerup_state(adc1_powerup_state),
        .adc1_powerup_state_INST_0_0(adc1_powerup_state_INST_0),
        .adc1_status(adc1_status),
        .\clock_en_count_reg[0]_0 (adc1_restart_i_reg_n_0),
        .done_reg_0(done_reg_2),
        .done_reg_1(done_reg_6),
        .\drpdi_por_reg[15]_0 (adc1_drpdi_por),
        .p_1_in(p_1_in),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_0 ),
        .s_axi_aclk(s_axi_aclk),
        .tile_config_done(tile_config_done));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_6 por_fsm_disabled_adc2
       (.E(drp_arbiter_adc2_n_38),
        .\FSM_onehot_por_sm_state_reg[6]_0 (por_fsm_disabled_adc2_n_6),
        .Q(p_0_in),
        .adc2_do_mon(adc2_do_mon),
        .adc2_drpaddr_por(adc2_drpaddr_por),
        .adc2_drpen_por(adc2_drpen_por),
        .adc2_drprdy_por(adc2_drprdy_por),
        .adc2_drpwe_por(adc2_drpwe_por),
        .adc2_por_gnt(adc2_por_gnt),
        .adc2_por_req(adc2_por_req),
        .adc2_powerup_state(adc2_powerup_state),
        .adc2_powerup_state_INST_0_0(adc2_powerup_state_INST_0),
        .adc2_status(adc2_status),
        .\clock_en_count_reg[0]_0 (adc2_restart_i_reg_n_0),
        .done_reg_0(done_reg_3),
        .done_reg_1(done_reg_7),
        .\drpdi_por_reg[15]_0 (adc2_drpdi_por),
        .p_2_in(p_2_in),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_1 ),
        .s_axi_aclk(s_axi_aclk),
        .tile_config_done(tile_config_done));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_7 por_fsm_disabled_adc3
       (.E(drp_arbiter_adc3_n_35),
        .\FSM_onehot_por_sm_state_reg[6]_0 (por_fsm_disabled_adc3_n_6),
        .Q(p_0_in),
        .STATUS_COMMON(STATUS_COMMON),
        .adc3_do_mon(adc3_do_mon),
        .adc3_drpaddr_por(adc3_drpaddr_por),
        .adc3_drpen_por(adc3_drpen_por),
        .adc3_drprdy_por(adc3_drprdy_por),
        .adc3_drpwe_por(adc3_drpwe_por),
        .adc3_por_gnt(adc3_por_gnt),
        .adc3_por_req(adc3_por_req),
        .adc3_powerup_state(adc3_powerup_state),
        .adc3_status(adc3_status),
        .\clock_en_count_reg[0]_0 (adc3_restart_i_reg_n_0),
        .done_reg_0(done_reg_4),
        .done_reg_1(done_reg_8),
        .\drpdi_por_reg[15]_0 (adc3_drpdi_por),
        .p_3_in(p_3_in),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_2 ),
        .s_axi_aclk(s_axi_aclk),
        .tile_config_done(tile_config_done));
  FDSE \reset_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(p_0_in__0[1]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(p_0_in__0[2]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(p_0_in__0[3]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(p_0_in__0[4]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(p_0_in),
        .S(por_sm_reset));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable[0]_i_2 
       (.I0(\tc_enable_reg[0]_0 [1]),
        .I1(\tc_enable_reg[0]_0 [0]),
        .I2(\tc_enable_reg[0]_0 [2]),
        .I3(\tc_enable_reg[0]_0 [3]),
        .I4(tc_enable_reg124_in),
        .O(tc_enable_reg026_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[0]_i_3 
       (.I0(\tc_enable[0]_i_2_0 [3]),
        .I1(\tc_enable[0]_i_2_0 [2]),
        .I2(\tc_enable[0]_i_2_0 [0]),
        .I3(\tc_enable[0]_i_2_0 [1]),
        .O(tc_enable_reg124_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable[4]_i_2 
       (.I0(p_46_in[5]),
        .I1(p_46_in[4]),
        .I2(p_46_in[6]),
        .I3(p_46_in[7]),
        .I4(tc_enable_reg112_in),
        .O(tc_enable_reg014_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[4]_i_3 
       (.I0(p_46_in[3]),
        .I1(p_46_in[2]),
        .I2(p_46_in[0]),
        .I3(p_46_in[1]),
        .O(tc_enable_reg112_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2 
       (.I0(\tc_enable_reg[1]_0 [1]),
        .I1(\tc_enable_reg[1]_0 [0]),
        .I2(\tc_enable_reg[1]_0 [2]),
        .I3(\tc_enable_reg[1]_0 [3]),
        .I4(tc_enable_reg121_in),
        .O(tc_enable_reg023_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_3 
       (.I0(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [3]),
        .I1(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [2]),
        .I2(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [0]),
        .I3(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [1]),
        .O(tc_enable_reg121_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2 
       (.I0(\tc_enable_reg[2]_0 [1]),
        .I1(\tc_enable_reg[2]_0 [0]),
        .I2(\tc_enable_reg[2]_0 [2]),
        .I3(\tc_enable_reg[2]_0 [3]),
        .I4(tc_enable_reg118_in),
        .O(tc_enable_reg020_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_3 
       (.I0(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [3]),
        .I1(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [2]),
        .I2(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [0]),
        .I3(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [1]),
        .O(tc_enable_reg118_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2 
       (.I0(\tc_enable_reg[3]_0 [1]),
        .I1(\tc_enable_reg[3]_0 [0]),
        .I2(\tc_enable_reg[3]_0 [2]),
        .I3(\tc_enable_reg[3]_0 [3]),
        .I4(tc_enable_reg115_in),
        .O(tc_enable_reg017_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_3 
       (.I0(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [3]),
        .I1(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [2]),
        .I2(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [0]),
        .I3(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [1]),
        .O(tc_enable_reg115_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_2 
       (.I0(\dac1_start_stage_r_reg[3]_0 [1]),
        .I1(\dac1_start_stage_r_reg[3]_0 [0]),
        .I2(\dac1_start_stage_r_reg[3]_0 [2]),
        .I3(\dac1_start_stage_r_reg[3]_0 [3]),
        .I4(tc_enable_reg1),
        .O(tc_enable_reg0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_3 
       (.I0(\dac1_end_stage_r_reg[3]_0 [3]),
        .I1(\dac1_end_stage_r_reg[3]_0 [2]),
        .I2(\dac1_end_stage_r_reg[3]_0 [0]),
        .I3(\dac1_end_stage_r_reg[3]_0 [1]),
        .O(tc_enable_reg1));
  FDSE \tc_enable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_74),
        .Q(tc_enable[0]),
        .S(p_0_in));
  FDSE \tc_enable_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_75),
        .Q(tc_enable[1]),
        .S(p_0_in));
  FDSE \tc_enable_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_76),
        .Q(tc_enable[2]),
        .S(p_0_in));
  FDSE \tc_enable_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_77),
        .Q(tc_enable[3]),
        .S(p_0_in));
  FDSE \tc_enable_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_78),
        .Q(tc_enable[4]),
        .S(p_0_in));
  FDSE \tc_enable_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_79),
        .Q(tc_enable[5]),
        .S(p_0_in));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_tile_config tile_config
       (.D(p_1_out),
        .E(E),
        .\FSM_onehot_state_reg[1] (tile_config_n_87),
        .\FSM_onehot_state_reg[1]_0 (tile_config_n_93),
        .\FSM_onehot_state_reg[1]_1 (tile_config_n_94),
        .\FSM_sequential_por_sm_state_reg[0] (por_sm_state__0),
        .\FSM_sequential_por_sm_state_reg[1] (tile_config_n_184),
        .\FSM_sequential_tc_sm_state_reg[0]_0 (tile_config_n_74),
        .\FSM_sequential_tc_sm_state_reg[0]_1 (tile_config_n_75),
        .\FSM_sequential_tc_sm_state_reg[0]_2 (tile_config_n_76),
        .\FSM_sequential_tc_sm_state_reg[0]_3 (tile_config_n_77),
        .\FSM_sequential_tc_sm_state_reg[0]_4 (tile_config_n_78),
        .\FSM_sequential_tc_sm_state_reg[0]_5 (tile_config_n_79),
        .\FSM_sequential_tc_sm_state_reg[0]_6 (drp_arbiter_dac0_n_42),
        .\FSM_sequential_tc_sm_state_reg[0]_7 (drp_arbiter_adc0_n_38),
        .Q({Q[10:8],Q[6:0]}),
        .adc0_daddr_mon({adc0_daddr_mon[6],adc0_daddr_mon[4:3],adc0_daddr_mon[1]}),
        .\adc0_daddr_mon[10]_INST_0 (drp_arbiter_adc0_n_36),
        .adc0_den_mon_INST_0(\FSM_onehot_state_reg[2]_0 [0]),
        .adc0_den_mon_INST_0_0(drp_arbiter_adc0_n_11),
        .adc0_den_mon_INST_0_1(fsm_cs),
        .adc0_drpaddr_por(adc0_drpaddr_por),
        .adc0_drpaddr_tc({adc0_drpaddr_tc[9],adc0_drpaddr_tc[5],adc0_drpaddr_tc[2],adc0_drpaddr_tc[0]}),
        .adc0_drpen_tc(adc0_drpen_tc),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc0_reset_i(adc0_reset_i),
        .adc0_restart_i_reg(tile_config_n_190),
        .adc0_restart_i_reg_0(adc0_restart_i_reg_n_0),
        .adc0_restart_pending(adc0_restart_pending),
        .adc0_restart_pending_reg(tile_config_n_68),
        .adc0_restart_pending_reg_0(adc0_restart_pending_reg_0),
        .adc1_daddr_mon({adc1_daddr_mon[6],adc1_daddr_mon[4:3],adc1_daddr_mon[1]}),
        .\adc1_daddr_mon[10]_INST_0 (drp_arbiter_adc1_n_37),
        .adc1_den_mon_INST_0(\FSM_onehot_state_reg[2]_1 [0]),
        .adc1_den_mon_INST_0_0(drp_arbiter_adc1_n_11),
        .adc1_den_mon_INST_0_1(fsm_cs_0),
        .adc1_drpaddr_por(adc1_drpaddr_por),
        .adc1_drpen_tc(adc1_drpen_tc),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc1_restart_i_reg(tile_config_n_189),
        .adc1_restart_i_reg_0(adc1_restart_i_reg_n_0),
        .adc1_restart_pending(adc1_restart_pending),
        .adc1_restart_pending_reg(tile_config_n_69),
        .adc1_restart_pending_reg_0(adc1_restart_pending_reg_0),
        .adc2_daddr_mon({adc2_daddr_mon[6],adc2_daddr_mon[4:3],adc2_daddr_mon[1]}),
        .\adc2_daddr_mon[10]_INST_0 (drp_arbiter_adc2_n_36),
        .adc2_den_mon_INST_0(\FSM_onehot_state_reg[2]_2 [0]),
        .adc2_den_mon_INST_0_0(drp_arbiter_adc2_n_9),
        .adc2_den_mon_INST_0_1(fsm_cs_1),
        .adc2_drpaddr_por(adc2_drpaddr_por),
        .adc2_drpdi_tc(adc2_drpdi_tc),
        .adc2_drpen_tc(adc2_drpen_tc),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc2_restart_i_reg(tile_config_n_188),
        .adc2_restart_i_reg_0(adc2_restart_i_reg_n_0),
        .adc2_restart_pending(adc2_restart_pending),
        .adc2_restart_pending_reg(tile_config_n_70),
        .adc2_restart_pending_reg_0(adc2_restart_pending_reg_0),
        .adc3_daddr_mon({adc3_daddr_mon[6],adc3_daddr_mon[4:3],adc3_daddr_mon[1]}),
        .\adc3_daddr_mon[10]_INST_0 (drp_arbiter_adc3_n_33),
        .adc3_drpaddr_por(adc3_drpaddr_por),
        .adc3_drpaddr_tc({adc3_drpaddr_tc[9],adc3_drpaddr_tc[5],adc3_drpaddr_tc[2],adc3_drpaddr_tc[0]}),
        .adc3_drpdi_tc(adc3_drpdi_tc),
        .adc3_drpen_tc(adc3_drpen_tc),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .adc3_restart_i_reg(tile_config_n_187),
        .adc3_restart_i_reg_0(adc3_restart_i_reg_n_0),
        .adc3_restart_pending(adc3_restart_pending),
        .adc3_restart_pending_reg(tile_config_n_71),
        .adc3_restart_pending_reg_0(adc3_restart_pending_reg_0),
        .\dac0_daddr_mon[0]_INST_0 (drp_arbiter_dac0_n_38),
        .\dac0_daddr_mon[0]_INST_0_0 (drp_arbiter_dac0_n_8),
        .\dac0_di_mon[15]_INST_0 (vout12_n),
        .dac0_drpaddr_tc({dac0_drpaddr_tc[6],dac0_drpaddr_tc[4],dac0_drpaddr_tc[2]}),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .dac0_reset_i(dac0_reset_i),
        .dac0_restart_i_reg(tile_config_n_186),
        .dac0_restart_i_reg_0(dac0_restart_i_reg_n_0),
        .dac0_restart_pending(dac0_restart_pending),
        .dac0_restart_pending_reg(tile_config_n_72),
        .\dac1_daddr_mon[10]_INST_0 (dac1_drpaddr_status[10]),
        .\dac1_daddr_mon[9]_INST_0 (drp_arbiter_dac1_n_42),
        .dac1_drpaddr_tc({dac1_drpaddr_tc[4:3],dac1_drpaddr_tc[0]}),
        .dac1_drpdi_tc(dac1_drpdi_tc),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .dac1_restart_i_reg(tile_config_n_185),
        .dac1_restart_i_reg_0(dac1_restart_i_reg_n_0),
        .dac1_restart_pending(dac1_restart_pending),
        .dac1_restart_pending_reg(tile_config_n_73),
        .dac1_restart_pending_reg_0(\dac1_end_stage_r_reg[0]_0 ),
        .dac1_tile_config_done(dac1_tile_config_done),
        .\data_reg[17] (tile_config_n_111),
        .\data_reg[18] (tile_config_n_110),
        .\data_reg[21] (tile_config_n_109),
        .\data_reg[22] (tile_config_n_108),
        .\data_reg[24] (tile_config_n_86),
        .\data_reg[24]_0 (tile_config_n_88),
        .\data_reg[24]_1 (tile_config_n_99),
        .\data_reg[25] (tile_config_n_107),
        .\data_reg[26] (tile_config_n_8),
        .\data_reg[26]_0 (tile_config_n_64),
        .\data_reg[26]_1 (tile_config_n_65),
        .\data_reg[26]_2 (tile_config_n_66),
        .\data_reg[26]_3 (tile_config_n_67),
        .\data_reg[26]_4 (tile_config_n_113),
        .\data_reg[26]_5 (tile_config_n_114),
        .\data_reg[26]_6 (tile_config_n_118),
        .\data_reg[26]_7 (tile_config_n_119),
        .\data_reg[27] (tile_config_n_48),
        .\data_reg[27]_0 (tile_config_n_49),
        .\data_reg[27]_1 (tile_config_n_50),
        .\data_reg[27]_10 (tile_config_n_59),
        .\data_reg[27]_11 (tile_config_n_60),
        .\data_reg[27]_12 (tile_config_n_61),
        .\data_reg[27]_13 (tile_config_n_62),
        .\data_reg[27]_14 (tile_config_n_63),
        .\data_reg[27]_15 (tile_config_n_85),
        .\data_reg[27]_2 (tile_config_n_51),
        .\data_reg[27]_3 (tile_config_n_52),
        .\data_reg[27]_4 (tile_config_n_53),
        .\data_reg[27]_5 (tile_config_n_54),
        .\data_reg[27]_6 (tile_config_n_55),
        .\data_reg[27]_7 (tile_config_n_56),
        .\data_reg[27]_8 (tile_config_n_57),
        .\data_reg[27]_9 (tile_config_n_58),
        .\data_reg[28] (tile_index),
        .\data_reg[28]_0 (tile_config_n_13),
        .\data_reg[28]_1 (tile_config_n_14),
        .\data_reg[28]_10 (tile_config_n_40),
        .\data_reg[28]_11 (tile_config_n_41),
        .\data_reg[28]_12 (tile_config_n_42),
        .\data_reg[28]_13 (tile_config_n_43),
        .\data_reg[28]_14 (tile_config_n_44),
        .\data_reg[28]_15 (tile_config_n_45),
        .\data_reg[28]_16 (tile_config_n_46),
        .\data_reg[28]_17 (tile_config_n_47),
        .\data_reg[28]_18 (tile_config_n_104),
        .\data_reg[28]_2 (tile_config_n_32),
        .\data_reg[28]_3 (tile_config_n_33),
        .\data_reg[28]_4 (tile_config_n_34),
        .\data_reg[28]_5 (tile_config_n_35),
        .\data_reg[28]_6 (tile_config_n_36),
        .\data_reg[28]_7 (tile_config_n_37),
        .\data_reg[28]_8 (tile_config_n_38),
        .\data_reg[28]_9 (tile_config_n_39),
        .\drp_addr_reg[0] (tile_config_n_7),
        .\drp_addr_reg[10] (tile_config_n_15),
        .\drp_addr_reg[1] (tile_config_n_10),
        .\drp_addr_reg[3] (tile_config_n_11),
        .\drp_addr_reg[5] (tile_config_n_12),
        .drp_den_reg_0(tile_config_n_112),
        .\drp_di_reg[0] (tile_config_n_31),
        .\drp_di_reg[10] (tile_config_n_21),
        .\drp_di_reg[11] (tile_config_n_20),
        .\drp_di_reg[12] (tile_config_n_19),
        .\drp_di_reg[13] (tile_config_n_18),
        .\drp_di_reg[14] (tile_config_n_17),
        .\drp_di_reg[15] (tile_config_n_16),
        .\drp_di_reg[1] (tile_config_n_30),
        .\drp_di_reg[2] (tile_config_n_29),
        .\drp_di_reg[3] (tile_config_n_28),
        .\drp_di_reg[4] (tile_config_n_27),
        .\drp_di_reg[5] (tile_config_n_26),
        .\drp_di_reg[6] (tile_config_n_25),
        .\drp_di_reg[7] (tile_config_n_24),
        .\drp_di_reg[8] (tile_config_n_23),
        .\drp_di_reg[9] (tile_config_n_22),
        .\drp_drdy_r_reg[0] (drp_arbiter_dac1_n_12),
        .drp_req_dac0_reg_0(p_0_in),
        .drp_wen(drp_wen),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .p_5_in(p_5_in),
        .\pll_state_machine.drpaddr_status_reg[10] (tile_config_n_106),
        .por_sm_reset(por_sm_reset),
        .\rdata_reg[15] (drp_arbiter_adc0_n_37),
        .\rdata_reg[15]_0 (drp_arbiter_adc0_n_35),
        .\rdata_reg[15]_1 (drp_arbiter_adc1_n_20),
        .\rdata_reg[15]_2 (drp_arbiter_adc1_n_19),
        .\rdata_reg[15]_3 (drp_arbiter_adc2_n_37),
        .\rdata_reg[15]_4 (drp_arbiter_adc2_n_35),
        .\rdata_reg[15]_5 (drp_arbiter_adc3_n_34),
        .\rdata_reg[15]_6 (drp_arbiter_adc3_n_32),
        .s_axi_aclk(s_axi_aclk),
        .status_drp_arb_gnt_i(status_drp_arb_gnt_i),
        .tc_enable(tc_enable),
        .tc_enable_reg0(tc_enable_reg0),
        .tc_enable_reg014_out(tc_enable_reg014_out),
        .tc_enable_reg017_out(tc_enable_reg017_out),
        .tc_enable_reg020_out(tc_enable_reg020_out),
        .tc_enable_reg023_out(tc_enable_reg023_out),
        .tc_enable_reg026_out(tc_enable_reg026_out),
        .tc_gnt_adc3(tc_gnt_adc3),
        .tc_req_adc0(tc_req_adc0),
        .tc_req_adc1(tc_req_adc1),
        .tc_req_adc2(tc_req_adc2),
        .tc_req_adc3(tc_req_adc3),
        .tc_req_dac0(tc_req_dac0),
        .tc_req_dac1(tc_req_dac1),
        .tile_config_done(tile_config_done),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq
   (read_ack_tog,
    read_ack_tog_r,
    read_ack_tog_reg,
    read_ack_tog_r_reg,
    read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    read_ack_tog_reg_1,
    read_ack_tog_r_reg_1,
    read_ack_tog_reg_2,
    read_ack_tog_r_reg_2,
    read_ack_tog_reg_3,
    read_ack_tog_r_reg_3,
    dac1_powerup_state_irq,
    read_ack_tog_reg_4,
    axi_read_req_r_reg,
    s_axi_aclk,
    axi_read_req_r_reg_0,
    axi_read_req_r_reg_1,
    axi_read_req_r_reg_2,
    axi_read_req_r_reg_3,
    axi_read_req_r_reg_4,
    dac1_powerup_state_out_reg_0,
    s_axi_aresetn,
    dac1_powerup_state_out_reg_1,
    axi_read_req_tog_reg,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_read_req_tog_reg_2,
    axi_read_req_tog_reg_3,
    axi_read_req_tog_reg_4,
    axi_read_req_tog_reg_5);
  output read_ack_tog;
  output read_ack_tog_r;
  output read_ack_tog_reg;
  output read_ack_tog_r_reg;
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output read_ack_tog_reg_1;
  output read_ack_tog_r_reg_1;
  output read_ack_tog_reg_2;
  output read_ack_tog_r_reg_2;
  output read_ack_tog_reg_3;
  output read_ack_tog_r_reg_3;
  output dac1_powerup_state_irq;
  input read_ack_tog_reg_4;
  input [0:0]axi_read_req_r_reg;
  input s_axi_aclk;
  input [0:0]axi_read_req_r_reg_0;
  input [0:0]axi_read_req_r_reg_1;
  input [0:0]axi_read_req_r_reg_2;
  input [0:0]axi_read_req_r_reg_3;
  input [0:0]axi_read_req_r_reg_4;
  input dac1_powerup_state_out_reg_0;
  input s_axi_aresetn;
  input dac1_powerup_state_out_reg_1;
  input axi_read_req_tog_reg;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_read_req_tog_reg_2;
  input axi_read_req_tog_reg_3;
  input axi_read_req_tog_reg_4;
  input axi_read_req_tog_reg_5;

  wire [0:0]axi_read_req_r_reg;
  wire [0:0]axi_read_req_r_reg_0;
  wire [0:0]axi_read_req_r_reg_1;
  wire [0:0]axi_read_req_r_reg_2;
  wire [0:0]axi_read_req_r_reg_3;
  wire [0:0]axi_read_req_r_reg_4;
  wire axi_read_req_tog_reg;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_2;
  wire axi_read_req_tog_reg_3;
  wire axi_read_req_tog_reg_4;
  wire axi_read_req_tog_reg_5;
  wire dac1_powerup_state_irq;
  wire dac1_powerup_state_out_reg_0;
  wire dac1_powerup_state_out_reg_1;
  wire i_dac1_powerup_state_ack_n_2;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_r_reg;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_2;
  wire read_ack_tog_r_reg_3;
  wire read_ack_tog_reg;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire read_ack_tog_reg_2;
  wire read_ack_tog_reg_3;
  wire read_ack_tog_reg_4;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  FDRE dac1_powerup_state_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_dac1_powerup_state_ack_n_2),
        .Q(dac1_powerup_state_irq),
        .R(1'b0));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_8 i_adc0_powerup_state_ack
       (.axi_read_req_r_reg_0(axi_read_req_r_reg),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_3),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_r(read_ack_tog_r),
        .read_ack_tog_reg_0(read_ack_tog_reg_4),
        .s_axi_aclk(s_axi_aclk));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_9 i_adc1_powerup_state_ack
       (.axi_read_req_r_reg_0(axi_read_req_r_reg_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_2),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg),
        .read_ack_tog_reg_0(read_ack_tog_reg),
        .read_ack_tog_reg_1(read_ack_tog_reg_4),
        .s_axi_aclk(s_axi_aclk));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_10 i_adc2_powerup_state_ack
       (.axi_read_req_r_reg_0(axi_read_req_r_reg_1),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_1),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_0),
        .read_ack_tog_reg_0(read_ack_tog_reg_0),
        .read_ack_tog_reg_1(read_ack_tog_reg_4),
        .s_axi_aclk(s_axi_aclk));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_11 i_adc3_powerup_state_ack
       (.axi_read_req_r_reg_0(axi_read_req_r_reg_2),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_1),
        .read_ack_tog_reg_0(read_ack_tog_reg_1),
        .read_ack_tog_reg_1(read_ack_tog_reg_4),
        .s_axi_aclk(s_axi_aclk));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_12 i_dac0_powerup_state_ack
       (.axi_read_req_r_reg_0(axi_read_req_r_reg_3),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_5),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_2),
        .read_ack_tog_reg_0(read_ack_tog_reg_2),
        .read_ack_tog_reg_1(read_ack_tog_reg_4),
        .s_axi_aclk(s_axi_aclk));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_13 i_dac1_powerup_state_ack
       (.axi_read_req_r_reg_0(axi_read_req_r_reg_4),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_4),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .dac1_powerup_state_out_reg(dac1_powerup_state_out_reg_0),
        .dac1_powerup_state_out_reg_0(dac1_powerup_state_out_reg_1),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_3),
        .read_ack_tog_reg_0(read_ack_tog_reg_3),
        .read_ack_tog_reg_1(read_ack_tog_reg_4),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(i_dac1_powerup_state_ack_n_2));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_register_decode" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_register_decode
   (\bus2ip_addr_reg_reg[9] ,
    \bus2ip_addr_reg_reg[3] ,
    \bus2ip_addr_reg_reg[9]_0 ,
    \bus2ip_addr_reg_reg[3]_0 ,
    \bus2ip_addr_reg_reg[8] ,
    \bus2ip_addr_reg_reg[8]_0 ,
    \bus2ip_addr_reg_reg[9]_1 ,
    \bus2ip_addr_reg_reg[2] ,
    \bus2ip_addr_reg_reg[7] ,
    \bus2ip_addr_reg_reg[9]_2 ,
    \bus2ip_addr_reg_reg[3]_1 ,
    \bus2ip_addr_reg_reg[4] ,
    \bus2ip_addr_reg_reg[5] ,
    \bus2ip_addr_reg_reg[4]_0 ,
    \bus2ip_addr_reg_reg[5]_0 ,
    \bus2ip_addr_reg_reg[9]_3 ,
    \bus2ip_addr_reg_reg[9]_4 ,
    \bus2ip_addr_reg_reg[9]_5 ,
    \bus2ip_addr_reg_reg[9]_6 ,
    \bus2ip_addr_reg_reg[9]_7 ,
    \bus2ip_addr_reg_reg[9]_8 ,
    \bus2ip_addr_reg_reg[9]_9 ,
    \bus2ip_addr_reg_reg[4]_1 ,
    \bus2ip_addr_reg_reg[3]_2 ,
    \bus2ip_addr_reg_reg[5]_1 ,
    \bus2ip_addr_reg_reg[3]_3 ,
    \bus2ip_addr_reg_reg[6] ,
    \bus2ip_addr_reg_reg[3]_4 ,
    \bus2ip_addr_reg_reg[5]_2 ,
    \bus2ip_addr_reg_reg[2]_0 ,
    \bus2ip_addr_reg_reg[2]_1 ,
    \bus2ip_addr_reg_reg[4]_2 ,
    \bus2ip_addr_reg_reg[6]_0 ,
    \bus2ip_addr_reg_reg[2]_2 ,
    \bus2ip_addr_reg_reg[3]_5 ,
    \bus2ip_addr_reg_reg[3]_6 ,
    \bus2ip_addr_reg_reg[6]_1 ,
    \bus2ip_addr_reg_reg[4]_3 ,
    \bus2ip_addr_reg_reg[2]_3 ,
    \bus2ip_addr_reg_reg[9]_10 ,
    \bus2ip_addr_reg_reg[8]_1 ,
    Q);
  output \bus2ip_addr_reg_reg[9] ;
  output \bus2ip_addr_reg_reg[3] ;
  output \bus2ip_addr_reg_reg[9]_0 ;
  output \bus2ip_addr_reg_reg[3]_0 ;
  output \bus2ip_addr_reg_reg[8] ;
  output \bus2ip_addr_reg_reg[8]_0 ;
  output \bus2ip_addr_reg_reg[9]_1 ;
  output \bus2ip_addr_reg_reg[2] ;
  output \bus2ip_addr_reg_reg[7] ;
  output \bus2ip_addr_reg_reg[9]_2 ;
  output \bus2ip_addr_reg_reg[3]_1 ;
  output \bus2ip_addr_reg_reg[4] ;
  output \bus2ip_addr_reg_reg[5] ;
  output \bus2ip_addr_reg_reg[4]_0 ;
  output \bus2ip_addr_reg_reg[5]_0 ;
  output \bus2ip_addr_reg_reg[9]_3 ;
  output \bus2ip_addr_reg_reg[9]_4 ;
  output \bus2ip_addr_reg_reg[9]_5 ;
  output \bus2ip_addr_reg_reg[9]_6 ;
  output \bus2ip_addr_reg_reg[9]_7 ;
  output \bus2ip_addr_reg_reg[9]_8 ;
  output \bus2ip_addr_reg_reg[9]_9 ;
  output \bus2ip_addr_reg_reg[4]_1 ;
  output \bus2ip_addr_reg_reg[3]_2 ;
  output \bus2ip_addr_reg_reg[5]_1 ;
  output \bus2ip_addr_reg_reg[3]_3 ;
  output \bus2ip_addr_reg_reg[6] ;
  output \bus2ip_addr_reg_reg[3]_4 ;
  output \bus2ip_addr_reg_reg[5]_2 ;
  output \bus2ip_addr_reg_reg[2]_0 ;
  output \bus2ip_addr_reg_reg[2]_1 ;
  output \bus2ip_addr_reg_reg[4]_2 ;
  output \bus2ip_addr_reg_reg[6]_0 ;
  output \bus2ip_addr_reg_reg[2]_2 ;
  output \bus2ip_addr_reg_reg[3]_5 ;
  output \bus2ip_addr_reg_reg[3]_6 ;
  output \bus2ip_addr_reg_reg[6]_1 ;
  output \bus2ip_addr_reg_reg[4]_3 ;
  output \bus2ip_addr_reg_reg[2]_3 ;
  output \bus2ip_addr_reg_reg[9]_10 ;
  output \bus2ip_addr_reg_reg[8]_1 ;
  input [7:0]Q;

  wire [7:0]Q;
  wire \bus2ip_addr_reg_reg[2] ;
  wire \bus2ip_addr_reg_reg[2]_0 ;
  wire \bus2ip_addr_reg_reg[2]_1 ;
  wire \bus2ip_addr_reg_reg[2]_2 ;
  wire \bus2ip_addr_reg_reg[2]_3 ;
  wire \bus2ip_addr_reg_reg[3] ;
  wire \bus2ip_addr_reg_reg[3]_0 ;
  wire \bus2ip_addr_reg_reg[3]_1 ;
  wire \bus2ip_addr_reg_reg[3]_2 ;
  wire \bus2ip_addr_reg_reg[3]_3 ;
  wire \bus2ip_addr_reg_reg[3]_4 ;
  wire \bus2ip_addr_reg_reg[3]_5 ;
  wire \bus2ip_addr_reg_reg[3]_6 ;
  wire \bus2ip_addr_reg_reg[4] ;
  wire \bus2ip_addr_reg_reg[4]_0 ;
  wire \bus2ip_addr_reg_reg[4]_1 ;
  wire \bus2ip_addr_reg_reg[4]_2 ;
  wire \bus2ip_addr_reg_reg[4]_3 ;
  wire \bus2ip_addr_reg_reg[5] ;
  wire \bus2ip_addr_reg_reg[5]_0 ;
  wire \bus2ip_addr_reg_reg[5]_1 ;
  wire \bus2ip_addr_reg_reg[5]_2 ;
  wire \bus2ip_addr_reg_reg[6] ;
  wire \bus2ip_addr_reg_reg[6]_0 ;
  wire \bus2ip_addr_reg_reg[6]_1 ;
  wire \bus2ip_addr_reg_reg[7] ;
  wire \bus2ip_addr_reg_reg[8] ;
  wire \bus2ip_addr_reg_reg[8]_0 ;
  wire \bus2ip_addr_reg_reg[8]_1 ;
  wire \bus2ip_addr_reg_reg[9] ;
  wire \bus2ip_addr_reg_reg[9]_0 ;
  wire \bus2ip_addr_reg_reg[9]_1 ;
  wire \bus2ip_addr_reg_reg[9]_10 ;
  wire \bus2ip_addr_reg_reg[9]_2 ;
  wire \bus2ip_addr_reg_reg[9]_3 ;
  wire \bus2ip_addr_reg_reg[9]_4 ;
  wire \bus2ip_addr_reg_reg[9]_5 ;
  wire \bus2ip_addr_reg_reg[9]_6 ;
  wire \bus2ip_addr_reg_reg[9]_7 ;
  wire \bus2ip_addr_reg_reg[9]_8 ;
  wire \bus2ip_addr_reg_reg[9]_9 ;

  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \IP2Bus_Data[0]_i_51 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[7]),
        .O(\bus2ip_addr_reg_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_57 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\bus2ip_addr_reg_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[14]_i_58 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\bus2ip_addr_reg_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \IP2Bus_Data[15]_i_114 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .O(\bus2ip_addr_reg_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \IP2Bus_Data[15]_i_117 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\bus2ip_addr_reg_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \IP2Bus_Data[15]_i_57 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\bus2ip_addr_reg_reg[3]_1 ),
        .O(\bus2ip_addr_reg_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[15]_i_86 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .O(\bus2ip_addr_reg_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \IP2Bus_Data[17]_i_11 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\bus2ip_addr_reg_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \IP2Bus_Data[22]_i_16 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .O(\bus2ip_addr_reg_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \IP2Bus_Data[25]_i_14 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[3]),
        .O(\bus2ip_addr_reg_reg[9]_10 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[25]_i_15 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[2]),
        .O(\bus2ip_addr_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \IP2Bus_Data[29]_i_16 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[6]),
        .O(\bus2ip_addr_reg_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[31]_i_33 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[7]),
        .O(\bus2ip_addr_reg_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \adc0_fifo_disable[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\bus2ip_addr_reg_reg[5]_0 ),
        .O(\bus2ip_addr_reg_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \adc3_end_stage[3]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\bus2ip_addr_reg_reg[2] ),
        .O(\bus2ip_addr_reg_reg[9]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    adc3_reset_i_2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\bus2ip_addr_reg_reg[3] ),
        .O(\bus2ip_addr_reg_reg[9]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    axi_RdAck_r_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\bus2ip_addr_reg_reg[5]_1 ),
        .O(\bus2ip_addr_reg_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    axi_read_req_r_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .O(\bus2ip_addr_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    axi_read_req_r_i_2__0
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\bus2ip_addr_reg_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    axi_read_req_r_i_2__1
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\bus2ip_addr_reg_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    axi_read_req_r_i_2__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .O(\bus2ip_addr_reg_reg[3]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    axi_read_req_r_i_3
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(\bus2ip_addr_reg_reg[3] ),
        .O(\bus2ip_addr_reg_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    axi_read_req_r_i_3__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .O(\bus2ip_addr_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    axi_read_req_r_i_3__1
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\bus2ip_addr_reg_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_read_req_r_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\bus2ip_addr_reg_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    axi_read_req_r_i_4__0
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\bus2ip_addr_reg_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    axi_read_req_tog_i_2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\bus2ip_addr_reg_reg[3] ),
        .O(\bus2ip_addr_reg_reg[9]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    axi_read_req_tog_i_2__0
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    axi_read_req_tog_i_2__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    axi_read_req_tog_i_2__2
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    axi_read_req_tog_i_3
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\bus2ip_addr_reg_reg[3] ),
        .O(\bus2ip_addr_reg_reg[9]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    dac00_irq_en_i_3
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\bus2ip_addr_reg_reg[3]_0 ),
        .O(\bus2ip_addr_reg_reg[9]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \dac0_cmn_en[15]_i_2 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\bus2ip_addr_reg_reg[5]_0 ),
        .O(\bus2ip_addr_reg_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    dac0_irq_en_i_2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(\bus2ip_addr_reg_reg[3]_0 ),
        .O(\bus2ip_addr_reg_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \dac0_multi_band[2]_i_2 
       (.I0(Q[7]),
        .I1(\bus2ip_addr_reg_reg[2] ),
        .I2(Q[6]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\bus2ip_addr_reg_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \dac0_sample_rate[31]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .O(\bus2ip_addr_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \dac0_slice0_irq_en[15]_i_2 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \dac0_slice1_irq_en[15]_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \dac0_slice2_irq_en[15]_i_2 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \dac0_slice3_irq_en[15]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\bus2ip_addr_reg_reg[3]_0 ),
        .O(\bus2ip_addr_reg_reg[9]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    master_reset_i_2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\bus2ip_addr_reg_reg[3]_0 ),
        .O(\bus2ip_addr_reg_reg[9]_6 ));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_reset_count" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_reset_count
   (sm_reset_r,
    axi_RdAck0,
    Q,
    sm_reset_r_reg_0,
    axi_read_req_r_reg_0,
    s_axi_aclk,
    dac1_sm_reset_i,
    sm_reset_pulse0,
    read_ack_tog,
    read_ack_tog_r,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    s_axi_aresetn);
  output sm_reset_r;
  output axi_RdAck0;
  output [7:0]Q;
  input sm_reset_r_reg_0;
  input [0:0]axi_read_req_r_reg_0;
  input s_axi_aclk;
  input dac1_sm_reset_i;
  input sm_reset_pulse0;
  input read_ack_tog;
  input read_ack_tog_r;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input s_axi_aresetn;

  wire [7:0]Q;
  wire axi_RdAck0;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_read_req_r;
  wire [0:0]axi_read_req_r_reg_0;
  wire axi_read_req_tog_i_1__22_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire count0;
  wire \count[7]_i_1_n_0 ;
  wire \count[7]_i_4_n_0 ;
  wire dac1_sm_reset_i;
  wire [7:0]p_0_in;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sm_reset_pulse;
  wire sm_reset_pulse0;
  wire sm_reset_r;
  wire sm_reset_r_reg_0;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    axi_RdAck_i_1
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(read_ack_tog),
        .I3(read_ack_tog_r),
        .I4(axi_RdAck_reg),
        .I5(axi_RdAck_reg_0),
        .O(axi_RdAck0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_r_reg_0),
        .Q(axi_read_req_r),
        .R(sm_reset_r_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__22
       (.I0(axi_read_req_r),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__22_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__22_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(sm_reset_r_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[6]_i_1 
       (.I0(Q[6]),
        .I1(\count[7]_i_4_n_0 ),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h6F)) 
    \count[7]_i_1 
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(s_axi_aresetn),
        .O(\count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \count[7]_i_2 
       (.I0(sm_reset_pulse),
        .I1(Q[6]),
        .I2(\count[7]_i_4_n_0 ),
        .I3(Q[7]),
        .O(count0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count[7]_i_3 
       (.I0(Q[7]),
        .I1(\count[7]_i_4_n_0 ),
        .I2(Q[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count[7]_i_4 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count[7]_i_4_n_0 ));
  FDRE \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(\count[7]_i_1_n_0 ));
  FDRE \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count0),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(\count[7]_i_1_n_0 ));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(sm_reset_r_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(sm_reset_r_reg_0));
  FDRE sm_reset_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_reset_pulse0),
        .Q(sm_reset_pulse),
        .R(sm_reset_r_reg_0));
  FDRE sm_reset_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_sm_reset_i),
        .Q(sm_reset_r),
        .R(sm_reset_r_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper
   (s12_axis_tready,
    s_axi_aclk_0,
    s_axi_aclk_1,
    s_axi_aclk_2,
    STATUS_COMMON,
    s_axi_aclk_3,
    dest_out,
    dac1_clk_n_0,
    dac0_drp_rdy,
    dac0_dgnt_mon,
    s_axi_aclk_4,
    dac0_pll_dmon,
    dac0_do_mon,
    dac00_status,
    dac01_status,
    dac02_status,
    dac03_status,
    dac0_den_mon,
    dac0_dwe_mon,
    dac0_daddr_mon,
    dac0_di_mon,
    clk_dac1_i,
    dac1_clk_n_1,
    dac1_pll_dmon,
    vout12_n,
    vout12_p,
    dac1_do_mon,
    dac10_status,
    dac11_status,
    dac12_status,
    dac13_status,
    dac1_den_mon,
    dac1_dwe_mon,
    dac1_daddr_mon,
    dac1_di_mon,
    s_axi_aclk_5,
    adc0_pll_dmon,
    adc0_do_mon,
    adc00_status,
    adc01_status,
    adc02_status,
    adc03_status,
    adc0_den_mon,
    adc0_dwe_mon,
    adc0_daddr_mon,
    adc0_di_mon,
    s_axi_aclk_6,
    adc1_pll_dmon,
    adc1_do_mon,
    adc10_status,
    adc11_status,
    adc12_status,
    adc13_status,
    adc1_den_mon,
    adc1_dwe_mon,
    adc1_daddr_mon,
    adc1_di_mon,
    s_axi_aclk_7,
    adc2_pll_dmon,
    adc2_do_mon,
    adc20_status,
    adc21_status,
    adc22_status,
    adc23_status,
    adc2_den_mon,
    adc2_dwe_mon,
    adc2_daddr_mon,
    adc2_di_mon,
    s_axi_aclk_8,
    adc3_pll_dmon,
    adc3_do_mon,
    adc30_status,
    adc31_status,
    adc32_status,
    adc33_status,
    adc3_den_mon,
    adc3_dwe_mon,
    adc3_daddr_mon,
    adc3_di_mon,
    \FSM_sequential_fsm_cs_reg[1] ,
    D,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    dac1_drp_rdy,
    access_type_reg,
    user_drp_drdy,
    \FSM_sequential_fsm_cs_reg[2] ,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    user_drp_drdy_reg,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    user_drp_drdy_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    user_drp_drdy_reg_1,
    \syncstages_ff_reg[3] ,
    dac1_status,
    cleared_r_reg,
    sm_reset_pulse0,
    done_reg,
    dac1_sm_reset_i,
    dac0_powerup_state,
    done_reg_0,
    dac1_powerup_state,
    adc0_powerup_state,
    done_reg_1,
    adc1_powerup_state,
    done_reg_2,
    adc2_powerup_state,
    done_reg_3,
    adc3_powerup_state,
    done_reg_4,
    access_type_reg_0,
    access_type_reg_1,
    \FSM_sequential_fsm_cs_reg[0] ,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[0]_2 ,
    \FSM_sequential_fsm_cs_reg[0]_3 ,
    adc0_status,
    adc1_status,
    adc2_status,
    adc3_status,
    dac0_status,
    s1_axis_aclk,
    s_axi_aclk,
    Q,
    sysref_in_n,
    sysref_in_p,
    dac0_cmn_control,
    dac1_clk_n,
    dac1_clk_p,
    dac1_cmn_control,
    s12_axis_tdata,
    adc0_cmn_control,
    adc1_cmn_control,
    adc2_cmn_control,
    adc3_cmn_control,
    \FSM_onehot_state_reg[2] ,
    bank2_write,
    dummy_read_req_reg,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    vout12_n_0,
    \FSM_sequential_fsm_cs[1]_i_2__4 ,
    drp_RdAck_r_reg,
    \FSM_onehot_state_reg[2]_0 ,
    \FSM_onehot_state_reg[2]_1 ,
    \FSM_onehot_state_reg[2]_2 ,
    \FSM_onehot_state_reg[2]_3 ,
    dac1_powerup_state_irq,
    sm_reset_r,
    \dac1_end_stage_r_reg[3] ,
    dac1_done_i_reg_0,
    dac1_fifo_disable,
    por_sm_reset_reg_0,
    \por_timer_count_reg[7] ,
    \por_timer_count_reg[7]_0 ,
    \por_timer_count_reg[7]_1 ,
    \por_timer_count_reg[7]_2 ,
    \por_timer_start_val_reg[7] ,
    drp_RdAck_r_reg_0,
    \por_timer_start_val_reg[11] ,
    \por_timer_start_val_reg[20] ,
    \tc_enable_reg[0] ,
    \tc_enable[0]_i_2 ,
    \tc_enable_reg[1] ,
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ,
    \tc_enable_reg[2] ,
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ,
    \tc_enable_reg[3] ,
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ,
    \dac1_start_stage_r_reg[3] ,
    adc0_restart_pending_reg,
    adc1_restart_pending_reg,
    adc2_restart_pending_reg,
    adc3_restart_pending_reg,
    E,
    \dac1_end_stage_r_reg[0] ,
    p_46_in,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    drp_RdAck_r_reg_3,
    drp_RdAck_r_reg_4,
    adc0_drp_we,
    bank10_write,
    adc0_dreq_mon,
    adc1_drp_we,
    bank12_write,
    adc1_dreq_mon,
    adc2_dreq_mon,
    adc2_drp_we,
    bank14_write,
    adc3_dreq_mon,
    adc3_drp_we,
    bank16_write,
    dac1_dreq_mon,
    bank4_write,
    bank4_read,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output s12_axis_tready;
  output [15:0]s_axi_aclk_0;
  output [15:0]s_axi_aclk_1;
  output [15:0]s_axi_aclk_2;
  output [15:0]STATUS_COMMON;
  output [15:0]s_axi_aclk_3;
  output dest_out;
  output [15:0]dac1_clk_n_0;
  output dac0_drp_rdy;
  output dac0_dgnt_mon;
  output s_axi_aclk_4;
  output dac0_pll_dmon;
  output [15:0]dac0_do_mon;
  output [15:0]dac00_status;
  output [15:0]dac01_status;
  output [15:0]dac02_status;
  output [15:0]dac03_status;
  output dac0_den_mon;
  output dac0_dwe_mon;
  output [10:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output clk_dac1_i;
  output dac1_clk_n_1;
  output dac1_pll_dmon;
  output vout12_n;
  output vout12_p;
  output [15:0]dac1_do_mon;
  output [15:0]dac10_status;
  output [15:0]dac11_status;
  output [15:0]dac12_status;
  output [15:0]dac13_status;
  output dac1_den_mon;
  output dac1_dwe_mon;
  output [10:0]dac1_daddr_mon;
  output [15:0]dac1_di_mon;
  output s_axi_aclk_5;
  output adc0_pll_dmon;
  output [15:0]adc0_do_mon;
  output [15:0]adc00_status;
  output [15:0]adc01_status;
  output [15:0]adc02_status;
  output [15:0]adc03_status;
  output adc0_den_mon;
  output adc0_dwe_mon;
  output [10:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output s_axi_aclk_6;
  output adc1_pll_dmon;
  output [15:0]adc1_do_mon;
  output [15:0]adc10_status;
  output [15:0]adc11_status;
  output [15:0]adc12_status;
  output [15:0]adc13_status;
  output adc1_den_mon;
  output adc1_dwe_mon;
  output [10:0]adc1_daddr_mon;
  output [15:0]adc1_di_mon;
  output s_axi_aclk_7;
  output adc2_pll_dmon;
  output [15:0]adc2_do_mon;
  output [15:0]adc20_status;
  output [15:0]adc21_status;
  output [15:0]adc22_status;
  output [15:0]adc23_status;
  output adc2_den_mon;
  output adc2_dwe_mon;
  output [10:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output s_axi_aclk_8;
  output adc3_pll_dmon;
  output [15:0]adc3_do_mon;
  output [15:0]adc30_status;
  output [15:0]adc31_status;
  output [15:0]adc32_status;
  output [15:0]adc33_status;
  output adc3_den_mon;
  output adc3_dwe_mon;
  output [10:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output \FSM_sequential_fsm_cs_reg[1] ;
  output [0:0]D;
  output [0:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  output dac1_drp_rdy;
  output access_type_reg;
  output user_drp_drdy;
  output [0:0]\FSM_sequential_fsm_cs_reg[2] ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output user_drp_drdy_reg;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  output user_drp_drdy_reg_0;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  output user_drp_drdy_reg_1;
  output \syncstages_ff_reg[3] ;
  output [3:0]dac1_status;
  output cleared_r_reg;
  output sm_reset_pulse0;
  output done_reg;
  output dac1_sm_reset_i;
  output dac0_powerup_state;
  output done_reg_0;
  output dac1_powerup_state;
  output adc0_powerup_state;
  output done_reg_1;
  output adc1_powerup_state;
  output done_reg_2;
  output adc2_powerup_state;
  output done_reg_3;
  output adc3_powerup_state;
  output done_reg_4;
  output access_type_reg_0;
  output access_type_reg_1;
  output \FSM_sequential_fsm_cs_reg[0] ;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output \FSM_sequential_fsm_cs_reg[0]_2 ;
  output \FSM_sequential_fsm_cs_reg[0]_3 ;
  output [1:0]adc0_status;
  output [1:0]adc1_status;
  output [1:0]adc2_status;
  output [1:0]adc3_status;
  output [2:0]dac0_status;
  input s1_axis_aclk;
  input s_axi_aclk;
  input [10:0]Q;
  input sysref_in_n;
  input sysref_in_p;
  input [14:0]dac0_cmn_control;
  input dac1_clk_n;
  input dac1_clk_p;
  input [14:0]dac1_cmn_control;
  input [255:0]s12_axis_tdata;
  input [14:0]adc0_cmn_control;
  input [14:0]adc1_cmn_control;
  input [14:0]adc2_cmn_control;
  input [14:0]adc3_cmn_control;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input bank2_write;
  input dummy_read_req_reg;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input [15:0]vout12_n_0;
  input [3:0]\FSM_sequential_fsm_cs[1]_i_2__4 ;
  input drp_RdAck_r_reg;
  input [1:0]\FSM_onehot_state_reg[2]_0 ;
  input [1:0]\FSM_onehot_state_reg[2]_1 ;
  input [1:0]\FSM_onehot_state_reg[2]_2 ;
  input [1:0]\FSM_onehot_state_reg[2]_3 ;
  input dac1_powerup_state_irq;
  input sm_reset_r;
  input [3:0]\dac1_end_stage_r_reg[3] ;
  input dac1_done_i_reg_0;
  input [0:0]dac1_fifo_disable;
  input por_sm_reset_reg_0;
  input [1:0]\por_timer_count_reg[7] ;
  input [1:0]\por_timer_count_reg[7]_0 ;
  input [1:0]\por_timer_count_reg[7]_1 ;
  input [1:0]\por_timer_count_reg[7]_2 ;
  input [0:0]\por_timer_start_val_reg[7] ;
  input drp_RdAck_r_reg_0;
  input [0:0]\por_timer_start_val_reg[11] ;
  input [15:0]\por_timer_start_val_reg[20] ;
  input [3:0]\tc_enable_reg[0] ;
  input [3:0]\tc_enable[0]_i_2 ;
  input [3:0]\tc_enable_reg[1] ;
  input [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ;
  input [3:0]\tc_enable_reg[2] ;
  input [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ;
  input [3:0]\tc_enable_reg[3] ;
  input [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ;
  input [3:0]\dac1_start_stage_r_reg[3] ;
  input adc0_restart_pending_reg;
  input adc1_restart_pending_reg;
  input adc2_restart_pending_reg;
  input adc3_restart_pending_reg;
  input [0:0]E;
  input \dac1_end_stage_r_reg[0] ;
  input [7:0]p_46_in;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input drp_RdAck_r_reg_3;
  input drp_RdAck_r_reg_4;
  input adc0_drp_we;
  input bank10_write;
  input adc0_dreq_mon;
  input adc1_drp_we;
  input bank12_write;
  input adc1_dreq_mon;
  input adc2_dreq_mon;
  input adc2_drp_we;
  input bank14_write;
  input adc3_dreq_mon;
  input adc3_drp_we;
  input bank16_write;
  input dac1_dreq_mon;
  input bank4_write;
  input bank4_read;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire [1:0]\FSM_onehot_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_state_reg[2]_2 ;
  wire [1:0]\FSM_onehot_state_reg[2]_3 ;
  wire [3:0]\FSM_sequential_fsm_cs[1]_i_2__4 ;
  wire \FSM_sequential_fsm_cs_reg[0] ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[0]_2 ;
  wire \FSM_sequential_fsm_cs_reg[0]_3 ;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  wire [10:0]Q;
  wire [15:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire [15:0]adc00_status;
  wire [15:0]adc01_status;
  wire [15:0]adc02_status;
  wire [15:0]adc03_status;
  wire [14:0]adc0_cmn_control;
  wire [10:0]adc0_daddr_mon;
  wire adc0_den_mon;
  wire [15:0]adc0_di_mon;
  wire [15:0]adc0_do_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_we;
  wire adc0_dwe_mon;
  wire adc0_pll_dmon;
  wire adc0_powerup_state;
  wire adc0_restart_pending_reg;
  wire [1:0]adc0_status;
  wire adc0_supplies_up_sync;
  wire [15:0]adc10_status;
  wire [15:0]adc11_status;
  wire [15:0]adc12_status;
  wire [15:0]adc13_status;
  wire [14:0]adc1_cmn_control;
  wire [10:0]adc1_daddr_mon;
  wire adc1_den_mon;
  wire [15:0]adc1_di_mon;
  wire [15:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_we;
  wire adc1_dwe_mon;
  wire adc1_pll_dmon;
  wire adc1_powerup_state;
  wire adc1_restart_pending_reg;
  wire [1:0]adc1_status;
  wire adc1_supplies_up_sync;
  wire [15:0]adc20_status;
  wire [15:0]adc21_status;
  wire [15:0]adc22_status;
  wire [15:0]adc23_status;
  wire [14:0]adc2_cmn_control;
  wire [10:0]adc2_daddr_mon;
  wire adc2_den_mon;
  wire [15:0]adc2_di_mon;
  wire [15:0]adc2_do_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_we;
  wire adc2_dwe_mon;
  wire adc2_pll_dmon;
  wire adc2_powerup_state;
  wire adc2_restart_pending_reg;
  wire [1:0]adc2_status;
  wire adc2_supplies_up_sync;
  wire [15:0]adc30_status;
  wire [15:0]adc31_status;
  wire [15:0]adc32_status;
  wire [15:0]adc33_status;
  wire [14:0]adc3_cmn_control;
  wire [10:0]adc3_daddr_mon;
  wire adc3_den_mon;
  wire [15:0]adc3_di_mon;
  wire [15:0]adc3_do_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_we;
  wire adc3_dwe_mon;
  wire adc3_pll_dmon;
  wire adc3_powerup_state;
  wire adc3_restart_pending_reg;
  wire [1:0]adc3_status;
  wire adc3_supplies_up_sync;
  wire bank10_write;
  wire bank12_write;
  wire bank14_write;
  wire bank16_write;
  wire bank2_write;
  wire bank4_read;
  wire bank4_write;
  wire cleared_r_reg;
  wire clk_dac1_i;
  wire [15:0]dac00_status;
  wire [15:0]dac01_status;
  wire [15:0]dac02_status;
  wire [15:0]dac03_status;
  wire [14:0]dac0_cmn_control;
  wire [10:0]dac0_daddr_mon;
  wire dac0_den_mon;
  wire dac0_dgnt_mon;
  wire [15:0]dac0_di_mon;
  wire [15:0]dac0_do_mon;
  wire dac0_drp_rdy;
  wire dac0_dwe_mon;
  wire dac0_pll_dmon;
  wire dac0_powerup_state;
  wire [2:0]dac0_status;
  wire dac0_supplies_up_sync;
  wire [15:0]dac10_status;
  wire [15:0]dac11_status;
  wire [15:0]dac12_status;
  wire [15:0]dac13_status;
  wire dac1_clk_n;
  wire [15:0]dac1_clk_n_0;
  wire dac1_clk_n_1;
  wire dac1_clk_p;
  wire dac1_clk_present_sync;
  wire [14:0]dac1_cmn_control;
  wire [10:0]dac1_daddr_mon;
  wire dac1_den_mon;
  wire [15:0]dac1_di_mon;
  wire [15:0]dac1_do_mon;
  wire dac1_done_i;
  wire dac1_done_i_reg_0;
  wire dac1_done_i_reg_n_0;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire dac1_dwe_mon;
  wire \dac1_end_stage_r_reg[0] ;
  wire [3:0]\dac1_end_stage_r_reg[3] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_pll_dmon;
  wire dac1_powerup_state;
  wire dac1_powerup_state_irq;
  wire dac1_powerup_state_sync;
  wire dac1_sm_reset_i;
  wire [3:0]\dac1_start_stage_r_reg[3] ;
  wire [3:0]dac1_status;
  wire dac1_supplies_up_sync;
  wire dest_out;
  wire done_reg;
  wire done_reg_0;
  wire done_reg_1;
  wire done_reg_2;
  wire done_reg_3;
  wire done_reg_4;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire drp_RdAck_r_reg_3;
  wire drp_RdAck_r_reg_4;
  wire dummy_read_req_i_3_n_0;
  wire dummy_read_req_reg;
  wire lopt;
  wire lopt_1;
  wire \mem_addr[1]_i_2_n_0 ;
  wire \mem_addr[3]_i_4_n_0 ;
  wire [1:0]mem_addr_dac1;
  wire [7:0]p_46_in;
  wire por_sm_reset;
  wire por_sm_reset_i;
  wire por_sm_reset_i_2_n_0;
  wire por_sm_reset_reg_0;
  wire [1:0]\por_timer_count_reg[7] ;
  wire [1:0]\por_timer_count_reg[7]_0 ;
  wire [1:0]\por_timer_count_reg[7]_1 ;
  wire [1:0]\por_timer_count_reg[7]_2 ;
  wire [0:0]\por_timer_start_val_reg[11] ;
  wire [15:0]\por_timer_start_val_reg[20] ;
  wire [0:0]\por_timer_start_val_reg[7] ;
  wire rx0_u_adc_n_0;
  wire rx1_u_adc_n_0;
  wire rx2_u_adc_n_0;
  wire rx3_u_adc_n_0;
  wire [255:0]s12_axis_tdata;
  wire s12_axis_tready;
  wire s1_axis_aclk;
  wire s_axi_aclk;
  wire [15:0]s_axi_aclk_0;
  wire [15:0]s_axi_aclk_1;
  wire [15:0]s_axi_aclk_2;
  wire [15:0]s_axi_aclk_3;
  wire s_axi_aclk_4;
  wire s_axi_aclk_5;
  wire s_axi_aclk_6;
  wire s_axi_aclk_7;
  wire s_axi_aclk_8;
  wire sm_reset_pulse0;
  wire sm_reset_r;
  wire \syncstages_ff_reg[3] ;
  wire sysref_in_n;
  wire sysref_in_p;
  wire sysref_north_1;
  wire sysref_north_2;
  wire sysref_north_3;
  wire sysref_north_4;
  wire sysref_north_5;
  wire sysref_south_1;
  wire sysref_south_2;
  wire sysref_south_3;
  wire sysref_south_4;
  wire sysref_south_5;
  wire [3:0]\tc_enable[0]_i_2 ;
  wire [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ;
  wire [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ;
  wire [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ;
  wire [3:0]\tc_enable_reg[0] ;
  wire [3:0]\tc_enable_reg[1] ;
  wire [3:0]\tc_enable_reg[2] ;
  wire [3:0]\tc_enable_reg[3] ;
  wire tx0_u_dac_n_0;
  wire user_drp_drdy;
  wire user_drp_drdy_reg;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire vout12_n;
  wire [15:0]vout12_n_0;
  wire vout12_p;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx0_u_adc_DATA_ADC0_UNCONNECTED;
  wire [127:0]NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx1_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx1_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx2_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx2_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx3_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx3_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT0_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT0_P_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT1_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT1_P_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT2_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT2_P_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT3_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT3_P_UNCONNECTED;
  wire NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_N_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT0_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT0_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT1_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT1_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT3_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT3_P_UNCONNECTED;

  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(clk_dac1_i),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__28 cdc_adc0_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_0[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__29 cdc_adc1_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc1_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_1[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__30 cdc_adc2_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc2_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_2[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__31 cdc_adc3_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc3_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(STATUS_COMMON[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__32 cdc_dac0_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac0_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_3[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__36 cdc_dac1_clk_present_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac1_clk_present_sync),
        .src_clk(1'b0),
        .src_in(dac1_clk_n_0[0]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__27 cdc_dac1_done_i
       (.dest_clk(s1_axis_aclk),
        .dest_out(s12_axis_tready),
        .src_clk(1'b0),
        .src_in(dac1_done_i_reg_n_0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__33 cdc_dac1_pll_lock_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(dac1_clk_n_0[3]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__34 cdc_dac1_powerup_state_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac1_powerup_state_sync),
        .src_clk(1'b0),
        .src_in(dac1_clk_n_0[2]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__35 cdc_dac1_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac1_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(dac1_clk_n_0[1]));
  FDRE dac1_done_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_done_i),
        .Q(dac1_done_i_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    dummy_read_req_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(dummy_read_req_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_addr[1]_i_2 
       (.I0(mem_addr_dac1[1]),
        .I1(mem_addr_dac1[0]),
        .O(\mem_addr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr[3]_i_4 
       (.I0(mem_addr_dac1[1]),
        .I1(mem_addr_dac1[0]),
        .O(\mem_addr[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    por_sm_reset_i_1
       (.I0(STATUS_COMMON[6]),
        .I1(por_sm_reset_reg_0),
        .I2(s_axi_aclk_0[6]),
        .I3(por_sm_reset_i_2_n_0),
        .O(por_sm_reset_i));
  LUT4 #(
    .INIT(16'h7FFF)) 
    por_sm_reset_i_2
       (.I0(s_axi_aclk_1[6]),
        .I1(dac1_clk_n_0[6]),
        .I2(s_axi_aclk_2[6]),
        .I3(s_axi_aclk_3[6]),
        .O(por_sm_reset_i_2_n_0));
  FDRE por_sm_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_sm_reset_i),
        .Q(por_sm_reset),
        .R(1'b0));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_top por_state_machine_i
       (.D(D),
        .E(E),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2] ),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2]_0 ),
        .\FSM_onehot_state_reg[2]_1 (\FSM_onehot_state_reg[2]_1 ),
        .\FSM_onehot_state_reg[2]_2 (\FSM_onehot_state_reg[2]_2 ),
        .\FSM_onehot_state_reg[2]_3 (\FSM_onehot_state_reg[2]_3 ),
        .\FSM_sequential_fsm_cs[1]_i_2__4 (\FSM_sequential_fsm_cs[1]_i_2__4 ),
        .\FSM_sequential_fsm_cs_reg[0] (dac0_dwe_mon),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0] ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (\FSM_sequential_fsm_cs_reg[0]_0 ),
        .\FSM_sequential_fsm_cs_reg[0]_2 (\FSM_sequential_fsm_cs_reg[0]_1 ),
        .\FSM_sequential_fsm_cs_reg[0]_3 (\FSM_sequential_fsm_cs_reg[0]_2 ),
        .\FSM_sequential_fsm_cs_reg[0]_4 (\FSM_sequential_fsm_cs_reg[0]_3 ),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[2] (\FSM_sequential_fsm_cs_reg[2] ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_0 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_1 ),
        .\FSM_sequential_fsm_cs_reg[2]_2 (\FSM_sequential_fsm_cs_reg[2]_2 ),
        .\FSM_sequential_fsm_cs_reg[2]_3 (adc0_den_mon),
        .\FSM_sequential_fsm_cs_reg[2]_4 (adc1_den_mon),
        .\FSM_sequential_fsm_cs_reg[2]_5 (adc2_den_mon),
        .\FSM_sequential_fsm_cs_reg[2]_6 (adc3_den_mon),
        .Q(Q),
        .STATUS_COMMON(STATUS_COMMON[2]),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_1),
        .adc0_daddr_mon(adc0_daddr_mon),
        .adc0_di_mon(adc0_di_mon),
        .adc0_do_mon(adc0_do_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_we(adc0_drp_we),
        .adc0_powerup_state(adc0_powerup_state),
        .adc0_powerup_state_INST_0(s_axi_aclk_0[2]),
        .adc0_restart_pending_reg_0(adc0_restart_pending_reg),
        .adc0_status(adc0_status),
        .adc1_daddr_mon(adc1_daddr_mon),
        .adc1_di_mon(adc1_di_mon),
        .adc1_do_mon(adc1_do_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_we(adc1_drp_we),
        .adc1_powerup_state(adc1_powerup_state),
        .adc1_powerup_state_INST_0(s_axi_aclk_1[2]),
        .adc1_restart_pending_reg_0(adc1_restart_pending_reg),
        .adc1_status(adc1_status),
        .adc2_daddr_mon(adc2_daddr_mon),
        .adc2_di_mon(adc2_di_mon),
        .adc2_do_mon(adc2_do_mon),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_we(adc2_drp_we),
        .adc2_powerup_state(adc2_powerup_state),
        .adc2_powerup_state_INST_0(s_axi_aclk_2[2]),
        .adc2_restart_pending_reg_0(adc2_restart_pending_reg),
        .adc2_status(adc2_status),
        .adc3_daddr_mon(adc3_daddr_mon),
        .adc3_di_mon(adc3_di_mon),
        .adc3_do_mon(adc3_do_mon),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_we(adc3_drp_we),
        .adc3_powerup_state(adc3_powerup_state),
        .adc3_restart_pending_reg_0(adc3_restart_pending_reg),
        .adc3_status(adc3_status),
        .bank10_write(bank10_write),
        .bank12_write(bank12_write),
        .bank14_write(bank14_write),
        .bank16_write(bank16_write),
        .bank2_write(bank2_write),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .cleared_r_reg(cleared_r_reg),
        .clocks_ok_r_reg(dac1_clk_present_sync),
        .dac0_daddr_mon(dac0_daddr_mon),
        .dac0_den_mon(dac0_den_mon),
        .dac0_dgnt_mon(dac0_dgnt_mon),
        .dac0_di_mon(dac0_di_mon),
        .dac0_do_mon(dac0_do_mon),
        .dac0_powerup_state(dac0_powerup_state),
        .dac0_powerup_state_INST_0(s_axi_aclk_3[2]),
        .dac0_status(dac0_status),
        .dac1_daddr_mon(dac1_daddr_mon),
        .dac1_den_mon(dac1_den_mon),
        .dac1_di_mon(dac1_di_mon),
        .dac1_do_mon(dac1_do_mon),
        .dac1_done_i(dac1_done_i),
        .dac1_done_i_reg(dac1_done_i_reg_0),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_dwe_mon(dac1_dwe_mon),
        .\dac1_end_stage_r_reg[0]_0 (\dac1_end_stage_r_reg[0] ),
        .\dac1_end_stage_r_reg[3]_0 (\dac1_end_stage_r_reg[3] ),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_powerup_state(dac1_powerup_state),
        .dac1_powerup_state_INST_0(dac1_clk_n_0[2]),
        .dac1_powerup_state_irq(dac1_powerup_state_irq),
        .dac1_sm_reset_i(dac1_sm_reset_i),
        .\dac1_start_stage_r_reg[3]_0 (\dac1_start_stage_r_reg[3] ),
        .dac1_status(dac1_status),
        .dest_out(dac1_powerup_state_sync),
        .done_reg(done_reg),
        .done_reg_0(done_reg_0),
        .done_reg_1(done_reg_1),
        .done_reg_2(done_reg_2),
        .done_reg_3(done_reg_3),
        .done_reg_4(done_reg_4),
        .done_reg_5(adc0_supplies_up_sync),
        .done_reg_6(adc1_supplies_up_sync),
        .done_reg_7(adc2_supplies_up_sync),
        .done_reg_8(adc3_supplies_up_sync),
        .drp_RdAck_r_reg(drp_RdAck_r_reg),
        .drp_RdAck_r_reg_0(drp_RdAck_r_reg_0),
        .drp_RdAck_r_reg_1(drp_RdAck_r_reg_1),
        .drp_RdAck_r_reg_2(drp_RdAck_r_reg_2),
        .drp_RdAck_r_reg_3(drp_RdAck_r_reg_3),
        .drp_RdAck_r_reg_4(drp_RdAck_r_reg_4),
        .drpwe_por_reg(adc0_dwe_mon),
        .drpwe_por_reg_0(adc1_dwe_mon),
        .drpwe_por_reg_1(adc2_dwe_mon),
        .drpwe_por_reg_2(adc3_dwe_mon),
        .dummy_read_gnt_held_reg(s_axi_aclk_4),
        .dummy_read_gnt_held_reg_0(dac1_clk_n_1),
        .dummy_read_gnt_held_reg_1(s_axi_aclk_5),
        .dummy_read_gnt_held_reg_2(s_axi_aclk_6),
        .dummy_read_gnt_held_reg_3(s_axi_aclk_7),
        .dummy_read_gnt_held_reg_4(s_axi_aclk_8),
        .dummy_read_req_reg(dummy_read_req_reg),
        .dummy_read_req_reg_0(dummy_read_req_i_3_n_0),
        .\mem_addr_reg[1] (mem_addr_dac1),
        .\mem_addr_reg[1]_0 (\mem_addr[1]_i_2_n_0 ),
        .\mem_addr_reg[3] (\mem_addr[3]_i_4_n_0 ),
        .p_46_in(p_46_in),
        .pll_ok_r_reg(dest_out),
        .por_sm_reset(por_sm_reset),
        .\por_timer_count_reg[7] (\por_timer_count_reg[7] ),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_0 ),
        .\por_timer_count_reg[7]_1 (\por_timer_count_reg[7]_1 ),
        .\por_timer_count_reg[7]_2 (\por_timer_count_reg[7]_2 ),
        .\por_timer_start_val_reg[11] (\por_timer_start_val_reg[11] ),
        .\por_timer_start_val_reg[20] (\por_timer_start_val_reg[20] ),
        .\por_timer_start_val_reg[7] (\por_timer_start_val_reg[7] ),
        .power_ok_r_reg(dac1_supplies_up_sync),
        .power_ok_r_reg_0(dac0_supplies_up_sync),
        .s_axi_aclk(s_axi_aclk),
        .sm_reset_pulse0(sm_reset_pulse0),
        .sm_reset_r(sm_reset_r),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3] ),
        .\tc_enable[0]_i_2_0 (\tc_enable[0]_i_2 ),
        .\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 (\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ),
        .\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 (\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ),
        .\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 (\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ),
        .\tc_enable_reg[0]_0 (\tc_enable_reg[0] ),
        .\tc_enable_reg[1]_0 (\tc_enable_reg[1] ),
        .\tc_enable_reg[2]_0 (\tc_enable_reg[2] ),
        .\tc_enable_reg[3]_0 (\tc_enable_reg[3] ),
        .user_drp_drdy(user_drp_drdy),
        .user_drp_drdy_reg(dac0_drp_rdy),
        .user_drp_drdy_reg_0(user_drp_drdy_reg),
        .user_drp_drdy_reg_1(user_drp_drdy_reg_0),
        .user_drp_drdy_reg_2(user_drp_drdy_reg_1),
        .vout12_n(vout12_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx0_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx0_u_adc_n_0),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,adc0_cmn_control}),
        .DADDR({1'b0,adc0_daddr_mon}),
        .DATA_ADC0(NLW_rx0_u_adc_DATA_ADC0_UNCONNECTED[127:0]),
        .DATA_ADC1(NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc0_den_mon),
        .DI(adc0_di_mon),
        .DOUT(adc0_do_mon),
        .DRDY(s_axi_aclk_5),
        .DWE(adc0_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(adc0_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc00_status),
        .STATUS_ADC1(adc01_status),
        .STATUS_ADC2(adc02_status),
        .STATUS_ADC3(adc03_status),
        .STATUS_COMMON(s_axi_aclk_0),
        .SYSREF_IN_NORTH(sysref_south_1),
        .SYSREF_IN_SOUTH(1'b0),
        .SYSREF_N(NLW_rx0_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_1),
        .SYSREF_OUT_SOUTH(NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED),
        .SYSREF_P(NLW_rx0_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx0_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx0_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx0_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx0_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx0_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx0_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx0_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx0_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx0_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx0_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx1_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx1_u_adc_n_0),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,adc1_cmn_control}),
        .DADDR({1'b0,adc1_daddr_mon}),
        .DATA_ADC0(NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED[127:0]),
        .DATA_ADC1(NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc1_den_mon),
        .DI(adc1_di_mon),
        .DOUT(adc1_do_mon),
        .DRDY(s_axi_aclk_6),
        .DWE(adc1_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(adc1_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc10_status),
        .STATUS_ADC1(adc11_status),
        .STATUS_ADC2(adc12_status),
        .STATUS_ADC3(adc13_status),
        .STATUS_COMMON(s_axi_aclk_1),
        .SYSREF_IN_NORTH(sysref_south_2),
        .SYSREF_IN_SOUTH(sysref_north_1),
        .SYSREF_N(NLW_rx1_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_2),
        .SYSREF_OUT_SOUTH(sysref_south_1),
        .SYSREF_P(NLW_rx1_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx1_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx1_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx1_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx1_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx1_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx1_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx1_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx1_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx2_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx2_u_adc_n_0),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,adc2_cmn_control}),
        .DADDR({1'b0,adc2_daddr_mon}),
        .DATA_ADC0(NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED[127:0]),
        .DATA_ADC1(NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc2_den_mon),
        .DI(adc2_di_mon),
        .DOUT(adc2_do_mon),
        .DRDY(s_axi_aclk_7),
        .DWE(adc2_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(adc2_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc20_status),
        .STATUS_ADC1(adc21_status),
        .STATUS_ADC2(adc22_status),
        .STATUS_ADC3(adc23_status),
        .STATUS_COMMON(s_axi_aclk_2),
        .SYSREF_IN_NORTH(sysref_south_3),
        .SYSREF_IN_SOUTH(sysref_north_2),
        .SYSREF_N(NLW_rx2_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_3),
        .SYSREF_OUT_SOUTH(sysref_south_2),
        .SYSREF_P(NLW_rx2_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx2_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx2_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx2_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx2_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx2_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx2_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx2_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx2_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx3_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx3_u_adc_n_0),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,adc3_cmn_control}),
        .DADDR({1'b0,adc3_daddr_mon}),
        .DATA_ADC0(NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED[127:0]),
        .DATA_ADC1(NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc3_den_mon),
        .DI(adc3_di_mon),
        .DOUT(adc3_do_mon),
        .DRDY(s_axi_aclk_8),
        .DWE(adc3_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(adc3_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc30_status),
        .STATUS_ADC1(adc31_status),
        .STATUS_ADC2(adc32_status),
        .STATUS_ADC3(adc33_status),
        .STATUS_COMMON(STATUS_COMMON),
        .SYSREF_IN_NORTH(sysref_south_4),
        .SYSREF_IN_SOUTH(sysref_north_3),
        .SYSREF_N(NLW_rx3_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_4),
        .SYSREF_OUT_SOUTH(sysref_south_3),
        .SYSREF_P(NLW_rx3_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx3_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx3_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx3_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx3_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx3_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx3_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx3_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx3_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSDAC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_DACS(0),
    .XPA_NUM_DUCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(4000)) 
    tx0_u_dac
       (.CLK_DAC(tx0_u_dac_n_0),
        .CLK_FIFO_LM(NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_COMMON({1'b0,dac0_cmn_control}),
        .CONTROL_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DAC_CLK_N(1'b0),
        .DAC_CLK_P(1'b0),
        .DADDR({1'b0,dac0_daddr_mon}),
        .DATA_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(s_axi_aclk),
        .DEN(dac0_den_mon),
        .DI(dac0_di_mon),
        .DOUT(dac0_do_mon),
        .DRDY(s_axi_aclk_4),
        .DWE(dac0_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(dac0_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_COMMON(s_axi_aclk_3),
        .STATUS_DAC0(dac00_status),
        .STATUS_DAC1(dac01_status),
        .STATUS_DAC2(dac02_status),
        .STATUS_DAC3(dac03_status),
        .SYSREF_IN_NORTH(sysref_south_5),
        .SYSREF_IN_SOUTH(sysref_north_4),
        .SYSREF_N(sysref_in_n),
        .SYSREF_OUT_NORTH(sysref_north_5),
        .SYSREF_OUT_SOUTH(sysref_south_4),
        .SYSREF_P(sysref_in_p),
        .VOUT0_N(NLW_tx0_u_dac_VOUT0_N_UNCONNECTED),
        .VOUT0_P(NLW_tx0_u_dac_VOUT0_P_UNCONNECTED),
        .VOUT1_N(NLW_tx0_u_dac_VOUT1_N_UNCONNECTED),
        .VOUT1_P(NLW_tx0_u_dac_VOUT1_P_UNCONNECTED),
        .VOUT2_N(NLW_tx0_u_dac_VOUT2_N_UNCONNECTED),
        .VOUT2_P(NLW_tx0_u_dac_VOUT2_P_UNCONNECTED),
        .VOUT3_N(NLW_tx0_u_dac_VOUT3_N_UNCONNECTED),
        .VOUT3_P(NLW_tx0_u_dac_VOUT3_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSDAC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(1),
    .XPA_CFG1(0),
    .XPA_NUM_DACS(1),
    .XPA_NUM_DUCS(0),
    .XPA_PLL_USED("Yes"),
    .XPA_SAMPLE_RATE_MSPS(4000)) 
    tx1_u_dac
       (.CLK_DAC(clk_dac1_i),
        .CLK_FIFO_LM(NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_COMMON({s12_axis_tready,dac1_cmn_control}),
        .CONTROL_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DAC_CLK_N(dac1_clk_n),
        .DAC_CLK_P(dac1_clk_p),
        .DADDR({1'b0,dac1_daddr_mon}),
        .DATA_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC2(s12_axis_tdata),
        .DATA_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(s_axi_aclk),
        .DEN(dac1_den_mon),
        .DI(dac1_di_mon),
        .DOUT(dac1_do_mon),
        .DRDY(dac1_clk_n_1),
        .DWE(dac1_dwe_mon),
        .FABRIC_CLK(s1_axis_aclk),
        .PLL_DMON_OUT(dac1_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_COMMON(dac1_clk_n_0),
        .STATUS_DAC0(dac10_status),
        .STATUS_DAC1(dac11_status),
        .STATUS_DAC2(dac12_status),
        .STATUS_DAC3(dac13_status),
        .SYSREF_IN_NORTH(NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED),
        .SYSREF_IN_SOUTH(sysref_north_5),
        .SYSREF_N(NLW_tx1_u_dac_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED),
        .SYSREF_OUT_SOUTH(sysref_south_5),
        .SYSREF_P(NLW_tx1_u_dac_SYSREF_P_UNCONNECTED),
        .VOUT0_N(NLW_tx1_u_dac_VOUT0_N_UNCONNECTED),
        .VOUT0_P(NLW_tx1_u_dac_VOUT0_P_UNCONNECTED),
        .VOUT1_N(NLW_tx1_u_dac_VOUT1_N_UNCONNECTED),
        .VOUT1_P(NLW_tx1_u_dac_VOUT1_P_UNCONNECTED),
        .VOUT2_N(vout12_n),
        .VOUT2_P(vout12_p),
        .VOUT3_N(NLW_tx1_u_dac_VOUT3_N_UNCONNECTED),
        .VOUT3_P(NLW_tx1_u_dac_VOUT3_P_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_slave_attachment" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_slave_attachment
   (\DATA_PHASE_WDT.data_timeout_reg_0 ,
    s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_bvalid,
    Q,
    D,
    \bus2ip_addr_reg_reg[16]_0 ,
    \bus2ip_addr_reg_reg[16]_1 ,
    \FSM_onehot_state_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ,
    \FSM_onehot_state_reg[3] ,
    \FSM_onehot_state_reg[0]_0 ,
    \bus2ip_addr_reg_reg[14]_0 ,
    \bus2ip_addr_reg_reg[14]_1 ,
    \FSM_onehot_state_reg[0]_1 ,
    \bus2ip_addr_reg_reg[16]_2 ,
    \bus2ip_addr_reg_reg[16]_3 ,
    \FSM_onehot_state_reg[0]_2 ,
    \bus2ip_addr_reg_reg[14]_2 ,
    \bus2ip_addr_reg_reg[14]_3 ,
    \FSM_onehot_state_reg[0]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ,
    adc0_dreq_mon,
    adc2_drp_we,
    adc1_dreq_mon,
    \FSM_onehot_state_reg[0]_4 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    \adc0_sample_rate_reg[31] ,
    \bus2ip_addr_reg_reg[11]_0 ,
    \bus2ip_addr_reg_reg[15]_0 ,
    \bus2ip_addr_reg_reg[14]_4 ,
    \bus2ip_addr_reg_reg[15]_1 ,
    \bus2ip_addr_reg_reg[14]_5 ,
    \bus2ip_addr_reg_reg[14]_6 ,
    \bus2ip_addr_reg_reg[16]_4 ,
    \bus2ip_addr_reg_reg[6]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    \bus2ip_addr_reg_reg[6]_1 ,
    \bus2ip_addr_reg_reg[16]_5 ,
    \bus2ip_addr_reg_reg[14]_7 ,
    \bus2ip_addr_reg_reg[9]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ,
    \bus2ip_addr_reg_reg[14]_8 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ,
    \bus2ip_addr_reg_reg[6]_2 ,
    \bus2ip_addr_reg_reg[16]_6 ,
    \bus2ip_addr_reg_reg[16]_7 ,
    E,
    master_reset_reg,
    \bus2ip_addr_reg_reg[16]_8 ,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \bus2ip_addr_reg_reg[13]_0 ,
    axi_timeout_r20,
    SR,
    bank1_write,
    bank3_write,
    bank9_write,
    bank11_write,
    bank13_write,
    bank15_write,
    s_axi_rdata,
    bank0_write,
    \bus2ip_addr_reg_reg[16]_9 ,
    \bus2ip_addr_reg_reg[5]_0 ,
    adc3_reset,
    adc2_reset,
    adc1_reset,
    adc0_reset,
    dac1_reset,
    dac0_reset,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    dac1_restart,
    dac0_restart,
    master_reset,
    s_axi_aclk,
    s_axi_rvalid_reg_reg_0,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    \s_axi_rdata_reg_reg[31]_0 ,
    drp_RdAck_r,
    axi_RdAck,
    \FSM_onehot_state_reg[1] ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    \FSM_sequential_fsm_cs_reg[1] ,
    \FSM_onehot_state_reg[4] ,
    \FSM_onehot_state_reg[1]_4 ,
    access_type_reg,
    dac0_drp_rdy,
    \FSM_onehot_state_reg[1]_5 ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[1]_6 ,
    access_type_reg_0,
    dac1_drp_rdy,
    \FSM_onehot_state_reg[1]_7 ,
    \FSM_onehot_state_reg[1]_8 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[1]_9 ,
    access_type_reg_1,
    user_drp_drdy,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[4]_2 ,
    \FSM_onehot_state_reg[1]_10 ,
    access_type_reg_2,
    \FSM_sequential_access_cs[2]_i_7 ,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_3,
    s_axi_wready_reg_i_2,
    \FSM_onehot_state_reg[1]_11 ,
    \FSM_onehot_state_reg[4]_4 ,
    \FSM_onehot_state_reg[1]_12 ,
    access_type_reg_4,
    s_axi_wready_reg_i_2_0,
    adc32_irq_en,
    \IP2Bus_Data[2]_i_5 ,
    \IP2Bus_Data[3]_i_5 ,
    adc33_irq_en,
    \adc3_sim_level_reg[0] ,
    axi_RdAck_r_reg,
    \IP2Bus_Data[2]_i_31 ,
    adc30_irq_en,
    \IP2Bus_Data[0]_i_4 ,
    \IP2Bus_Data[1]_i_11 ,
    adc31_irq_en,
    \IP2Bus_Data[1]_i_11_0 ,
    adc3_cmn_irq_en,
    adc3_cmn_irq_en_reg,
    \IP2Bus_Data[2]_i_19 ,
    \IP2Bus_Data[3]_i_19 ,
    \IP2Bus_Data[15]_i_23 ,
    adc30_irq_sync,
    \IP2Bus_Data[2]_i_49 ,
    \adc3_slice0_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_6 ,
    \IP2Bus_Data[11]_i_4 ,
    adc2_do_mon,
    \IP2Bus_Data[31]_i_7 ,
    \IP2Bus_Data[31]_i_7_0 ,
    axi_RdAck_r_reg_0,
    \adc3_slice1_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_11 ,
    adc2_cmn_irq_en,
    adc1_do_mon,
    \IP2Bus_Data[11]_i_5 ,
    \IP2Bus_Data[31]_i_7_1 ,
    \IP2Bus_Data[31]_i_7_2 ,
    adc20_irq_en,
    adc21_irq_en,
    \IP2Bus_Data[3]_i_21 ,
    adc23_irq_en,
    adc22_irq_en,
    \IP2Bus_Data[2]_i_21 ,
    \IP2Bus_Data[1]_i_41 ,
    \IP2Bus_Data[1]_i_41_0 ,
    \IP2Bus_Data[0]_i_34 ,
    adc20_irq_sync,
    \IP2Bus_Data[15]_i_71 ,
    \IP2Bus_Data[2]_i_24 ,
    \IP2Bus_Data[3]_i_25 ,
    adc10_irq_en,
    \IP2Bus_Data[0]_i_38 ,
    \IP2Bus_Data[1]_i_15 ,
    adc11_irq_en,
    \IP2Bus_Data[1]_i_15_0 ,
    adc12_irq_en,
    adc13_irq_en,
    adc1_cmn_irq_en,
    \IP2Bus_Data[15]_i_7 ,
    adc10_irq_sync,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data[2]_i_15 ,
    \IP2Bus_Data[3]_i_15 ,
    adc00_irq_en,
    \IP2Bus_Data[1]_i_21 ,
    \IP2Bus_Data[0]_i_2 ,
    adc01_irq_en,
    \IP2Bus_Data[1]_i_21_0 ,
    adc0_cmn_irq_en,
    \IP2Bus_Data[15]_i_5 ,
    adc00_overvol_irq,
    adc00_irq_sync,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[11] ,
    \IP2Bus_Data_reg[31]_2 ,
    dac12_irq_en,
    \IP2Bus_Data[2]_i_8 ,
    \IP2Bus_Data[7]_i_3 ,
    dac13_irq_en,
    \IP2Bus_Data[3]_i_30 ,
    dac1_cmn_irq_en,
    dac1_powerup_state_irq,
    dac10_irq_en,
    \IP2Bus_Data[1]_i_7 ,
    \IP2Bus_Data[1]_i_7_0 ,
    dac11_irq_en,
    dac0_do_mon,
    \IP2Bus_Data[11]_i_2 ,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data[31]_i_3 ,
    \IP2Bus_Data[31]_i_3_0 ,
    axi_read_req_r_reg,
    axi_read_req_r_reg_0,
    \IP2Bus_Data[15]_i_34 ,
    axi_read_req_r_reg_1,
    \IP2Bus_Data[0]_i_48 ,
    p_36_in,
    \IP2Bus_Data[1]_i_10 ,
    \IP2Bus_Data[1]_i_10_0 ,
    \IP2Bus_Data[0]_i_45 ,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_2 ,
    \IP2Bus_Data[2]_i_2 ,
    \IP2Bus_Data[3]_i_2 ,
    p_46_in,
    \IP2Bus_Data[6]_i_5 ,
    irq_enables,
    \IP2Bus_Data[5]_i_3 ,
    \IP2Bus_Data[12]_i_10 ,
    \IP2Bus_Data[31]_i_3_1 ,
    \IP2Bus_Data[0]_i_7 ,
    \IP2Bus_Data[4]_i_6 ,
    \IP2Bus_Data_reg[1] ,
    \IP2Bus_Data_reg[7] ,
    STATUS_COMMON,
    \adc3_multi_band_reg[0] ,
    \IP2Bus_Data[2]_i_18 ,
    \IP2Bus_Data[15]_i_26 ,
    \IP2Bus_Data[15]_i_26_0 ,
    \IP2Bus_Data[2]_i_22 ,
    \IP2Bus_Data[2]_i_47 ,
    \IP2Bus_Data[2]_i_14 ,
    \IP2Bus_Data[15]_i_9 ,
    \IP2Bus_Data[15]_i_9_0 ,
    \adc3_fifo_disable_reg[0] ,
    \IP2Bus_Data[2]_i_27 ,
    \IP2Bus_Data[31]_i_3_2 ,
    \IP2Bus_Data[31]_i_3_3 ,
    \IP2Bus_Data[2]_i_30 ,
    \IP2Bus_Data[3]_i_5_0 ,
    \adc3_start_stage_reg[0] ,
    adc3_restart_reg,
    \IP2Bus_Data[0]_i_46 ,
    adc3_status,
    adc3_reset_reg,
    \IP2Bus_Data[0]_i_3 ,
    \IP2Bus_Data[0]_i_3_0 ,
    \IP2Bus_Data[0]_i_21 ,
    \IP2Bus_Data[2]_i_8_0 ,
    \IP2Bus_Data[3]_i_6 ,
    adc2_status,
    \IP2Bus_Data[0]_i_22 ,
    \IP2Bus_Data[3]_i_23 ,
    \IP2Bus_Data[0]_i_41 ,
    \IP2Bus_Data[3]_i_4 ,
    adc0_status,
    \IP2Bus_Data[0]_i_26 ,
    \IP2Bus_Data[0]_i_26_0 ,
    \IP2Bus_Data[3]_i_11 ,
    dac1_status,
    \IP2Bus_Data[0]_i_25 ,
    \IP2Bus_Data[0]_i_25_0 ,
    dac0_status,
    \dac1_end_stage_reg[0] ,
    adc30_overvol_irq,
    axi_read_req_r_reg_2,
    adc32_irq_sync,
    \IP2Bus_Data[15]_i_22 ,
    axi_read_req_r_reg_3,
    \IP2Bus_Data[12]_i_26 ,
    \IP2Bus_Data[15]_i_21 ,
    adc01_overvol_irq,
    adc01_irq_sync,
    \IP2Bus_Data[15]_i_11_0 ,
    dac10_irq_sync,
    axi_read_req_r_reg_4,
    \adc3_slice2_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_61 ,
    \IP2Bus_Data[1]_i_13 ,
    \adc3_cmn_en_reg[0] ,
    \IP2Bus_Data[1]_i_18 ,
    \IP2Bus_Data[15]_i_30 ,
    \IP2Bus_Data[15]_i_30_0 ,
    \IP2Bus_Data[1]_i_14 ,
    \IP2Bus_Data[15]_i_17 ,
    \IP2Bus_Data[15]_i_17_0 ,
    \IP2Bus_Data[1]_i_21_1 ,
    dac1_fifo_disable,
    axi_read_req_r_reg_5,
    \IP2Bus_Data[15]_i_12 ,
    \IP2Bus_Data[15]_i_12_0 ,
    dac0_fifo_disable,
    \IP2Bus_Data[11]_i_17 ,
    \dac0_sample_rate_reg[0] ,
    \IP2Bus_Data[6]_i_15 ,
    \IP2Bus_Data[15]_i_61_0 ,
    adc33_overvol_irq,
    adc33_irq_sync,
    \adc3_slice3_irq_en_reg[2] ,
    \IP2Bus_Data[15]_i_70 ,
    \IP2Bus_Data[15]_i_70_0 ,
    adc23_overvol_irq,
    adc23_irq_sync,
    \IP2Bus_Data[15]_i_77 ,
    \IP2Bus_Data[15]_i_77_0 ,
    adc13_overvol_irq,
    adc13_irq_sync,
    \IP2Bus_Data[15]_i_49 ,
    \IP2Bus_Data[15]_i_49_0 ,
    adc03_overvol_irq,
    adc03_irq_sync,
    \IP2Bus_Data[15]_i_11_1 ,
    \IP2Bus_Data[15]_i_32 ,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_45 ,
    \IP2Bus_Data[15]_i_43 ,
    dac03_irq_sync,
    \IP2Bus_Data[0]_i_37 ,
    \IP2Bus_Data[0]_i_41_0 ,
    \IP2Bus_Data[0]_i_11 ,
    \IP2Bus_Data[0]_i_47 ,
    adc10_overvol_irq,
    \IP2Bus_Data[2]_i_42 ,
    adc21_overvol_irq,
    \IP2Bus_Data[15]_i_71_0 ,
    \IP2Bus_Data[3]_i_47 ,
    adc21_irq_sync,
    \IP2Bus_Data[15]_i_71_1 ,
    \IP2Bus_Data[14]_i_47 ,
    \IP2Bus_Data[15]_i_29 ,
    \IP2Bus_Data[15]_i_29_0 ,
    adc11_irq_sync,
    \IP2Bus_Data[14]_i_23 ,
    \IP2Bus_Data[2]_i_49_0 ,
    adc11_overvol_irq,
    \IP2Bus_Data[3]_i_52 ,
    \IP2Bus_Data[15]_i_21_0 ,
    \IP2Bus_Data[3]_i_37 ,
    \IP2Bus_Data[2]_i_35 ,
    \IP2Bus_Data[14]_i_12 ,
    dac12_irq_sync,
    \IP2Bus_Data[14]_i_27 ,
    \IP2Bus_Data[15]_i_11_2 ,
    dac11_irq_sync,
    \IP2Bus_Data[15]_i_13 ,
    dac01_irq_sync,
    dac02_irq_sync,
    \IP2Bus_Data[14]_i_28 ,
    adc31_irq_sync,
    \IP2Bus_Data[15]_i_23_0 ,
    adc31_overvol_irq,
    adc0_do_mon,
    dac1_do_mon,
    adc3_do_mon,
    \IP2Bus_Data[25]_i_11 ,
    \IP2Bus_Data[14]_i_52 ,
    \IP2Bus_Data[15]_i_34_0 ,
    \IP2Bus_Data[2]_i_6 ,
    adc02_irq_en,
    adc03_irq_en,
    \IP2Bus_Data[0]_i_2_0 ,
    s_axi_wdata,
    axi_timeout_r,
    \IP2Bus_Data[25]_i_11_0 ,
    \IP2Bus_Data[12]_i_26_0 ,
    axi_timeout_en_reg,
    \IP2Bus_Data[31]_i_10 ,
    axi_read_req_r_reg_6,
    \IP2Bus_Data[15]_i_74 ,
    \IP2Bus_Data[14]_i_53 ,
    s_axi_wready_reg_i_2_1,
    s_axi_wready_reg_i_2_2);
  output \DATA_PHASE_WDT.data_timeout_reg_0 ;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_arready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [10:0]Q;
  output [1:0]D;
  output \bus2ip_addr_reg_reg[16]_0 ;
  output \bus2ip_addr_reg_reg[16]_1 ;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  output \FSM_onehot_state_reg[3] ;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output \bus2ip_addr_reg_reg[14]_0 ;
  output \bus2ip_addr_reg_reg[14]_1 ;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output \bus2ip_addr_reg_reg[16]_2 ;
  output \bus2ip_addr_reg_reg[16]_3 ;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output \bus2ip_addr_reg_reg[14]_2 ;
  output \bus2ip_addr_reg_reg[14]_3 ;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  output adc0_dreq_mon;
  output adc2_drp_we;
  output adc1_dreq_mon;
  output \FSM_onehot_state_reg[0]_4 ;
  output \FSM_onehot_state_reg[0]_5 ;
  output \FSM_onehot_state_reg[0]_6 ;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output [31:0]\adc0_sample_rate_reg[31] ;
  output \bus2ip_addr_reg_reg[11]_0 ;
  output \bus2ip_addr_reg_reg[15]_0 ;
  output [4:0]\bus2ip_addr_reg_reg[14]_4 ;
  output \bus2ip_addr_reg_reg[15]_1 ;
  output [4:0]\bus2ip_addr_reg_reg[14]_5 ;
  output \bus2ip_addr_reg_reg[14]_6 ;
  output \bus2ip_addr_reg_reg[16]_4 ;
  output \bus2ip_addr_reg_reg[6]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output \bus2ip_addr_reg_reg[6]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_5 ;
  output \bus2ip_addr_reg_reg[14]_7 ;
  output \bus2ip_addr_reg_reg[9]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  output \bus2ip_addr_reg_reg[14]_8 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  output [3:0]\bus2ip_addr_reg_reg[6]_2 ;
  output \bus2ip_addr_reg_reg[16]_6 ;
  output \bus2ip_addr_reg_reg[16]_7 ;
  output [0:0]E;
  output [0:0]master_reset_reg;
  output [0:0]\bus2ip_addr_reg_reg[16]_8 ;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \bus2ip_addr_reg_reg[13]_0 ;
  output axi_timeout_r20;
  output [0:0]SR;
  output [10:0]bank1_write;
  output [10:0]bank3_write;
  output [11:0]bank9_write;
  output [11:0]bank11_write;
  output [11:0]bank13_write;
  output [11:0]bank15_write;
  output [31:0]s_axi_rdata;
  output [1:0]bank0_write;
  output [0:0]\bus2ip_addr_reg_reg[16]_9 ;
  output [0:0]\bus2ip_addr_reg_reg[5]_0 ;
  output adc3_reset;
  output adc2_reset;
  output adc1_reset;
  output adc0_reset;
  output dac1_reset;
  output dac0_reset;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output dac1_restart;
  output dac0_restart;
  output master_reset;
  input s_axi_aclk;
  input s_axi_rvalid_reg_reg_0;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input [15:0]s_axi_awaddr;
  input [15:0]s_axi_araddr;
  input [31:0]\s_axi_rdata_reg_reg[31]_0 ;
  input drp_RdAck_r;
  input axi_RdAck;
  input \FSM_onehot_state_reg[1] ;
  input \FSM_onehot_state_reg[1]_0 ;
  input \FSM_onehot_state_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_2 ;
  input [1:0]\FSM_onehot_state_reg[1]_3 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  input \FSM_onehot_state_reg[4] ;
  input \FSM_onehot_state_reg[1]_4 ;
  input access_type_reg;
  input dac0_drp_rdy;
  input [1:0]\FSM_onehot_state_reg[1]_5 ;
  input \FSM_onehot_state_reg[4]_0 ;
  input \FSM_onehot_state_reg[1]_6 ;
  input access_type_reg_0;
  input dac1_drp_rdy;
  input [1:0]\FSM_onehot_state_reg[1]_7 ;
  input \FSM_onehot_state_reg[1]_8 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[4]_1 ;
  input \FSM_onehot_state_reg[1]_9 ;
  input access_type_reg_1;
  input user_drp_drdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[4]_2 ;
  input \FSM_onehot_state_reg[1]_10 ;
  input access_type_reg_2;
  input \FSM_sequential_access_cs[2]_i_7 ;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_3;
  input s_axi_wready_reg_i_2;
  input [1:0]\FSM_onehot_state_reg[1]_11 ;
  input \FSM_onehot_state_reg[4]_4 ;
  input \FSM_onehot_state_reg[1]_12 ;
  input access_type_reg_4;
  input s_axi_wready_reg_i_2_0;
  input adc32_irq_en;
  input \IP2Bus_Data[2]_i_5 ;
  input \IP2Bus_Data[3]_i_5 ;
  input adc33_irq_en;
  input \adc3_sim_level_reg[0] ;
  input axi_RdAck_r_reg;
  input \IP2Bus_Data[2]_i_31 ;
  input adc30_irq_en;
  input \IP2Bus_Data[0]_i_4 ;
  input [1:0]\IP2Bus_Data[1]_i_11 ;
  input adc31_irq_en;
  input \IP2Bus_Data[1]_i_11_0 ;
  input adc3_cmn_irq_en;
  input adc3_cmn_irq_en_reg;
  input \IP2Bus_Data[2]_i_19 ;
  input \IP2Bus_Data[3]_i_19 ;
  input [3:0]\IP2Bus_Data[15]_i_23 ;
  input [2:0]adc30_irq_sync;
  input \IP2Bus_Data[2]_i_49 ;
  input \adc3_slice0_irq_en_reg[2] ;
  input \IP2Bus_Data[15]_i_6 ;
  input [3:0]\IP2Bus_Data[11]_i_4 ;
  input [15:0]adc2_do_mon;
  input [31:0]\IP2Bus_Data[31]_i_7 ;
  input [31:0]\IP2Bus_Data[31]_i_7_0 ;
  input axi_RdAck_r_reg_0;
  input \adc3_slice1_irq_en_reg[2] ;
  input \IP2Bus_Data[15]_i_11 ;
  input adc2_cmn_irq_en;
  input [15:0]adc1_do_mon;
  input [3:0]\IP2Bus_Data[11]_i_5 ;
  input [31:0]\IP2Bus_Data[31]_i_7_1 ;
  input [31:0]\IP2Bus_Data[31]_i_7_2 ;
  input adc20_irq_en;
  input adc21_irq_en;
  input \IP2Bus_Data[3]_i_21 ;
  input adc23_irq_en;
  input adc22_irq_en;
  input \IP2Bus_Data[2]_i_21 ;
  input \IP2Bus_Data[1]_i_41 ;
  input [1:0]\IP2Bus_Data[1]_i_41_0 ;
  input \IP2Bus_Data[0]_i_34 ;
  input [2:0]adc20_irq_sync;
  input [2:0]\IP2Bus_Data[15]_i_71 ;
  input \IP2Bus_Data[2]_i_24 ;
  input \IP2Bus_Data[3]_i_25 ;
  input adc10_irq_en;
  input \IP2Bus_Data[0]_i_38 ;
  input [1:0]\IP2Bus_Data[1]_i_15 ;
  input adc11_irq_en;
  input \IP2Bus_Data[1]_i_15_0 ;
  input adc12_irq_en;
  input adc13_irq_en;
  input adc1_cmn_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_7 ;
  input [2:0]adc10_irq_sync;
  input [31:0]\IP2Bus_Data_reg[31] ;
  input [31:0]\IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data[2]_i_15 ;
  input \IP2Bus_Data[3]_i_15 ;
  input adc00_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_21 ;
  input \IP2Bus_Data[0]_i_2 ;
  input adc01_irq_en;
  input \IP2Bus_Data[1]_i_21_0 ;
  input adc0_cmn_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_5 ;
  input adc00_overvol_irq;
  input [2:0]adc00_irq_sync;
  input [31:0]\IP2Bus_Data_reg[31]_1 ;
  input [3:0]\IP2Bus_Data_reg[11] ;
  input [31:0]\IP2Bus_Data_reg[31]_2 ;
  input dac12_irq_en;
  input \IP2Bus_Data[2]_i_8 ;
  input [7:0]\IP2Bus_Data[7]_i_3 ;
  input dac13_irq_en;
  input \IP2Bus_Data[3]_i_30 ;
  input dac1_cmn_irq_en;
  input dac1_powerup_state_irq;
  input dac10_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_7 ;
  input \IP2Bus_Data[1]_i_7_0 ;
  input dac11_irq_en;
  input [15:0]dac0_do_mon;
  input [3:0]\IP2Bus_Data[11]_i_2 ;
  input [15:0]\IP2Bus_Data_reg[15] ;
  input [31:0]\IP2Bus_Data[31]_i_3 ;
  input [31:0]\IP2Bus_Data[31]_i_3_0 ;
  input axi_read_req_r_reg;
  input axi_read_req_r_reg_0;
  input \IP2Bus_Data[15]_i_34 ;
  input axi_read_req_r_reg_1;
  input \IP2Bus_Data[0]_i_48 ;
  input [4:0]p_36_in;
  input \IP2Bus_Data[1]_i_10 ;
  input [1:0]\IP2Bus_Data[1]_i_10_0 ;
  input \IP2Bus_Data[0]_i_45 ;
  input [1:0]dac00_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_2 ;
  input \IP2Bus_Data[2]_i_2 ;
  input \IP2Bus_Data[3]_i_2 ;
  input [7:0]p_46_in;
  input \IP2Bus_Data[6]_i_5 ;
  input [6:0]irq_enables;
  input \IP2Bus_Data[5]_i_3 ;
  input \IP2Bus_Data[12]_i_10 ;
  input \IP2Bus_Data[31]_i_3_1 ;
  input \IP2Bus_Data[0]_i_7 ;
  input \IP2Bus_Data[4]_i_6 ;
  input \IP2Bus_Data_reg[1] ;
  input \IP2Bus_Data_reg[7] ;
  input [15:0]STATUS_COMMON;
  input \adc3_multi_band_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_18 ;
  input [15:0]\IP2Bus_Data[15]_i_26 ;
  input [15:0]\IP2Bus_Data[15]_i_26_0 ;
  input [2:0]\IP2Bus_Data[2]_i_22 ;
  input [2:0]\IP2Bus_Data[2]_i_47 ;
  input [2:0]\IP2Bus_Data[2]_i_14 ;
  input [15:0]\IP2Bus_Data[15]_i_9 ;
  input [15:0]\IP2Bus_Data[15]_i_9_0 ;
  input \adc3_fifo_disable_reg[0] ;
  input [2:0]\IP2Bus_Data[2]_i_27 ;
  input [31:0]\IP2Bus_Data[31]_i_3_2 ;
  input [31:0]\IP2Bus_Data[31]_i_3_3 ;
  input [2:0]\IP2Bus_Data[2]_i_30 ;
  input [3:0]\IP2Bus_Data[3]_i_5_0 ;
  input \adc3_start_stage_reg[0] ;
  input adc3_restart_reg;
  input \IP2Bus_Data[0]_i_46 ;
  input [1:0]adc3_status;
  input adc3_reset_reg;
  input \IP2Bus_Data[0]_i_3 ;
  input \IP2Bus_Data[0]_i_3_0 ;
  input \IP2Bus_Data[0]_i_21 ;
  input \IP2Bus_Data[2]_i_8_0 ;
  input [3:0]\IP2Bus_Data[3]_i_6 ;
  input [1:0]adc2_status;
  input \IP2Bus_Data[0]_i_22 ;
  input [3:0]\IP2Bus_Data[3]_i_23 ;
  input [1:0]\IP2Bus_Data[0]_i_41 ;
  input [3:0]\IP2Bus_Data[3]_i_4 ;
  input [1:0]adc0_status;
  input \IP2Bus_Data[0]_i_26 ;
  input \IP2Bus_Data[0]_i_26_0 ;
  input [3:0]\IP2Bus_Data[3]_i_11 ;
  input [2:0]dac1_status;
  input \IP2Bus_Data[0]_i_25 ;
  input \IP2Bus_Data[0]_i_25_0 ;
  input [2:0]dac0_status;
  input \dac1_end_stage_reg[0] ;
  input adc30_overvol_irq;
  input axi_read_req_r_reg_2;
  input [0:0]adc32_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_22 ;
  input axi_read_req_r_reg_3;
  input \IP2Bus_Data[12]_i_26 ;
  input [3:0]\IP2Bus_Data[15]_i_21 ;
  input adc01_overvol_irq;
  input [2:0]adc01_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_11_0 ;
  input [1:0]dac10_irq_sync;
  input axi_read_req_r_reg_4;
  input \adc3_slice2_irq_en_reg[2] ;
  input [15:0]\IP2Bus_Data[15]_i_61 ;
  input [1:0]\IP2Bus_Data[1]_i_13 ;
  input \adc3_cmn_en_reg[0] ;
  input [1:0]\IP2Bus_Data[1]_i_18 ;
  input [15:0]\IP2Bus_Data[15]_i_30 ;
  input [15:0]\IP2Bus_Data[15]_i_30_0 ;
  input [1:0]\IP2Bus_Data[1]_i_14 ;
  input [15:0]\IP2Bus_Data[15]_i_17 ;
  input [15:0]\IP2Bus_Data[15]_i_17_0 ;
  input [1:0]\IP2Bus_Data[1]_i_21_1 ;
  input [0:0]dac1_fifo_disable;
  input axi_read_req_r_reg_5;
  input [15:0]\IP2Bus_Data[15]_i_12 ;
  input [15:0]\IP2Bus_Data[15]_i_12_0 ;
  input [0:0]dac0_fifo_disable;
  input [3:0]\IP2Bus_Data[11]_i_17 ;
  input \dac0_sample_rate_reg[0] ;
  input \IP2Bus_Data[6]_i_15 ;
  input [3:0]\IP2Bus_Data[15]_i_61_0 ;
  input adc33_overvol_irq;
  input [2:0]adc33_irq_sync;
  input \adc3_slice3_irq_en_reg[2] ;
  input [3:0]\IP2Bus_Data[15]_i_70 ;
  input [3:0]\IP2Bus_Data[15]_i_70_0 ;
  input adc23_overvol_irq;
  input [2:0]adc23_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_77 ;
  input [3:0]\IP2Bus_Data[15]_i_77_0 ;
  input adc13_overvol_irq;
  input [2:0]adc13_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_49 ;
  input [3:0]\IP2Bus_Data[15]_i_49_0 ;
  input adc03_overvol_irq;
  input [2:0]adc03_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_11_1 ;
  input [1:0]\IP2Bus_Data[15]_i_32 ;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_45 ;
  input [1:0]\IP2Bus_Data[15]_i_43 ;
  input [1:0]dac03_irq_sync;
  input \IP2Bus_Data[0]_i_37 ;
  input \IP2Bus_Data[0]_i_41_0 ;
  input \IP2Bus_Data[0]_i_11 ;
  input \IP2Bus_Data[0]_i_47 ;
  input adc10_overvol_irq;
  input \IP2Bus_Data[2]_i_42 ;
  input adc21_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_71_0 ;
  input \IP2Bus_Data[3]_i_47 ;
  input [2:0]adc21_irq_sync;
  input \IP2Bus_Data[15]_i_71_1 ;
  input \IP2Bus_Data[14]_i_47 ;
  input \IP2Bus_Data[15]_i_29 ;
  input [3:0]\IP2Bus_Data[15]_i_29_0 ;
  input [2:0]adc11_irq_sync;
  input \IP2Bus_Data[14]_i_23 ;
  input \IP2Bus_Data[2]_i_49_0 ;
  input adc11_overvol_irq;
  input \IP2Bus_Data[3]_i_52 ;
  input \IP2Bus_Data[15]_i_21_0 ;
  input \IP2Bus_Data[3]_i_37 ;
  input \IP2Bus_Data[2]_i_35 ;
  input \IP2Bus_Data[14]_i_12 ;
  input [0:0]dac12_irq_sync;
  input \IP2Bus_Data[14]_i_27 ;
  input [1:0]\IP2Bus_Data[15]_i_11_2 ;
  input [1:0]dac11_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_13 ;
  input [1:0]dac01_irq_sync;
  input [0:0]dac02_irq_sync;
  input \IP2Bus_Data[14]_i_28 ;
  input [2:0]adc31_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_23_0 ;
  input adc31_overvol_irq;
  input [15:0]adc0_do_mon;
  input [15:0]dac1_do_mon;
  input [15:0]adc3_do_mon;
  input \IP2Bus_Data[25]_i_11 ;
  input \IP2Bus_Data[14]_i_52 ;
  input \IP2Bus_Data[15]_i_34_0 ;
  input \IP2Bus_Data[2]_i_6 ;
  input adc02_irq_en;
  input adc03_irq_en;
  input \IP2Bus_Data[0]_i_2_0 ;
  input [0:0]s_axi_wdata;
  input axi_timeout_r;
  input \IP2Bus_Data[25]_i_11_0 ;
  input \IP2Bus_Data[12]_i_26_0 ;
  input axi_timeout_en_reg;
  input \IP2Bus_Data[31]_i_10 ;
  input axi_read_req_r_reg_6;
  input \IP2Bus_Data[15]_i_74 ;
  input \IP2Bus_Data[14]_i_53 ;
  input s_axi_wready_reg_i_2_1;
  input s_axi_wready_reg_i_2_2;

  wire [17:13]Bus2IP_Addr;
  wire [1:0]D;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_5 ;
  wire \DATA_PHASE_WDT.data_timeout_reg_0 ;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire \FSM_onehot_state_reg[0]_4 ;
  wire \FSM_onehot_state_reg[0]_5 ;
  wire \FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_10 ;
  wire [1:0]\FSM_onehot_state_reg[1]_11 ;
  wire \FSM_onehot_state_reg[1]_12 ;
  wire \FSM_onehot_state_reg[1]_2 ;
  wire [1:0]\FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_state_reg[1]_4 ;
  wire [1:0]\FSM_onehot_state_reg[1]_5 ;
  wire \FSM_onehot_state_reg[1]_6 ;
  wire [1:0]\FSM_onehot_state_reg[1]_7 ;
  wire \FSM_onehot_state_reg[1]_8 ;
  wire \FSM_onehot_state_reg[1]_9 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire \FSM_sequential_access_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_6_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_7 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  wire \IP2Bus_Data[0]_i_11 ;
  wire \IP2Bus_Data[0]_i_2 ;
  wire \IP2Bus_Data[0]_i_21 ;
  wire \IP2Bus_Data[0]_i_22 ;
  wire \IP2Bus_Data[0]_i_25 ;
  wire \IP2Bus_Data[0]_i_25_0 ;
  wire \IP2Bus_Data[0]_i_26 ;
  wire \IP2Bus_Data[0]_i_26_0 ;
  wire \IP2Bus_Data[0]_i_2_0 ;
  wire \IP2Bus_Data[0]_i_3 ;
  wire \IP2Bus_Data[0]_i_34 ;
  wire \IP2Bus_Data[0]_i_37 ;
  wire \IP2Bus_Data[0]_i_38 ;
  wire \IP2Bus_Data[0]_i_3_0 ;
  wire \IP2Bus_Data[0]_i_4 ;
  wire [1:0]\IP2Bus_Data[0]_i_41 ;
  wire \IP2Bus_Data[0]_i_41_0 ;
  wire \IP2Bus_Data[0]_i_45 ;
  wire \IP2Bus_Data[0]_i_46 ;
  wire \IP2Bus_Data[0]_i_47 ;
  wire \IP2Bus_Data[0]_i_48 ;
  wire \IP2Bus_Data[0]_i_5_n_0 ;
  wire \IP2Bus_Data[0]_i_7 ;
  wire \IP2Bus_Data[10]_i_17_n_0 ;
  wire \IP2Bus_Data[11]_i_16_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_17 ;
  wire [3:0]\IP2Bus_Data[11]_i_2 ;
  wire \IP2Bus_Data[11]_i_22_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_4 ;
  wire [3:0]\IP2Bus_Data[11]_i_5 ;
  wire \IP2Bus_Data[12]_i_10 ;
  wire \IP2Bus_Data[12]_i_26 ;
  wire \IP2Bus_Data[12]_i_26_0 ;
  wire \IP2Bus_Data[12]_i_42_n_0 ;
  wire \IP2Bus_Data[12]_i_8_n_0 ;
  wire \IP2Bus_Data[13]_i_11_n_0 ;
  wire \IP2Bus_Data[13]_i_33_n_0 ;
  wire \IP2Bus_Data[13]_i_6_n_0 ;
  wire \IP2Bus_Data[14]_i_12 ;
  wire \IP2Bus_Data[14]_i_14_n_0 ;
  wire \IP2Bus_Data[14]_i_23 ;
  wire \IP2Bus_Data[14]_i_27 ;
  wire \IP2Bus_Data[14]_i_28 ;
  wire \IP2Bus_Data[14]_i_47 ;
  wire \IP2Bus_Data[14]_i_52 ;
  wire \IP2Bus_Data[14]_i_53 ;
  wire \IP2Bus_Data[14]_i_7_n_0 ;
  wire \IP2Bus_Data[15]_i_11 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_11_2 ;
  wire [15:0]\IP2Bus_Data[15]_i_12 ;
  wire [15:0]\IP2Bus_Data[15]_i_12_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_13 ;
  wire [15:0]\IP2Bus_Data[15]_i_17 ;
  wire [15:0]\IP2Bus_Data[15]_i_17_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_21 ;
  wire \IP2Bus_Data[15]_i_21_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_22 ;
  wire [3:0]\IP2Bus_Data[15]_i_23 ;
  wire [3:0]\IP2Bus_Data[15]_i_23_0 ;
  wire \IP2Bus_Data[15]_i_25_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_26 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_0 ;
  wire \IP2Bus_Data[15]_i_29 ;
  wire [3:0]\IP2Bus_Data[15]_i_29_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_30 ;
  wire [15:0]\IP2Bus_Data[15]_i_30_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_32 ;
  wire \IP2Bus_Data[15]_i_34 ;
  wire \IP2Bus_Data[15]_i_34_0 ;
  wire \IP2Bus_Data[15]_i_3_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_43 ;
  wire [1:0]\IP2Bus_Data[15]_i_45 ;
  wire [3:0]\IP2Bus_Data[15]_i_49 ;
  wire [3:0]\IP2Bus_Data[15]_i_49_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_5 ;
  wire \IP2Bus_Data[15]_i_55_n_0 ;
  wire \IP2Bus_Data[15]_i_6 ;
  wire [15:0]\IP2Bus_Data[15]_i_61 ;
  wire [3:0]\IP2Bus_Data[15]_i_61_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_7 ;
  wire [3:0]\IP2Bus_Data[15]_i_70 ;
  wire [3:0]\IP2Bus_Data[15]_i_70_0 ;
  wire [2:0]\IP2Bus_Data[15]_i_71 ;
  wire [3:0]\IP2Bus_Data[15]_i_71_0 ;
  wire \IP2Bus_Data[15]_i_71_1 ;
  wire \IP2Bus_Data[15]_i_74 ;
  wire [3:0]\IP2Bus_Data[15]_i_77 ;
  wire [3:0]\IP2Bus_Data[15]_i_77_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_9 ;
  wire [15:0]\IP2Bus_Data[15]_i_9_0 ;
  wire \IP2Bus_Data[1]_i_10 ;
  wire [1:0]\IP2Bus_Data[1]_i_10_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_11 ;
  wire \IP2Bus_Data[1]_i_11_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_13 ;
  wire [1:0]\IP2Bus_Data[1]_i_14 ;
  wire [1:0]\IP2Bus_Data[1]_i_15 ;
  wire \IP2Bus_Data[1]_i_15_0 ;
  wire \IP2Bus_Data[1]_i_16_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_18 ;
  wire [1:0]\IP2Bus_Data[1]_i_21 ;
  wire \IP2Bus_Data[1]_i_21_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_21_1 ;
  wire \IP2Bus_Data[1]_i_41 ;
  wire [1:0]\IP2Bus_Data[1]_i_41_0 ;
  wire \IP2Bus_Data[1]_i_63_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_7 ;
  wire \IP2Bus_Data[1]_i_7_0 ;
  wire \IP2Bus_Data[22]_i_9_n_0 ;
  wire \IP2Bus_Data[25]_i_11 ;
  wire \IP2Bus_Data[25]_i_11_0 ;
  wire \IP2Bus_Data[29]_i_15_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_14 ;
  wire \IP2Bus_Data[2]_i_15 ;
  wire [2:0]\IP2Bus_Data[2]_i_18 ;
  wire \IP2Bus_Data[2]_i_19 ;
  wire \IP2Bus_Data[2]_i_2 ;
  wire \IP2Bus_Data[2]_i_21 ;
  wire [2:0]\IP2Bus_Data[2]_i_22 ;
  wire \IP2Bus_Data[2]_i_24 ;
  wire [2:0]\IP2Bus_Data[2]_i_27 ;
  wire [2:0]\IP2Bus_Data[2]_i_30 ;
  wire \IP2Bus_Data[2]_i_31 ;
  wire \IP2Bus_Data[2]_i_35 ;
  wire \IP2Bus_Data[2]_i_42 ;
  wire [2:0]\IP2Bus_Data[2]_i_47 ;
  wire \IP2Bus_Data[2]_i_49 ;
  wire \IP2Bus_Data[2]_i_49_0 ;
  wire \IP2Bus_Data[2]_i_5 ;
  wire \IP2Bus_Data[2]_i_6 ;
  wire \IP2Bus_Data[2]_i_8 ;
  wire \IP2Bus_Data[2]_i_8_0 ;
  wire \IP2Bus_Data[30]_i_6_n_0 ;
  wire \IP2Bus_Data[30]_i_9_n_0 ;
  wire \IP2Bus_Data[31]_i_10 ;
  wire \IP2Bus_Data[31]_i_17_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_3 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_0 ;
  wire \IP2Bus_Data[31]_i_3_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_3 ;
  wire \IP2Bus_Data[31]_i_6_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_7 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_2 ;
  wire [3:0]\IP2Bus_Data[3]_i_11 ;
  wire \IP2Bus_Data[3]_i_15 ;
  wire \IP2Bus_Data[3]_i_19 ;
  wire \IP2Bus_Data[3]_i_2 ;
  wire \IP2Bus_Data[3]_i_21 ;
  wire \IP2Bus_Data[3]_i_22_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_23 ;
  wire \IP2Bus_Data[3]_i_25 ;
  wire \IP2Bus_Data[3]_i_30 ;
  wire \IP2Bus_Data[3]_i_37 ;
  wire [3:0]\IP2Bus_Data[3]_i_4 ;
  wire \IP2Bus_Data[3]_i_47 ;
  wire \IP2Bus_Data[3]_i_5 ;
  wire \IP2Bus_Data[3]_i_52 ;
  wire [3:0]\IP2Bus_Data[3]_i_5_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_6 ;
  wire \IP2Bus_Data[4]_i_6 ;
  wire \IP2Bus_Data[5]_i_3 ;
  wire \IP2Bus_Data[6]_i_15 ;
  wire \IP2Bus_Data[6]_i_5 ;
  wire \IP2Bus_Data[7]_i_16_n_0 ;
  wire [7:0]\IP2Bus_Data[7]_i_3 ;
  wire \IP2Bus_Data[9]_i_14_n_0 ;
  wire [3:0]\IP2Bus_Data_reg[11] ;
  wire [15:0]\IP2Bus_Data_reg[15] ;
  wire \IP2Bus_Data_reg[1] ;
  wire [31:0]\IP2Bus_Data_reg[31] ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_1 ;
  wire [31:0]\IP2Bus_Data_reg[31]_2 ;
  wire \IP2Bus_Data_reg[7] ;
  wire IP2Bus_RdAck;
  wire I_DECODER_n_0;
  wire I_DECODER_n_1;
  wire I_DECODER_n_3;
  wire I_DECODER_n_4;
  wire I_DECODER_n_6;
  wire [10:0]Q;
  wire [0:0]SR;
  wire [15:0]STATUS_COMMON;
  wire [2:0]access_cs;
  wire [2:0]access_ns;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire adc00_irq_en;
  wire [2:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc01_irq_en;
  wire [2:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc02_irq_en;
  wire adc03_irq_en;
  wire [2:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_do_mon;
  wire adc0_dreq_mon;
  wire adc0_reset;
  wire adc0_restart;
  wire [31:0]\adc0_sample_rate_reg[31] ;
  wire [1:0]adc0_status;
  wire adc10_irq_en;
  wire [2:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc11_irq_en;
  wire [2:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc12_irq_en;
  wire adc13_irq_en;
  wire [2:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc1_cmn_irq_en;
  wire [15:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_reset;
  wire adc1_restart;
  wire adc20_irq_en;
  wire [2:0]adc20_irq_sync;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc22_irq_en;
  wire adc23_irq_en;
  wire [2:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc2_cmn_irq_en;
  wire [15:0]adc2_do_mon;
  wire adc2_drp_we;
  wire adc2_reset;
  wire adc2_restart;
  wire [1:0]adc2_status;
  wire adc30_irq_en;
  wire [2:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc32_irq_en;
  wire [0:0]adc32_irq_sync;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire \adc3_cmn_en_reg[0] ;
  wire adc3_cmn_irq_en;
  wire adc3_cmn_irq_en_reg;
  wire [15:0]adc3_do_mon;
  wire \adc3_fifo_disable_reg[0] ;
  wire \adc3_multi_band_reg[0] ;
  wire adc3_reset;
  wire adc3_reset_reg;
  wire adc3_restart;
  wire adc3_restart_reg;
  wire \adc3_sim_level_reg[0] ;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire \adc3_slice1_irq_en_reg[2] ;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire \adc3_slice3_irq_en_reg[2] ;
  wire \adc3_start_stage_reg[0] ;
  wire [1:0]adc3_status;
  wire axi_RdAck;
  wire axi_RdAck_r_reg;
  wire axi_RdAck_r_reg_0;
  wire axi_avalid;
  wire axi_avalid_reg;
  wire axi_read_req_r_i_2__1_n_0;
  wire axi_read_req_r_i_2_n_0;
  wire axi_read_req_r_i_3_n_0;
  wire axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire axi_read_req_r_reg_1;
  wire axi_read_req_r_reg_2;
  wire axi_read_req_r_reg_3;
  wire axi_read_req_r_reg_4;
  wire axi_read_req_r_reg_5;
  wire axi_read_req_r_reg_6;
  wire axi_timeout_en_reg;
  wire axi_timeout_r;
  wire axi_timeout_r20;
  wire [1:0]bank0_write;
  wire [11:0]bank11_write;
  wire [11:0]bank13_write;
  wire [11:0]bank15_write;
  wire [10:0]bank1_write;
  wire [10:0]bank3_write;
  wire [11:0]bank9_write;
  wire [17:2]bus2ip_addr_i;
  wire \bus2ip_addr_reg[17]_i_2_n_0 ;
  wire \bus2ip_addr_reg_reg[11]_0 ;
  wire \bus2ip_addr_reg_reg[13]_0 ;
  wire \bus2ip_addr_reg_reg[14]_0 ;
  wire \bus2ip_addr_reg_reg[14]_1 ;
  wire \bus2ip_addr_reg_reg[14]_2 ;
  wire \bus2ip_addr_reg_reg[14]_3 ;
  wire [4:0]\bus2ip_addr_reg_reg[14]_4 ;
  wire [4:0]\bus2ip_addr_reg_reg[14]_5 ;
  wire \bus2ip_addr_reg_reg[14]_6 ;
  wire \bus2ip_addr_reg_reg[14]_7 ;
  wire \bus2ip_addr_reg_reg[14]_8 ;
  wire \bus2ip_addr_reg_reg[15]_0 ;
  wire \bus2ip_addr_reg_reg[15]_1 ;
  wire \bus2ip_addr_reg_reg[16]_0 ;
  wire \bus2ip_addr_reg_reg[16]_1 ;
  wire \bus2ip_addr_reg_reg[16]_2 ;
  wire \bus2ip_addr_reg_reg[16]_3 ;
  wire \bus2ip_addr_reg_reg[16]_4 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_5 ;
  wire \bus2ip_addr_reg_reg[16]_6 ;
  wire \bus2ip_addr_reg_reg[16]_7 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_8 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_9 ;
  wire [0:0]\bus2ip_addr_reg_reg[5]_0 ;
  wire \bus2ip_addr_reg_reg[6]_0 ;
  wire \bus2ip_addr_reg_reg[6]_1 ;
  wire [3:0]\bus2ip_addr_reg_reg[6]_2 ;
  wire \bus2ip_addr_reg_reg[9]_0 ;
  wire bus2ip_rnw_i;
  wire bus2ip_rnw_reg_reg_n_0;
  wire counter_en_reg;
  wire cs_ce_ld_enable_i;
  wire [1:0]dac00_irq_sync;
  wire [1:0]dac01_irq_sync;
  wire [0:0]dac02_irq_sync;
  wire [1:0]dac03_irq_sync;
  wire [15:0]dac0_do_mon;
  wire dac0_drp_rdy;
  wire [0:0]dac0_fifo_disable;
  wire dac0_reset;
  wire dac0_restart;
  wire \dac0_sample_rate_reg[0] ;
  wire [2:0]dac0_status;
  wire dac10_irq_en;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire [1:0]dac11_irq_sync;
  wire dac12_irq_en;
  wire [0:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire [15:0]dac1_do_mon;
  wire dac1_drp_rdy;
  wire \dac1_end_stage_reg[0] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_powerup_state_irq;
  wire dac1_reset;
  wire dac1_restart;
  wire [2:0]dac1_status;
  wire drp_RdAck_r;
  wire [6:0]irq_enables;
  wire master_reset;
  wire [0:0]master_reset_reg;
  wire [4:0]p_36_in;
  wire [7:0]p_46_in;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arready_i;
  wire s_axi_arready_reg_i_2_n_0;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awready_i;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_bvalid_reg_i_1_n_0;
  wire [31:0]s_axi_rdata;
  wire s_axi_rdata_i;
  wire [31:0]s_axi_rdata_i1_in;
  wire [31:0]\s_axi_rdata_reg_reg[31]_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_reg_i_1_n_0;
  wire s_axi_rvalid_reg_reg_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;
  wire s_axi_wready_i;
  wire s_axi_wready_reg_i_2;
  wire s_axi_wready_reg_i_2_0;
  wire s_axi_wready_reg_i_2_1;
  wire s_axi_wready_reg_i_2_2;
  wire s_axi_wvalid;
  wire timeout_i;
  wire user_drp_drdy;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_counter_f \DATA_PHASE_WDT.I_DPTO_COUNTER 
       (.\FSM_sequential_access_cs_reg[1] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ),
        .\FSM_sequential_access_cs_reg[1]_0 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] (\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .IP2Bus_RdAck(IP2Bus_RdAck),
        .Q(access_cs),
        .axi_RdAck(axi_RdAck),
        .\bus2ip_addr_reg_reg[16] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_5 ),
        .counter_en_reg(counter_en_reg),
        .cs_ce_ld_enable_i(cs_ce_ld_enable_i),
        .drp_RdAck_r(drp_RdAck_r),
        .icount_out0_carry_0(I_DECODER_n_3),
        .\icount_out_reg[11]_0 (I_DECODER_n_0),
        .\icount_out_reg[12]_0 (I_DECODER_n_1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_0(\DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ),
        .s_axi_wready_reg_i_2(Bus2IP_Addr),
        .s_axi_wvalid(s_axi_wvalid),
        .timeout_i(timeout_i));
  FDRE \DATA_PHASE_WDT.data_timeout_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(timeout_i),
        .Q(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .R(s_axi_rvalid_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_state[4]_i_1__4 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(s_axi_aresetn),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00000F0E)) 
    \FSM_sequential_access_cs[0]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(access_cs[1]),
        .I3(access_cs[2]),
        .I4(access_cs[0]),
        .O(access_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00FF0002)) 
    \FSM_sequential_access_cs[1]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(access_cs[2]),
        .I3(access_cs[1]),
        .I4(access_cs[0]),
        .O(access_ns[1]));
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_access_cs[2]_i_2 
       (.I0(access_cs[2]),
        .I1(access_cs[0]),
        .I2(access_cs[1]),
        .O(access_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_access_cs[2]_i_4 
       (.I0(access_cs[2]),
        .I1(s_axi_bready),
        .I2(access_cs[1]),
        .O(\FSM_sequential_access_cs[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0000F0AACCCC)) 
    \FSM_sequential_access_cs[2]_i_5 
       (.I0(IP2Bus_RdAck),
        .I1(s_axi_rready),
        .I2(s_axi_wvalid),
        .I3(access_cs[1]),
        .I4(access_cs[0]),
        .I5(access_cs[2]),
        .O(\FSM_sequential_access_cs[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \FSM_sequential_access_cs[2]_i_6 
       (.I0(access_cs[1]),
        .I1(access_cs[0]),
        .I2(access_cs[2]),
        .O(\FSM_sequential_access_cs[2]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_4),
        .D(access_ns[0]),
        .Q(access_cs[0]),
        .R(s_axi_rvalid_reg_reg_0));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_4),
        .D(access_ns[1]),
        .Q(access_cs[1]),
        .R(s_axi_rvalid_reg_reg_0));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_4),
        .D(access_ns[2]),
        .Q(access_cs[2]),
        .R(s_axi_rvalid_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFBFFF3F)) 
    \IP2Bus_Data[0]_i_5 
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \IP2Bus_Data[10]_i_17 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[10]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \IP2Bus_Data[11]_i_16 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[15]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[11]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFBFFEF)) 
    \IP2Bus_Data[11]_i_22 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[11]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[12]_i_42 
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[12]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \IP2Bus_Data[12]_i_8 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \IP2Bus_Data[13]_i_11 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[13]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h20000004)) 
    \IP2Bus_Data[13]_i_33 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[15]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[13]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \IP2Bus_Data[13]_i_6 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \IP2Bus_Data[14]_i_14 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[14]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFFFFFBEA)) 
    \IP2Bus_Data[14]_i_7 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \IP2Bus_Data[15]_i_25 
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[15]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \IP2Bus_Data[15]_i_3 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \IP2Bus_Data[15]_i_55 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[15]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \IP2Bus_Data[1]_i_16 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[15]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[1]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_63 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[1]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFFFFCEF)) 
    \IP2Bus_Data[22]_i_9 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[22]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \IP2Bus_Data[29]_i_15 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[29]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h00040014)) 
    \IP2Bus_Data[30]_i_6 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \IP2Bus_Data[30]_i_9 
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[30]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h0101BCBD)) 
    \IP2Bus_Data[31]_i_1 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\bus2ip_addr_reg_reg[16]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \IP2Bus_Data[31]_i_17 
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFFFFE7F7)) 
    \IP2Bus_Data[31]_i_6 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \IP2Bus_Data[3]_i_22 
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAA8AAAA)) 
    \IP2Bus_Data[7]_i_16 
       (.I0(adc3_do_mon[7]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[16]),
        .I4(Bus2IP_Addr[17]),
        .I5(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \IP2Bus_Data[9]_i_14 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[9]_i_14_n_0 ));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_address_decoder I_DECODER
       (.D(D),
        .E(I_DECODER_n_4),
        .\FSM_onehot_state_reg[0] (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_2 ),
        .\FSM_onehot_state_reg[0]_3 (\FSM_onehot_state_reg[0]_3 ),
        .\FSM_onehot_state_reg[0]_4 (\FSM_onehot_state_reg[0]_4 ),
        .\FSM_onehot_state_reg[0]_5 (\FSM_onehot_state_reg[0]_5 ),
        .\FSM_onehot_state_reg[0]_6 (\FSM_onehot_state_reg[0]_6 ),
        .\FSM_onehot_state_reg[0]_7 (\FSM_onehot_state_reg[0]_7 ),
        .\FSM_onehot_state_reg[0]_8 (\FSM_onehot_state_reg[0]_8 ),
        .\FSM_onehot_state_reg[0]_9 (\FSM_onehot_state_reg[0]_9 ),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1]_0 ),
        .\FSM_onehot_state_reg[1]_1 (\FSM_onehot_state_reg[1]_1 ),
        .\FSM_onehot_state_reg[1]_10 (\FSM_onehot_state_reg[1]_10 ),
        .\FSM_onehot_state_reg[1]_11 (\FSM_onehot_state_reg[1]_11 ),
        .\FSM_onehot_state_reg[1]_12 (\FSM_onehot_state_reg[1]_12 ),
        .\FSM_onehot_state_reg[1]_2 (\FSM_onehot_state_reg[1]_2 ),
        .\FSM_onehot_state_reg[1]_3 (\FSM_onehot_state_reg[1]_3 ),
        .\FSM_onehot_state_reg[1]_4 (\FSM_onehot_state_reg[1]_4 ),
        .\FSM_onehot_state_reg[1]_5 (\FSM_onehot_state_reg[1]_5 ),
        .\FSM_onehot_state_reg[1]_6 (\FSM_onehot_state_reg[1]_6 ),
        .\FSM_onehot_state_reg[1]_7 (\FSM_onehot_state_reg[1]_7 ),
        .\FSM_onehot_state_reg[1]_8 (\FSM_onehot_state_reg[1]_8 ),
        .\FSM_onehot_state_reg[1]_9 (\FSM_onehot_state_reg[1]_9 ),
        .\FSM_onehot_state_reg[3] (\FSM_onehot_state_reg[3] ),
        .\FSM_onehot_state_reg[4] (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_0 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_1 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_3 (\FSM_onehot_state_reg[4]_3 ),
        .\FSM_onehot_state_reg[4]_4 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_sequential_access_cs[2]_i_7_0 (\FSM_sequential_access_cs[2]_i_7 ),
        .\FSM_sequential_access_cs_reg[0] (I_DECODER_n_1),
        .\FSM_sequential_access_cs_reg[0]_0 (I_DECODER_n_3),
        .\FSM_sequential_access_cs_reg[0]_1 (\FSM_sequential_access_cs[2]_i_4_n_0 ),
        .\FSM_sequential_access_cs_reg[0]_2 (\FSM_sequential_access_cs[2]_i_5_n_0 ),
        .\FSM_sequential_access_cs_reg[0]_3 (\FSM_sequential_access_cs[2]_i_6_n_0 ),
        .\FSM_sequential_access_cs_reg[1] (I_DECODER_n_6),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 (bus2ip_rnw_reg_reg_n_0),
        .\IP2Bus_Data[0]_i_11_0 (\IP2Bus_Data[0]_i_11 ),
        .\IP2Bus_Data[0]_i_21_0 (\IP2Bus_Data[0]_i_21 ),
        .\IP2Bus_Data[0]_i_22_0 (\IP2Bus_Data[0]_i_22 ),
        .\IP2Bus_Data[0]_i_25_0 (\IP2Bus_Data[0]_i_25 ),
        .\IP2Bus_Data[0]_i_25_1 (\IP2Bus_Data[0]_i_25_0 ),
        .\IP2Bus_Data[0]_i_26_0 (\IP2Bus_Data[0]_i_26 ),
        .\IP2Bus_Data[0]_i_26_1 (\IP2Bus_Data[0]_i_26_0 ),
        .\IP2Bus_Data[0]_i_2_0 (\IP2Bus_Data[0]_i_2 ),
        .\IP2Bus_Data[0]_i_2_1 (\IP2Bus_Data[0]_i_2_0 ),
        .\IP2Bus_Data[0]_i_34_0 (\IP2Bus_Data[0]_i_34 ),
        .\IP2Bus_Data[0]_i_37_0 (\IP2Bus_Data[0]_i_37 ),
        .\IP2Bus_Data[0]_i_38_0 (\IP2Bus_Data[0]_i_38 ),
        .\IP2Bus_Data[0]_i_3_0 (\IP2Bus_Data[0]_i_3 ),
        .\IP2Bus_Data[0]_i_3_1 (\IP2Bus_Data[0]_i_3_0 ),
        .\IP2Bus_Data[0]_i_41_0 (\IP2Bus_Data[0]_i_41 ),
        .\IP2Bus_Data[0]_i_41_1 (\IP2Bus_Data[0]_i_41_0 ),
        .\IP2Bus_Data[0]_i_45_0 (\IP2Bus_Data[0]_i_45 ),
        .\IP2Bus_Data[0]_i_46_0 (\IP2Bus_Data[0]_i_46 ),
        .\IP2Bus_Data[0]_i_47_0 (\IP2Bus_Data[0]_i_47 ),
        .\IP2Bus_Data[0]_i_48_0 (\IP2Bus_Data[0]_i_48 ),
        .\IP2Bus_Data[0]_i_4_0 (\IP2Bus_Data[0]_i_4 ),
        .\IP2Bus_Data[0]_i_7_0 (\IP2Bus_Data[0]_i_7 ),
        .\IP2Bus_Data[11]_i_17_0 (\IP2Bus_Data[11]_i_17 ),
        .\IP2Bus_Data[11]_i_2_0 (\IP2Bus_Data[11]_i_2 ),
        .\IP2Bus_Data[11]_i_2_1 (\IP2Bus_Data[11]_i_22_n_0 ),
        .\IP2Bus_Data[11]_i_4_0 (\IP2Bus_Data[11]_i_4 ),
        .\IP2Bus_Data[11]_i_5_0 (\IP2Bus_Data[11]_i_5 ),
        .\IP2Bus_Data[12]_i_10_0 (\IP2Bus_Data[12]_i_10 ),
        .\IP2Bus_Data[12]_i_26_0 (\IP2Bus_Data[12]_i_26 ),
        .\IP2Bus_Data[12]_i_26_1 (\IP2Bus_Data[12]_i_26_0 ),
        .\IP2Bus_Data[13]_i_16_0 (\IP2Bus_Data[13]_i_33_n_0 ),
        .\IP2Bus_Data[14]_i_12_0 (\IP2Bus_Data[14]_i_12 ),
        .\IP2Bus_Data[14]_i_23_0 (\IP2Bus_Data[14]_i_23 ),
        .\IP2Bus_Data[14]_i_27_0 (\IP2Bus_Data[14]_i_27 ),
        .\IP2Bus_Data[14]_i_28_0 (\IP2Bus_Data[14]_i_28 ),
        .\IP2Bus_Data[14]_i_47_0 (\IP2Bus_Data[14]_i_47 ),
        .\IP2Bus_Data[14]_i_52_0 (\IP2Bus_Data[12]_i_42_n_0 ),
        .\IP2Bus_Data[14]_i_52_1 (\IP2Bus_Data[14]_i_52 ),
        .\IP2Bus_Data[14]_i_53_0 (\IP2Bus_Data[14]_i_53 ),
        .\IP2Bus_Data[15]_i_11_0 (\IP2Bus_Data[15]_i_11 ),
        .\IP2Bus_Data[15]_i_11_1 (\IP2Bus_Data[15]_i_11_0 ),
        .\IP2Bus_Data[15]_i_11_2 (\IP2Bus_Data[15]_i_11_1 ),
        .\IP2Bus_Data[15]_i_11_3 (\IP2Bus_Data[15]_i_11_2 ),
        .\IP2Bus_Data[15]_i_12_0 (\IP2Bus_Data[15]_i_12 ),
        .\IP2Bus_Data[15]_i_12_1 (\IP2Bus_Data[15]_i_12_0 ),
        .\IP2Bus_Data[15]_i_13_0 (\IP2Bus_Data[15]_i_13 ),
        .\IP2Bus_Data[15]_i_17_0 (\IP2Bus_Data[15]_i_17 ),
        .\IP2Bus_Data[15]_i_17_1 (\IP2Bus_Data[15]_i_17_0 ),
        .\IP2Bus_Data[15]_i_21_0 (\IP2Bus_Data[15]_i_21 ),
        .\IP2Bus_Data[15]_i_21_1 (\IP2Bus_Data[15]_i_21_0 ),
        .\IP2Bus_Data[15]_i_22_0 (\IP2Bus_Data[15]_i_22 ),
        .\IP2Bus_Data[15]_i_23_0 (\IP2Bus_Data[15]_i_23 ),
        .\IP2Bus_Data[15]_i_23_1 (\IP2Bus_Data[15]_i_23_0 ),
        .\IP2Bus_Data[15]_i_26_0 (\IP2Bus_Data[15]_i_26 ),
        .\IP2Bus_Data[15]_i_26_1 (\IP2Bus_Data[15]_i_26_0 ),
        .\IP2Bus_Data[15]_i_29_0 (\IP2Bus_Data[15]_i_29 ),
        .\IP2Bus_Data[15]_i_29_1 (\IP2Bus_Data[15]_i_29_0 ),
        .\IP2Bus_Data[15]_i_2_0 (\IP2Bus_Data[15]_i_2 ),
        .\IP2Bus_Data[15]_i_30_0 (\IP2Bus_Data[15]_i_30 ),
        .\IP2Bus_Data[15]_i_30_1 (\IP2Bus_Data[15]_i_30_0 ),
        .\IP2Bus_Data[15]_i_32_0 (\IP2Bus_Data[15]_i_32 ),
        .\IP2Bus_Data[15]_i_34_0 (\IP2Bus_Data[15]_i_34 ),
        .\IP2Bus_Data[15]_i_34_1 (\IP2Bus_Data[15]_i_34_0 ),
        .\IP2Bus_Data[15]_i_43_0 (\IP2Bus_Data[15]_i_43 ),
        .\IP2Bus_Data[15]_i_45_0 (\IP2Bus_Data[15]_i_45 ),
        .\IP2Bus_Data[15]_i_49_0 (\IP2Bus_Data[15]_i_49 ),
        .\IP2Bus_Data[15]_i_49_1 (\IP2Bus_Data[15]_i_49_0 ),
        .\IP2Bus_Data[15]_i_5_0 (\IP2Bus_Data[15]_i_5 ),
        .\IP2Bus_Data[15]_i_5_1 (\IP2Bus_Data[15]_i_55_n_0 ),
        .\IP2Bus_Data[15]_i_61_0 (\IP2Bus_Data[15]_i_61 ),
        .\IP2Bus_Data[15]_i_61_1 (\IP2Bus_Data[15]_i_61_0 ),
        .\IP2Bus_Data[15]_i_6_0 (\IP2Bus_Data[15]_i_6 ),
        .\IP2Bus_Data[15]_i_70_0 (\IP2Bus_Data[15]_i_70 ),
        .\IP2Bus_Data[15]_i_70_1 (\IP2Bus_Data[15]_i_70_0 ),
        .\IP2Bus_Data[15]_i_71_0 (\IP2Bus_Data[15]_i_71 ),
        .\IP2Bus_Data[15]_i_71_1 (\IP2Bus_Data[15]_i_71_0 ),
        .\IP2Bus_Data[15]_i_71_2 (\IP2Bus_Data[15]_i_71_1 ),
        .\IP2Bus_Data[15]_i_74_0 (\IP2Bus_Data[15]_i_74 ),
        .\IP2Bus_Data[15]_i_77_0 (\IP2Bus_Data[15]_i_77 ),
        .\IP2Bus_Data[15]_i_77_1 (\IP2Bus_Data[15]_i_77_0 ),
        .\IP2Bus_Data[15]_i_7_0 (\IP2Bus_Data[15]_i_7 ),
        .\IP2Bus_Data[15]_i_98_0 (\IP2Bus_Data[1]_i_63_n_0 ),
        .\IP2Bus_Data[15]_i_9_0 (\IP2Bus_Data[15]_i_9 ),
        .\IP2Bus_Data[15]_i_9_1 (\IP2Bus_Data[15]_i_9_0 ),
        .\IP2Bus_Data[1]_i_10_0 (\IP2Bus_Data[1]_i_10 ),
        .\IP2Bus_Data[1]_i_10_1 (\IP2Bus_Data[1]_i_10_0 ),
        .\IP2Bus_Data[1]_i_11_0 (\IP2Bus_Data[1]_i_11 ),
        .\IP2Bus_Data[1]_i_11_1 (\IP2Bus_Data[1]_i_11_0 ),
        .\IP2Bus_Data[1]_i_13_0 (\IP2Bus_Data[1]_i_13 ),
        .\IP2Bus_Data[1]_i_14_0 (\IP2Bus_Data[1]_i_14 ),
        .\IP2Bus_Data[1]_i_15_0 (\IP2Bus_Data[1]_i_15 ),
        .\IP2Bus_Data[1]_i_15_1 (\IP2Bus_Data[1]_i_15_0 ),
        .\IP2Bus_Data[1]_i_18_0 (\IP2Bus_Data[1]_i_18 ),
        .\IP2Bus_Data[1]_i_21_0 (\IP2Bus_Data[1]_i_21 ),
        .\IP2Bus_Data[1]_i_21_1 (\IP2Bus_Data[1]_i_21_0 ),
        .\IP2Bus_Data[1]_i_21_2 (\IP2Bus_Data[1]_i_21_1 ),
        .\IP2Bus_Data[1]_i_41_0 (\IP2Bus_Data[1]_i_41 ),
        .\IP2Bus_Data[1]_i_41_1 (\IP2Bus_Data[1]_i_41_0 ),
        .\IP2Bus_Data[1]_i_7_0 (\IP2Bus_Data[1]_i_7 ),
        .\IP2Bus_Data[1]_i_7_1 (\IP2Bus_Data[1]_i_7_0 ),
        .\IP2Bus_Data[25]_i_11_0 (\IP2Bus_Data[25]_i_11 ),
        .\IP2Bus_Data[25]_i_11_1 (\IP2Bus_Data[25]_i_11_0 ),
        .\IP2Bus_Data[2]_i_14_0 (\IP2Bus_Data[2]_i_14 ),
        .\IP2Bus_Data[2]_i_15_0 (\IP2Bus_Data[2]_i_15 ),
        .\IP2Bus_Data[2]_i_18_0 (\IP2Bus_Data[2]_i_18 ),
        .\IP2Bus_Data[2]_i_19_0 (\IP2Bus_Data[2]_i_19 ),
        .\IP2Bus_Data[2]_i_21_0 (\IP2Bus_Data[2]_i_21 ),
        .\IP2Bus_Data[2]_i_22_0 (\IP2Bus_Data[2]_i_22 ),
        .\IP2Bus_Data[2]_i_24_0 (\IP2Bus_Data[2]_i_24 ),
        .\IP2Bus_Data[2]_i_27_0 (\IP2Bus_Data[2]_i_27 ),
        .\IP2Bus_Data[2]_i_2_0 (\IP2Bus_Data[2]_i_2 ),
        .\IP2Bus_Data[2]_i_30_0 (\IP2Bus_Data[2]_i_30 ),
        .\IP2Bus_Data[2]_i_31 (\IP2Bus_Data[2]_i_31 ),
        .\IP2Bus_Data[2]_i_35_0 (\IP2Bus_Data[2]_i_35 ),
        .\IP2Bus_Data[2]_i_38_0 (\IP2Bus_Data[29]_i_15_n_0 ),
        .\IP2Bus_Data[2]_i_42_0 (\IP2Bus_Data[2]_i_42 ),
        .\IP2Bus_Data[2]_i_47_0 (\IP2Bus_Data[2]_i_47 ),
        .\IP2Bus_Data[2]_i_49_0 (\IP2Bus_Data[2]_i_49 ),
        .\IP2Bus_Data[2]_i_49_1 (\IP2Bus_Data[2]_i_49_0 ),
        .\IP2Bus_Data[2]_i_5_0 (\IP2Bus_Data[2]_i_5 ),
        .\IP2Bus_Data[2]_i_6_0 (\IP2Bus_Data[2]_i_6 ),
        .\IP2Bus_Data[2]_i_8_0 (\IP2Bus_Data[2]_i_8 ),
        .\IP2Bus_Data[2]_i_8_1 (\IP2Bus_Data[2]_i_8_0 ),
        .\IP2Bus_Data[31]_i_10_0 (\IP2Bus_Data[31]_i_10 ),
        .\IP2Bus_Data[31]_i_3_0 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data[31]_i_3_1 (\IP2Bus_Data[31]_i_3_0 ),
        .\IP2Bus_Data[31]_i_3_2 (\IP2Bus_Data[31]_i_3_1 ),
        .\IP2Bus_Data[31]_i_3_3 (\IP2Bus_Data[31]_i_3_2 ),
        .\IP2Bus_Data[31]_i_3_4 (\IP2Bus_Data[31]_i_3_3 ),
        .\IP2Bus_Data[31]_i_7_0 (\IP2Bus_Data[31]_i_7 ),
        .\IP2Bus_Data[31]_i_7_1 (\IP2Bus_Data[31]_i_7_0 ),
        .\IP2Bus_Data[31]_i_7_2 (\IP2Bus_Data[31]_i_7_1 ),
        .\IP2Bus_Data[31]_i_7_3 (\IP2Bus_Data[31]_i_7_2 ),
        .\IP2Bus_Data[3]_i_11_0 (\IP2Bus_Data[3]_i_11 ),
        .\IP2Bus_Data[3]_i_15_0 (\IP2Bus_Data[3]_i_15 ),
        .\IP2Bus_Data[3]_i_19_0 (\IP2Bus_Data[3]_i_19 ),
        .\IP2Bus_Data[3]_i_21_0 (\IP2Bus_Data[3]_i_21 ),
        .\IP2Bus_Data[3]_i_23_0 (\IP2Bus_Data[3]_i_23 ),
        .\IP2Bus_Data[3]_i_25_0 (\IP2Bus_Data[3]_i_25 ),
        .\IP2Bus_Data[3]_i_2_0 (\IP2Bus_Data[3]_i_2 ),
        .\IP2Bus_Data[3]_i_30_0 (\IP2Bus_Data[3]_i_30 ),
        .\IP2Bus_Data[3]_i_37_0 (\IP2Bus_Data[3]_i_37 ),
        .\IP2Bus_Data[3]_i_47_0 (\IP2Bus_Data[3]_i_47 ),
        .\IP2Bus_Data[3]_i_4_0 (\IP2Bus_Data[3]_i_4 ),
        .\IP2Bus_Data[3]_i_52_0 (\IP2Bus_Data[3]_i_52 ),
        .\IP2Bus_Data[3]_i_5_0 (\IP2Bus_Data[3]_i_5 ),
        .\IP2Bus_Data[3]_i_5_1 (\IP2Bus_Data[3]_i_5_0 ),
        .\IP2Bus_Data[3]_i_6_0 (\IP2Bus_Data[3]_i_6 ),
        .\IP2Bus_Data[4]_i_6_0 (\IP2Bus_Data[4]_i_6 ),
        .\IP2Bus_Data[5]_i_3_0 (\IP2Bus_Data[5]_i_3 ),
        .\IP2Bus_Data[6]_i_15_0 (\IP2Bus_Data[6]_i_15 ),
        .\IP2Bus_Data[6]_i_5_0 (\IP2Bus_Data[6]_i_5 ),
        .\IP2Bus_Data[7]_i_3_0 (\IP2Bus_Data[7]_i_3 ),
        .\IP2Bus_Data[8]_i_2_0 (\IP2Bus_Data[10]_i_17_n_0 ),
        .\IP2Bus_Data_reg[0] (\IP2Bus_Data[0]_i_5_n_0 ),
        .\IP2Bus_Data_reg[11] (\IP2Bus_Data_reg[11] ),
        .\IP2Bus_Data_reg[13] (\IP2Bus_Data[31]_i_17_n_0 ),
        .\IP2Bus_Data_reg[13]_0 (\IP2Bus_Data[13]_i_11_n_0 ),
        .\IP2Bus_Data_reg[14] (\IP2Bus_Data[14]_i_7_n_0 ),
        .\IP2Bus_Data_reg[15] (\IP2Bus_Data[30]_i_9_n_0 ),
        .\IP2Bus_Data_reg[15]_0 (\IP2Bus_Data[15]_i_25_n_0 ),
        .\IP2Bus_Data_reg[15]_1 (\IP2Bus_Data_reg[15] ),
        .\IP2Bus_Data_reg[1] (\IP2Bus_Data[1]_i_16_n_0 ),
        .\IP2Bus_Data_reg[1]_0 (\IP2Bus_Data_reg[1] ),
        .\IP2Bus_Data_reg[22] (\IP2Bus_Data[22]_i_9_n_0 ),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data[30]_i_6_n_0 ),
        .\IP2Bus_Data_reg[2] (\IP2Bus_Data[15]_i_3_n_0 ),
        .\IP2Bus_Data_reg[2]_0 (\IP2Bus_Data[11]_i_16_n_0 ),
        .\IP2Bus_Data_reg[2]_1 (\IP2Bus_Data[14]_i_14_n_0 ),
        .\IP2Bus_Data_reg[2]_2 (\IP2Bus_Data[13]_i_6_n_0 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .\IP2Bus_Data_reg[31]_2 (\IP2Bus_Data_reg[31]_2 ),
        .\IP2Bus_Data_reg[3] (\IP2Bus_Data[3]_i_22_n_0 ),
        .\IP2Bus_Data_reg[6] (\IP2Bus_Data[12]_i_8_n_0 ),
        .\IP2Bus_Data_reg[7] (\IP2Bus_Data[7]_i_16_n_0 ),
        .\IP2Bus_Data_reg[7]_0 (\IP2Bus_Data_reg[7] ),
        .\IP2Bus_Data_reg[8] (\IP2Bus_Data[31]_i_6_n_0 ),
        .\IP2Bus_Data_reg[9] (\IP2Bus_Data[9]_i_14_n_0 ),
        .IP2Bus_RdAck(IP2Bus_RdAck),
        .Q(access_cs),
        .STATUS_COMMON(STATUS_COMMON),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_1),
        .access_type_reg_2(access_type_reg_2),
        .access_type_reg_3(access_type_reg_3),
        .access_type_reg_4(access_type_reg_4),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_irq_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_irq_sync),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_sync(adc03_irq_sync),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_do_mon(adc0_do_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .\adc0_sample_rate_reg[31] (\adc0_sample_rate_reg[31] ),
        .adc0_status(adc0_status),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_irq_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync(adc11_irq_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_en(adc12_irq_en),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_sync(adc13_irq_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_do_mon(adc1_do_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_sync(adc20_irq_sync),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync(adc21_irq_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_en(adc22_irq_en),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_irq_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_do_mon(adc2_do_mon),
        .adc2_drp_we(adc2_drp_we),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc2_status(adc2_status),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync(adc30_irq_sync),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_irq_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_sync(adc32_irq_sync),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync(adc33_irq_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .\adc3_cmn_en_reg[0] (\adc3_cmn_en_reg[0] ),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_cmn_irq_en_reg(adc3_cmn_irq_en_reg),
        .adc3_do_mon({adc3_do_mon[15:8],adc3_do_mon[6:0]}),
        .\adc3_fifo_disable_reg[0] (\adc3_fifo_disable_reg[0] ),
        .\adc3_multi_band_reg[0] (\adc3_multi_band_reg[0] ),
        .adc3_reset(adc3_reset),
        .adc3_reset_reg(adc3_reset_reg),
        .adc3_restart(adc3_restart),
        .adc3_restart_reg(adc3_restart_reg),
        .\adc3_sim_level_reg[0] (\adc3_sim_level_reg[0] ),
        .\adc3_slice0_irq_en_reg[2] (\adc3_slice0_irq_en_reg[2] ),
        .\adc3_slice1_irq_en_reg[2] (\adc3_slice1_irq_en_reg[2] ),
        .\adc3_slice2_irq_en_reg[2] (\adc3_slice2_irq_en_reg[2] ),
        .\adc3_slice3_irq_en_reg[2] (\adc3_slice3_irq_en_reg[2] ),
        .\adc3_start_stage_reg[0] (\adc3_start_stage_reg[0] ),
        .adc3_status(adc3_status),
        .axi_RdAck_r_reg(axi_RdAck_r_reg),
        .axi_RdAck_r_reg_0(axi_RdAck_r_reg_0),
        .axi_avalid_reg(axi_avalid_reg),
        .axi_read_req_r_reg({Bus2IP_Addr,Q[9:0]}),
        .axi_read_req_r_reg_0(axi_read_req_r_i_2__1_n_0),
        .axi_read_req_r_reg_1(axi_read_req_r_reg),
        .axi_read_req_r_reg_10(axi_read_req_r_reg_6),
        .axi_read_req_r_reg_2(axi_read_req_r_reg_0),
        .axi_read_req_r_reg_3(axi_read_req_r_reg_1),
        .axi_read_req_r_reg_4(axi_read_req_r_i_2_n_0),
        .axi_read_req_r_reg_5(axi_read_req_r_reg_2),
        .axi_read_req_r_reg_6(axi_read_req_r_reg_3),
        .axi_read_req_r_reg_7(axi_read_req_r_i_3_n_0),
        .axi_read_req_r_reg_8(axi_read_req_r_reg_4),
        .axi_read_req_r_reg_9(axi_read_req_r_reg_5),
        .axi_timeout_en_reg(axi_timeout_en_reg),
        .bank0_write(bank0_write),
        .bank11_write(bank11_write),
        .bank13_write(bank13_write),
        .bank15_write(bank15_write),
        .bank1_write(bank1_write),
        .bank3_write(bank3_write),
        .bank9_write(bank9_write),
        .\bus2ip_addr_reg_reg[11] (\bus2ip_addr_reg_reg[11]_0 ),
        .\bus2ip_addr_reg_reg[13] (\bus2ip_addr_reg_reg[13]_0 ),
        .\bus2ip_addr_reg_reg[14] (\bus2ip_addr_reg_reg[14]_0 ),
        .\bus2ip_addr_reg_reg[14]_0 (\bus2ip_addr_reg_reg[14]_1 ),
        .\bus2ip_addr_reg_reg[14]_1 (\bus2ip_addr_reg_reg[14]_2 ),
        .\bus2ip_addr_reg_reg[14]_2 (\bus2ip_addr_reg_reg[14]_3 ),
        .\bus2ip_addr_reg_reg[14]_3 (\bus2ip_addr_reg_reg[14]_4 ),
        .\bus2ip_addr_reg_reg[14]_4 (\bus2ip_addr_reg_reg[14]_5 ),
        .\bus2ip_addr_reg_reg[14]_5 (\bus2ip_addr_reg_reg[14]_6 ),
        .\bus2ip_addr_reg_reg[14]_6 (\bus2ip_addr_reg_reg[14]_7 ),
        .\bus2ip_addr_reg_reg[14]_7 (\bus2ip_addr_reg_reg[14]_8 ),
        .\bus2ip_addr_reg_reg[15] (\bus2ip_addr_reg_reg[15]_0 ),
        .\bus2ip_addr_reg_reg[15]_0 (\bus2ip_addr_reg_reg[15]_1 ),
        .\bus2ip_addr_reg_reg[16] (\bus2ip_addr_reg_reg[16]_0 ),
        .\bus2ip_addr_reg_reg[16]_0 (\bus2ip_addr_reg_reg[16]_1 ),
        .\bus2ip_addr_reg_reg[16]_1 (\bus2ip_addr_reg_reg[16]_2 ),
        .\bus2ip_addr_reg_reg[16]_2 (\bus2ip_addr_reg_reg[16]_3 ),
        .\bus2ip_addr_reg_reg[16]_3 (\bus2ip_addr_reg_reg[16]_4 ),
        .\bus2ip_addr_reg_reg[16]_4 (\bus2ip_addr_reg_reg[16]_5 ),
        .\bus2ip_addr_reg_reg[16]_5 (\bus2ip_addr_reg_reg[16]_6 ),
        .\bus2ip_addr_reg_reg[16]_6 (\bus2ip_addr_reg_reg[16]_7 ),
        .\bus2ip_addr_reg_reg[16]_7 (\bus2ip_addr_reg_reg[16]_9 ),
        .\bus2ip_addr_reg_reg[5] (\bus2ip_addr_reg_reg[5]_0 ),
        .\bus2ip_addr_reg_reg[6] (\bus2ip_addr_reg_reg[6]_0 ),
        .\bus2ip_addr_reg_reg[6]_0 (\bus2ip_addr_reg_reg[6]_1 ),
        .\bus2ip_addr_reg_reg[6]_1 (\bus2ip_addr_reg_reg[6]_2 ),
        .\bus2ip_addr_reg_reg[9] (\bus2ip_addr_reg_reg[9]_0 ),
        .counter_en_reg(counter_en_reg),
        .counter_en_reg_reg(I_DECODER_n_0),
        .cs_ce_ld_enable_i(cs_ce_ld_enable_i),
        .dac00_irq_sync(dac00_irq_sync),
        .dac01_irq_sync(dac01_irq_sync),
        .dac02_irq_sync(dac02_irq_sync),
        .dac03_irq_sync(dac03_irq_sync),
        .dac0_do_mon(dac0_do_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_reset(dac0_reset),
        .dac0_restart(dac0_restart),
        .\dac0_sample_rate_reg[0] (\dac0_sample_rate_reg[0] ),
        .dac0_status(dac0_status),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_irq_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_sync(dac11_irq_sync),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_irq_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_irq_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_do_mon(dac1_do_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .\dac1_end_stage_reg[0] (\dac1_end_stage_reg[0] ),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_powerup_state_irq(dac1_powerup_state_irq),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .dac1_status(dac1_status),
        .\icount_out_reg[11] (\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .\icount_out_reg[11]_0 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ),
        .\icount_out_reg[11]_1 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_5 ),
        .\icount_out_reg[12] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ),
        .irq_enables(irq_enables),
        .master_reset(master_reset),
        .master_reset_reg(E),
        .master_reset_reg_0(master_reset_reg),
        .p_36_in(p_36_in),
        .p_46_in(p_46_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awready_i(s_axi_awready_i),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready_i(s_axi_wready_i),
        .s_axi_wready_reg_i_2_0(s_axi_wready_reg_i_2),
        .s_axi_wready_reg_i_2_1(s_axi_wready_reg_i_2_0),
        .s_axi_wready_reg_i_2_2(s_axi_wready_reg_i_2_1),
        .s_axi_wready_reg_i_2_3(s_axi_wready_reg_i_2_2),
        .s_axi_wvalid(s_axi_wvalid),
        .user_drp_drdy(user_drp_drdy));
  LUT6 #(
    .INIT(64'hCECCECCFCECCECCE)) 
    axi_avalid_reg_i_1
       (.I0(axi_avalid_reg),
        .I1(cs_ce_ld_enable_i),
        .I2(access_cs[1]),
        .I3(access_cs[0]),
        .I4(access_cs[2]),
        .I5(s_axi_awvalid),
        .O(axi_avalid));
  FDRE axi_avalid_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_avalid),
        .Q(axi_avalid_reg),
        .R(s_axi_rvalid_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h10)) 
    axi_read_req_r_i_2
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .O(axi_read_req_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h01)) 
    axi_read_req_r_i_2__1
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .O(axi_read_req_r_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_read_req_r_i_3
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Bus2IP_Addr[13]),
        .O(axi_read_req_r_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_timeout_r2_i_1
       (.I0(axi_timeout_r),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .O(axi_timeout_r20));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[10]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Q[8]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[8]),
        .I4(s_axi_araddr[8]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[11]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Q[9]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[9]),
        .I4(s_axi_araddr[9]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[12]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Q[10]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[10]),
        .I4(s_axi_araddr[10]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[13]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[13]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[11]),
        .I4(s_axi_araddr[11]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[14]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[14]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[12]),
        .I4(s_axi_araddr[12]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[15]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[15]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[13]),
        .I4(s_axi_araddr[13]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[16]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[16]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[14]),
        .I4(s_axi_araddr[14]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[17]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[17]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[15]),
        .I4(s_axi_araddr[15]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[17]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h7E7E7E7F)) 
    \bus2ip_addr_reg[17]_i_2 
       (.I0(access_cs[0]),
        .I1(access_cs[1]),
        .I2(access_cs[2]),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[2]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[0]),
        .I4(s_axi_araddr[0]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[3]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[1]),
        .I4(s_axi_araddr[1]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[4]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[2]),
        .I4(s_axi_araddr[2]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[5]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[3]),
        .I4(s_axi_araddr[3]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[6]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[4]),
        .I4(s_axi_araddr[4]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[7]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[5]),
        .I4(s_axi_araddr[5]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[8]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[6]),
        .I4(s_axi_araddr[6]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[9]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(s_axi_awready_i),
        .I3(s_axi_awaddr[7]),
        .I4(s_axi_araddr[7]),
        .I5(I_DECODER_n_6),
        .O(bus2ip_addr_i[9]));
  FDRE \bus2ip_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[10]),
        .Q(Q[8]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[11]),
        .Q(Q[9]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[12]),
        .Q(Q[10]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[13]),
        .Q(Bus2IP_Addr[13]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[14]),
        .Q(Bus2IP_Addr[14]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[15]),
        .Q(Bus2IP_Addr[15]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[16]),
        .Q(Bus2IP_Addr[16]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[17]),
        .Q(Bus2IP_Addr[17]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[2]),
        .Q(Q[0]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[3]),
        .Q(Q[1]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[4]),
        .Q(Q[2]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[5]),
        .Q(Q[3]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[6]),
        .Q(Q[4]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[7]),
        .Q(Q[5]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[8]),
        .Q(Q[6]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \bus2ip_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[9]),
        .Q(Q[7]),
        .R(s_axi_rvalid_reg_reg_0));
  LUT6 #(
    .INIT(64'h7F7E7F7F01000100)) 
    bus2ip_rnw_reg_i_1
       (.I0(access_cs[1]),
        .I1(access_cs[0]),
        .I2(access_cs[2]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awvalid),
        .I5(bus2ip_rnw_reg_reg_n_0),
        .O(bus2ip_rnw_i));
  FDRE bus2ip_rnw_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_rnw_i),
        .Q(bus2ip_rnw_reg_reg_n_0),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE counter_en_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_0),
        .Q(counter_en_reg),
        .R(s_axi_rvalid_reg_reg_0));
  LUT6 #(
    .INIT(64'h00A000FC00A0000C)) 
    s_axi_arready_reg_i_1
       (.I0(s_axi_bready),
        .I1(s_axi_arready_reg_i_2_n_0),
        .I2(access_cs[1]),
        .I3(access_cs[0]),
        .I4(access_cs[2]),
        .I5(s_axi_rready),
        .O(s_axi_arready_i));
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_arready_reg_i_2
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .O(s_axi_arready_reg_i_2_n_0));
  FDRE s_axi_arready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_arready_i),
        .Q(s_axi_arready),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE s_axi_awready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_awready_i),
        .Q(s_axi_awready),
        .R(s_axi_rvalid_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hF7FF00C0)) 
    s_axi_bvalid_reg_i_1
       (.I0(s_axi_bready),
        .I1(access_cs[2]),
        .I2(access_cs[0]),
        .I3(access_cs[1]),
        .I4(s_axi_bvalid),
        .O(s_axi_bvalid_reg_i_1_n_0));
  FDRE s_axi_bvalid_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_reg_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(s_axi_rvalid_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[0]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [0]),
        .O(s_axi_rdata_i1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[10]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [10]),
        .O(s_axi_rdata_i1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[11]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [11]),
        .O(s_axi_rdata_i1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[12]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [12]),
        .O(s_axi_rdata_i1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[13]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [13]),
        .O(s_axi_rdata_i1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[14]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [14]),
        .O(s_axi_rdata_i1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[15]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [15]),
        .O(s_axi_rdata_i1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[16]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [16]),
        .O(s_axi_rdata_i1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[17]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [17]),
        .O(s_axi_rdata_i1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[18]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [18]),
        .O(s_axi_rdata_i1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[19]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [19]),
        .O(s_axi_rdata_i1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[1]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [1]),
        .O(s_axi_rdata_i1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[20]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [20]),
        .O(s_axi_rdata_i1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[21]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [21]),
        .O(s_axi_rdata_i1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[22]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [22]),
        .O(s_axi_rdata_i1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[23]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [23]),
        .O(s_axi_rdata_i1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[24]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [24]),
        .O(s_axi_rdata_i1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[25]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [25]),
        .O(s_axi_rdata_i1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[26]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [26]),
        .O(s_axi_rdata_i1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[27]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [27]),
        .O(s_axi_rdata_i1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[28]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [28]),
        .O(s_axi_rdata_i1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[29]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [29]),
        .O(s_axi_rdata_i1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[2]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [2]),
        .O(s_axi_rdata_i1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[30]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [30]),
        .O(s_axi_rdata_i1_in[30]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \s_axi_rdata_reg[31]_i_1 
       (.I0(access_cs[0]),
        .I1(access_cs[2]),
        .I2(s_axi_rready),
        .I3(access_cs[1]),
        .I4(\DATA_PHASE_WDT.I_DPTO_COUNTER_n_3 ),
        .O(s_axi_rdata_i));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[31]_i_2 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [31]),
        .O(s_axi_rdata_i1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[3]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [3]),
        .O(s_axi_rdata_i1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[4]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [4]),
        .O(s_axi_rdata_i1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[5]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [5]),
        .O(s_axi_rdata_i1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[6]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [6]),
        .O(s_axi_rdata_i1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[7]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [7]),
        .O(s_axi_rdata_i1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[8]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [8]),
        .O(s_axi_rdata_i1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[9]_i_1 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [9]),
        .O(s_axi_rdata_i1_in[9]));
  FDRE \s_axi_rdata_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[0]),
        .Q(s_axi_rdata[0]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[10]),
        .Q(s_axi_rdata[10]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[11]),
        .Q(s_axi_rdata[11]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[12]),
        .Q(s_axi_rdata[12]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[13]),
        .Q(s_axi_rdata[13]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[14]),
        .Q(s_axi_rdata[14]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[15]),
        .Q(s_axi_rdata[15]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[16]),
        .Q(s_axi_rdata[16]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[17]),
        .Q(s_axi_rdata[17]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[18]),
        .Q(s_axi_rdata[18]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[19]),
        .Q(s_axi_rdata[19]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[1]),
        .Q(s_axi_rdata[1]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[20]),
        .Q(s_axi_rdata[20]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[21]),
        .Q(s_axi_rdata[21]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[22]),
        .Q(s_axi_rdata[22]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[23]),
        .Q(s_axi_rdata[23]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[24]),
        .Q(s_axi_rdata[24]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[25]),
        .Q(s_axi_rdata[25]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[26]),
        .Q(s_axi_rdata[26]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[27]),
        .Q(s_axi_rdata[27]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[28]),
        .Q(s_axi_rdata[28]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[29]),
        .Q(s_axi_rdata[29]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[2]),
        .Q(s_axi_rdata[2]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[30]),
        .Q(s_axi_rdata[30]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[31]),
        .Q(s_axi_rdata[31]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[3]),
        .Q(s_axi_rdata[3]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[4]),
        .Q(s_axi_rdata[4]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[5]),
        .Q(s_axi_rdata[5]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[6]),
        .Q(s_axi_rdata[6]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[7]),
        .Q(s_axi_rdata[7]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[8]),
        .Q(s_axi_rdata[8]),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE \s_axi_rdata_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[9]),
        .Q(s_axi_rdata[9]),
        .R(s_axi_rvalid_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    s_axi_rvalid_reg_i_1
       (.I0(axi_RdAck),
        .I1(drp_RdAck_r),
        .I2(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I3(access_cs[1]),
        .O(s_axi_rvalid_reg_i_1_n_0));
  FDRE s_axi_rvalid_reg_reg
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rvalid_reg_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(s_axi_rvalid_reg_reg_0));
  FDRE s_axi_wready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wready_i),
        .Q(s_axi_wready),
        .R(s_axi_rvalid_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_tile_config" *) 
module top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_tile_config
   (tc_req_adc0,
    tc_req_adc1,
    tc_req_adc2,
    tc_req_adc3,
    tc_req_dac0,
    tc_req_dac1,
    drp_wen,
    \drp_addr_reg[0] ,
    \data_reg[26] ,
    \data_reg[28] ,
    \drp_addr_reg[1] ,
    \drp_addr_reg[3] ,
    \drp_addr_reg[5] ,
    \data_reg[28]_0 ,
    \data_reg[28]_1 ,
    \drp_addr_reg[10] ,
    \drp_di_reg[15] ,
    \drp_di_reg[14] ,
    \drp_di_reg[13] ,
    \drp_di_reg[12] ,
    \drp_di_reg[11] ,
    \drp_di_reg[10] ,
    \drp_di_reg[9] ,
    \drp_di_reg[8] ,
    \drp_di_reg[7] ,
    \drp_di_reg[6] ,
    \drp_di_reg[5] ,
    \drp_di_reg[4] ,
    \drp_di_reg[3] ,
    \drp_di_reg[2] ,
    \drp_di_reg[1] ,
    \drp_di_reg[0] ,
    \data_reg[28]_2 ,
    \data_reg[28]_3 ,
    \data_reg[28]_4 ,
    \data_reg[28]_5 ,
    \data_reg[28]_6 ,
    \data_reg[28]_7 ,
    \data_reg[28]_8 ,
    \data_reg[28]_9 ,
    \data_reg[28]_10 ,
    \data_reg[28]_11 ,
    \data_reg[28]_12 ,
    \data_reg[28]_13 ,
    \data_reg[28]_14 ,
    \data_reg[28]_15 ,
    \data_reg[28]_16 ,
    \data_reg[28]_17 ,
    \data_reg[27] ,
    \data_reg[27]_0 ,
    \data_reg[27]_1 ,
    \data_reg[27]_2 ,
    \data_reg[27]_3 ,
    \data_reg[27]_4 ,
    \data_reg[27]_5 ,
    \data_reg[27]_6 ,
    \data_reg[27]_7 ,
    \data_reg[27]_8 ,
    \data_reg[27]_9 ,
    \data_reg[27]_10 ,
    \data_reg[27]_11 ,
    \data_reg[27]_12 ,
    \data_reg[27]_13 ,
    \data_reg[27]_14 ,
    \data_reg[26]_0 ,
    \data_reg[26]_1 ,
    \data_reg[26]_2 ,
    \data_reg[26]_3 ,
    adc0_restart_pending_reg,
    adc1_restart_pending_reg,
    adc2_restart_pending_reg,
    adc3_restart_pending_reg,
    dac0_restart_pending_reg,
    dac1_restart_pending_reg,
    \FSM_sequential_tc_sm_state_reg[0]_0 ,
    \FSM_sequential_tc_sm_state_reg[0]_1 ,
    \FSM_sequential_tc_sm_state_reg[0]_2 ,
    \FSM_sequential_tc_sm_state_reg[0]_3 ,
    \FSM_sequential_tc_sm_state_reg[0]_4 ,
    \FSM_sequential_tc_sm_state_reg[0]_5 ,
    dac1_tile_config_done,
    adc0_daddr_mon,
    \data_reg[27]_15 ,
    \data_reg[24] ,
    \FSM_onehot_state_reg[1] ,
    \data_reg[24]_0 ,
    adc1_daddr_mon,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_1 ,
    adc2_daddr_mon,
    \data_reg[24]_1 ,
    adc3_daddr_mon,
    \data_reg[28]_18 ,
    D,
    \pll_state_machine.drpaddr_status_reg[10] ,
    \data_reg[25] ,
    \data_reg[22] ,
    \data_reg[21] ,
    \data_reg[18] ,
    \data_reg[17] ,
    drp_den_reg_0,
    \data_reg[26]_4 ,
    \data_reg[26]_5 ,
    dac1_drpaddr_tc,
    \data_reg[26]_6 ,
    \data_reg[26]_7 ,
    adc1_drpen_tc,
    adc0_drpaddr_tc,
    tile_config_done,
    adc0_drpen_tc,
    adc2_drpen_tc,
    adc3_drpen_tc,
    adc2_drpdi_tc,
    adc3_drpaddr_tc,
    adc3_drpdi_tc,
    dac0_drpaddr_tc,
    dac1_drpdi_tc,
    \FSM_sequential_por_sm_state_reg[1] ,
    dac1_restart_i_reg,
    dac0_restart_i_reg,
    adc3_restart_i_reg,
    adc2_restart_i_reg,
    adc1_restart_i_reg,
    adc0_restart_i_reg,
    s_axi_aclk,
    \dac0_daddr_mon[0]_INST_0 ,
    Q,
    \dac0_daddr_mon[0]_INST_0_0 ,
    \dac0_di_mon[15]_INST_0 ,
    tc_enable,
    adc0_restart_pending,
    adc0_restart_pending_reg_0,
    adc1_restart_pending,
    adc1_restart_pending_reg_0,
    adc2_restart_pending,
    adc2_restart_pending_reg_0,
    adc3_restart_pending,
    adc3_restart_pending_reg_0,
    dac0_restart_pending,
    E,
    dac1_restart_pending,
    dac1_restart_pending_reg_0,
    tc_enable_reg026_out,
    adc0_reset_i,
    tc_enable_reg023_out,
    p_1_in,
    tc_enable_reg020_out,
    p_2_in,
    tc_enable_reg017_out,
    p_3_in,
    tc_enable_reg014_out,
    dac0_reset_i,
    tc_enable_reg0,
    p_5_in,
    drp_req_dac0_reg_0,
    adc0_restart_i_reg_0,
    adc3_restart_i_reg_0,
    dac0_restart_i_reg_0,
    adc1_restart_i_reg_0,
    adc2_restart_i_reg_0,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    adc0_drpaddr_por,
    \adc0_daddr_mon[10]_INST_0 ,
    adc0_den_mon_INST_0,
    adc0_den_mon_INST_0_0,
    adc0_den_mon_INST_0_1,
    \rdata_reg[15]_1 ,
    adc1_drpaddr_por,
    \adc1_daddr_mon[10]_INST_0 ,
    \rdata_reg[15]_2 ,
    adc1_den_mon_INST_0,
    adc1_den_mon_INST_0_0,
    adc1_den_mon_INST_0_1,
    adc2_den_mon_INST_0,
    adc2_den_mon_INST_0_0,
    adc2_den_mon_INST_0_1,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    adc2_drpaddr_por,
    \adc2_daddr_mon[10]_INST_0 ,
    \rdata_reg[15]_5 ,
    \rdata_reg[15]_6 ,
    adc3_drpaddr_por,
    \adc3_daddr_mon[10]_INST_0 ,
    tile_config_drp_arb_gnt_i,
    \drp_drdy_r_reg[0] ,
    \dac1_daddr_mon[10]_INST_0 ,
    status_drp_arb_gnt_i,
    \dac1_daddr_mon[9]_INST_0 ,
    \FSM_sequential_tc_sm_state_reg[0]_6 ,
    tc_gnt_adc3,
    \FSM_sequential_tc_sm_state_reg[0]_7 ,
    dac1_drprdy_tc,
    dac0_drprdy_tc,
    adc3_drprdy_tc,
    adc2_drprdy_tc,
    adc1_drprdy_tc,
    adc0_drprdy_tc,
    \FSM_sequential_por_sm_state_reg[0] ,
    dac1_restart_i_reg_0,
    por_sm_reset);
  output tc_req_adc0;
  output tc_req_adc1;
  output tc_req_adc2;
  output tc_req_adc3;
  output tc_req_dac0;
  output tc_req_dac1;
  output drp_wen;
  output \drp_addr_reg[0] ;
  output \data_reg[26] ;
  output [0:0]\data_reg[28] ;
  output \drp_addr_reg[1] ;
  output \drp_addr_reg[3] ;
  output \drp_addr_reg[5] ;
  output \data_reg[28]_0 ;
  output \data_reg[28]_1 ;
  output \drp_addr_reg[10] ;
  output \drp_di_reg[15] ;
  output \drp_di_reg[14] ;
  output \drp_di_reg[13] ;
  output \drp_di_reg[12] ;
  output \drp_di_reg[11] ;
  output \drp_di_reg[10] ;
  output \drp_di_reg[9] ;
  output \drp_di_reg[8] ;
  output \drp_di_reg[7] ;
  output \drp_di_reg[6] ;
  output \drp_di_reg[5] ;
  output \drp_di_reg[4] ;
  output \drp_di_reg[3] ;
  output \drp_di_reg[2] ;
  output \drp_di_reg[1] ;
  output \drp_di_reg[0] ;
  output \data_reg[28]_2 ;
  output \data_reg[28]_3 ;
  output \data_reg[28]_4 ;
  output \data_reg[28]_5 ;
  output \data_reg[28]_6 ;
  output \data_reg[28]_7 ;
  output \data_reg[28]_8 ;
  output \data_reg[28]_9 ;
  output \data_reg[28]_10 ;
  output \data_reg[28]_11 ;
  output \data_reg[28]_12 ;
  output \data_reg[28]_13 ;
  output \data_reg[28]_14 ;
  output \data_reg[28]_15 ;
  output \data_reg[28]_16 ;
  output \data_reg[28]_17 ;
  output \data_reg[27] ;
  output \data_reg[27]_0 ;
  output \data_reg[27]_1 ;
  output \data_reg[27]_2 ;
  output \data_reg[27]_3 ;
  output \data_reg[27]_4 ;
  output \data_reg[27]_5 ;
  output \data_reg[27]_6 ;
  output \data_reg[27]_7 ;
  output \data_reg[27]_8 ;
  output \data_reg[27]_9 ;
  output \data_reg[27]_10 ;
  output \data_reg[27]_11 ;
  output \data_reg[27]_12 ;
  output \data_reg[27]_13 ;
  output \data_reg[27]_14 ;
  output \data_reg[26]_0 ;
  output \data_reg[26]_1 ;
  output \data_reg[26]_2 ;
  output \data_reg[26]_3 ;
  output adc0_restart_pending_reg;
  output adc1_restart_pending_reg;
  output adc2_restart_pending_reg;
  output adc3_restart_pending_reg;
  output dac0_restart_pending_reg;
  output dac1_restart_pending_reg;
  output \FSM_sequential_tc_sm_state_reg[0]_0 ;
  output \FSM_sequential_tc_sm_state_reg[0]_1 ;
  output \FSM_sequential_tc_sm_state_reg[0]_2 ;
  output \FSM_sequential_tc_sm_state_reg[0]_3 ;
  output \FSM_sequential_tc_sm_state_reg[0]_4 ;
  output \FSM_sequential_tc_sm_state_reg[0]_5 ;
  output dac1_tile_config_done;
  output [3:0]adc0_daddr_mon;
  output \data_reg[27]_15 ;
  output \data_reg[24] ;
  output \FSM_onehot_state_reg[1] ;
  output \data_reg[24]_0 ;
  output [3:0]adc1_daddr_mon;
  output \FSM_onehot_state_reg[1]_0 ;
  output \FSM_onehot_state_reg[1]_1 ;
  output [3:0]adc2_daddr_mon;
  output \data_reg[24]_1 ;
  output [3:0]adc3_daddr_mon;
  output \data_reg[28]_18 ;
  output [0:0]D;
  output \pll_state_machine.drpaddr_status_reg[10] ;
  output \data_reg[25] ;
  output \data_reg[22] ;
  output \data_reg[21] ;
  output \data_reg[18] ;
  output \data_reg[17] ;
  output drp_den_reg_0;
  output \data_reg[26]_4 ;
  output \data_reg[26]_5 ;
  output [2:0]dac1_drpaddr_tc;
  output \data_reg[26]_6 ;
  output \data_reg[26]_7 ;
  output adc1_drpen_tc;
  output [3:0]adc0_drpaddr_tc;
  output tile_config_done;
  output adc0_drpen_tc;
  output adc2_drpen_tc;
  output adc3_drpen_tc;
  output [15:0]adc2_drpdi_tc;
  output [3:0]adc3_drpaddr_tc;
  output [15:0]adc3_drpdi_tc;
  output [2:0]dac0_drpaddr_tc;
  output [15:0]dac1_drpdi_tc;
  output \FSM_sequential_por_sm_state_reg[1] ;
  output dac1_restart_i_reg;
  output dac0_restart_i_reg;
  output adc3_restart_i_reg;
  output adc2_restart_i_reg;
  output adc1_restart_i_reg;
  output adc0_restart_i_reg;
  input s_axi_aclk;
  input \dac0_daddr_mon[0]_INST_0 ;
  input [9:0]Q;
  input \dac0_daddr_mon[0]_INST_0_0 ;
  input [15:0]\dac0_di_mon[15]_INST_0 ;
  input [5:0]tc_enable;
  input adc0_restart_pending;
  input adc0_restart_pending_reg_0;
  input adc1_restart_pending;
  input adc1_restart_pending_reg_0;
  input adc2_restart_pending;
  input adc2_restart_pending_reg_0;
  input adc3_restart_pending;
  input adc3_restart_pending_reg_0;
  input dac0_restart_pending;
  input [0:0]E;
  input dac1_restart_pending;
  input dac1_restart_pending_reg_0;
  input tc_enable_reg026_out;
  input adc0_reset_i;
  input tc_enable_reg023_out;
  input p_1_in;
  input tc_enable_reg020_out;
  input p_2_in;
  input tc_enable_reg017_out;
  input p_3_in;
  input tc_enable_reg014_out;
  input dac0_reset_i;
  input tc_enable_reg0;
  input p_5_in;
  input [0:0]drp_req_dac0_reg_0;
  input adc0_restart_i_reg_0;
  input adc3_restart_i_reg_0;
  input dac0_restart_i_reg_0;
  input adc1_restart_i_reg_0;
  input adc2_restart_i_reg_0;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input [0:0]adc0_drpaddr_por;
  input \adc0_daddr_mon[10]_INST_0 ;
  input [0:0]adc0_den_mon_INST_0;
  input adc0_den_mon_INST_0_0;
  input [0:0]adc0_den_mon_INST_0_1;
  input \rdata_reg[15]_1 ;
  input [0:0]adc1_drpaddr_por;
  input \adc1_daddr_mon[10]_INST_0 ;
  input \rdata_reg[15]_2 ;
  input [0:0]adc1_den_mon_INST_0;
  input adc1_den_mon_INST_0_0;
  input [0:0]adc1_den_mon_INST_0_1;
  input [0:0]adc2_den_mon_INST_0;
  input adc2_den_mon_INST_0_0;
  input [0:0]adc2_den_mon_INST_0_1;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input [0:0]adc2_drpaddr_por;
  input \adc2_daddr_mon[10]_INST_0 ;
  input \rdata_reg[15]_5 ;
  input \rdata_reg[15]_6 ;
  input [0:0]adc3_drpaddr_por;
  input \adc3_daddr_mon[10]_INST_0 ;
  input tile_config_drp_arb_gnt_i;
  input \drp_drdy_r_reg[0] ;
  input [0:0]\dac1_daddr_mon[10]_INST_0 ;
  input status_drp_arb_gnt_i;
  input \dac1_daddr_mon[9]_INST_0 ;
  input \FSM_sequential_tc_sm_state_reg[0]_6 ;
  input tc_gnt_adc3;
  input \FSM_sequential_tc_sm_state_reg[0]_7 ;
  input dac1_drprdy_tc;
  input dac0_drprdy_tc;
  input adc3_drprdy_tc;
  input adc2_drprdy_tc;
  input adc1_drprdy_tc;
  input adc0_drprdy_tc;
  input [0:0]\FSM_sequential_por_sm_state_reg[0] ;
  input dac1_restart_i_reg_0;
  input por_sm_reset;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire [0:0]\FSM_sequential_por_sm_state_reg[0] ;
  wire \FSM_sequential_por_sm_state_reg[1] ;
  wire \FSM_sequential_tc_sm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_5_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_7_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_8_n_0 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_0 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_1 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_2 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_3 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_4 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_5 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_6 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_7 ;
  wire [9:0]Q;
  wire [3:0]adc0_daddr_mon;
  wire \adc0_daddr_mon[10]_INST_0 ;
  wire [0:0]adc0_den_mon_INST_0;
  wire adc0_den_mon_INST_0_0;
  wire [0:0]adc0_den_mon_INST_0_1;
  wire [0:0]adc0_drpaddr_por;
  wire [3:0]adc0_drpaddr_tc;
  wire adc0_drpen_tc;
  wire adc0_drprdy_tc;
  wire adc0_reset_i;
  wire adc0_restart_i_reg;
  wire adc0_restart_i_reg_0;
  wire adc0_restart_pending;
  wire adc0_restart_pending_reg;
  wire adc0_restart_pending_reg_0;
  wire [3:0]adc1_daddr_mon;
  wire \adc1_daddr_mon[10]_INST_0 ;
  wire [0:0]adc1_den_mon_INST_0;
  wire adc1_den_mon_INST_0_0;
  wire [0:0]adc1_den_mon_INST_0_1;
  wire [0:0]adc1_drpaddr_por;
  wire adc1_drpen_tc;
  wire adc1_drprdy_tc;
  wire adc1_restart_i_reg;
  wire adc1_restart_i_reg_0;
  wire adc1_restart_pending;
  wire adc1_restart_pending_reg;
  wire adc1_restart_pending_reg_0;
  wire [3:0]adc2_daddr_mon;
  wire \adc2_daddr_mon[10]_INST_0 ;
  wire [0:0]adc2_den_mon_INST_0;
  wire adc2_den_mon_INST_0_0;
  wire [0:0]adc2_den_mon_INST_0_1;
  wire [0:0]adc2_drpaddr_por;
  wire [15:0]adc2_drpdi_tc;
  wire adc2_drpen_tc;
  wire adc2_drprdy_tc;
  wire adc2_restart_i_reg;
  wire adc2_restart_i_reg_0;
  wire adc2_restart_pending;
  wire adc2_restart_pending_reg;
  wire adc2_restart_pending_reg_0;
  wire [3:0]adc3_daddr_mon;
  wire \adc3_daddr_mon[10]_INST_0 ;
  wire [0:0]adc3_drpaddr_por;
  wire [3:0]adc3_drpaddr_tc;
  wire [15:0]adc3_drpdi_tc;
  wire adc3_drpen_tc;
  wire adc3_drprdy_tc;
  wire adc3_restart_i_reg;
  wire adc3_restart_i_reg_0;
  wire adc3_restart_pending;
  wire adc3_restart_pending_reg;
  wire adc3_restart_pending_reg_0;
  wire \dac0_daddr_mon[0]_INST_0 ;
  wire \dac0_daddr_mon[0]_INST_0_0 ;
  wire [15:0]\dac0_di_mon[15]_INST_0 ;
  wire [2:0]dac0_drpaddr_tc;
  wire dac0_drprdy_tc;
  wire dac0_reset_i;
  wire dac0_restart_i_reg;
  wire dac0_restart_i_reg_0;
  wire dac0_restart_pending;
  wire dac0_restart_pending_reg;
  wire [0:0]\dac1_daddr_mon[10]_INST_0 ;
  wire \dac1_daddr_mon[9]_INST_0 ;
  wire [2:0]dac1_drpaddr_tc;
  wire [15:0]dac1_drpdi_tc;
  wire dac1_drprdy_tc;
  wire dac1_restart_i_reg;
  wire dac1_restart_i_reg_0;
  wire dac1_restart_pending;
  wire dac1_restart_pending_reg;
  wire dac1_restart_pending_reg_0;
  wire dac1_tile_config_done;
  wire \data[0]_i_1_n_0 ;
  wire \data[10]_i_1_n_0 ;
  wire \data[11]_i_1_n_0 ;
  wire \data[12]_i_1_n_0 ;
  wire \data[13]_i_1_n_0 ;
  wire \data[14]_i_1_n_0 ;
  wire \data[15]_i_1_n_0 ;
  wire \data[16]_i_1_n_0 ;
  wire \data[17]_i_1_n_0 ;
  wire \data[18]_i_1_n_0 ;
  wire \data[19]_i_1_n_0 ;
  wire \data[1]_i_1_n_0 ;
  wire \data[20]_i_1_n_0 ;
  wire \data[21]_i_1_n_0 ;
  wire \data[22]_i_1_n_0 ;
  wire \data[24]_i_1_n_0 ;
  wire \data[25]_i_1_n_0 ;
  wire \data[26]_i_1_n_0 ;
  wire \data[27]_i_1_n_0 ;
  wire \data[28]_i_1_n_0 ;
  wire \data[2]_i_1_n_0 ;
  wire \data[3]_i_1_n_0 ;
  wire \data[4]_i_1_n_0 ;
  wire \data[5]_i_1_n_0 ;
  wire \data[6]_i_1_n_0 ;
  wire \data[7]_i_1_n_0 ;
  wire \data[8]_i_1_n_0 ;
  wire \data[9]_i_1_n_0 ;
  wire [5:0]data_index;
  wire \data_index[3]_i_2_n_0 ;
  wire \data_index[5]_i_3_n_0 ;
  wire \data_index_reg_n_0_[0] ;
  wire \data_index_reg_n_0_[1] ;
  wire \data_index_reg_n_0_[2] ;
  wire \data_index_reg_n_0_[3] ;
  wire \data_index_reg_n_0_[4] ;
  wire \data_index_reg_n_0_[5] ;
  wire \data_reg[17] ;
  wire \data_reg[18] ;
  wire \data_reg[21] ;
  wire \data_reg[22] ;
  wire \data_reg[24] ;
  wire \data_reg[24]_0 ;
  wire \data_reg[24]_1 ;
  wire \data_reg[25] ;
  wire \data_reg[26] ;
  wire \data_reg[26]_0 ;
  wire \data_reg[26]_1 ;
  wire \data_reg[26]_2 ;
  wire \data_reg[26]_3 ;
  wire \data_reg[26]_4 ;
  wire \data_reg[26]_5 ;
  wire \data_reg[26]_6 ;
  wire \data_reg[26]_7 ;
  wire \data_reg[27] ;
  wire \data_reg[27]_0 ;
  wire \data_reg[27]_1 ;
  wire \data_reg[27]_10 ;
  wire \data_reg[27]_11 ;
  wire \data_reg[27]_12 ;
  wire \data_reg[27]_13 ;
  wire \data_reg[27]_14 ;
  wire \data_reg[27]_15 ;
  wire \data_reg[27]_2 ;
  wire \data_reg[27]_3 ;
  wire \data_reg[27]_4 ;
  wire \data_reg[27]_5 ;
  wire \data_reg[27]_6 ;
  wire \data_reg[27]_7 ;
  wire \data_reg[27]_8 ;
  wire \data_reg[27]_9 ;
  wire [0:0]\data_reg[28] ;
  wire \data_reg[28]_0 ;
  wire \data_reg[28]_1 ;
  wire \data_reg[28]_10 ;
  wire \data_reg[28]_11 ;
  wire \data_reg[28]_12 ;
  wire \data_reg[28]_13 ;
  wire \data_reg[28]_14 ;
  wire \data_reg[28]_15 ;
  wire \data_reg[28]_16 ;
  wire \data_reg[28]_17 ;
  wire \data_reg[28]_18 ;
  wire \data_reg[28]_2 ;
  wire \data_reg[28]_3 ;
  wire \data_reg[28]_4 ;
  wire \data_reg[28]_5 ;
  wire \data_reg[28]_6 ;
  wire \data_reg[28]_7 ;
  wire \data_reg[28]_8 ;
  wire \data_reg[28]_9 ;
  wire \drp_addr_reg[0] ;
  wire \drp_addr_reg[10] ;
  wire \drp_addr_reg[1] ;
  wire \drp_addr_reg[3] ;
  wire \drp_addr_reg[5] ;
  wire drp_den_i_1_n_0;
  wire drp_den_reg_0;
  wire \drp_di_reg[0] ;
  wire \drp_di_reg[10] ;
  wire \drp_di_reg[11] ;
  wire \drp_di_reg[12] ;
  wire \drp_di_reg[13] ;
  wire \drp_di_reg[14] ;
  wire \drp_di_reg[15] ;
  wire \drp_di_reg[1] ;
  wire \drp_di_reg[2] ;
  wire \drp_di_reg[3] ;
  wire \drp_di_reg[4] ;
  wire \drp_di_reg[5] ;
  wire \drp_di_reg[6] ;
  wire \drp_di_reg[7] ;
  wire \drp_di_reg[8] ;
  wire \drp_di_reg[9] ;
  wire \drp_drdy_r_reg[0] ;
  wire drp_req_adc0_i_1_n_0;
  wire drp_req_adc0_i_2_n_0;
  wire drp_req_adc1_i_1_n_0;
  wire drp_req_adc2_i_1_n_0;
  wire drp_req_adc3_i_1_n_0;
  wire drp_req_dac0_i_1_n_0;
  wire [0:0]drp_req_dac0_reg_0;
  wire drp_req_dac1_i_1_n_0;
  wire drp_wen;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_5_in;
  wire \pll_state_machine.drpaddr_status_reg[10] ;
  wire por_sm_reset;
  wire ram_n_108;
  wire ram_n_93;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire \rdata_reg[15]_5 ;
  wire \rdata_reg[15]_6 ;
  wire reset_i;
  wire s_axi_aclk;
  wire status_drp_arb_gnt_i;
  wire [5:0]tc_enable;
  wire tc_enable_reg0;
  wire tc_enable_reg014_out;
  wire tc_enable_reg017_out;
  wire tc_enable_reg020_out;
  wire tc_enable_reg023_out;
  wire tc_enable_reg026_out;
  wire tc_gnt_adc3;
  wire tc_req_adc0;
  wire tc_req_adc1;
  wire tc_req_adc2;
  wire tc_req_adc3;
  wire tc_req_dac0;
  wire tc_req_dac1;
  wire [2:0]tc_sm_state;
  wire [2:0]tc_sm_state__0;
  wire tile_config_done;
  wire tile_config_drp_arb_gnt_i;

  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hBFBBBBBB)) 
    \FSM_sequential_por_sm_state[3]_i_5 
       (.I0(\FSM_sequential_por_sm_state_reg[0] ),
        .I1(tc_enable[4]),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .O(\FSM_sequential_por_sm_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \FSM_sequential_por_sm_state[3]_i_5__0 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(tc_enable[5]),
        .O(dac1_tile_config_done));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h1514)) 
    \FSM_sequential_tc_sm_state[0]_i_1 
       (.I0(tc_sm_state[0]),
        .I1(tc_sm_state[1]),
        .I2(tc_sm_state[2]),
        .I3(\FSM_sequential_tc_sm_state[2]_i_8_n_0 ),
        .O(tc_sm_state__0[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_tc_sm_state[2]_i_1 
       (.I0(drp_req_dac0_reg_0),
        .I1(p_5_in),
        .I2(adc0_restart_i_reg_0),
        .I3(\FSM_sequential_tc_sm_state[2]_i_4_n_0 ),
        .O(reset_i));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_tc_sm_state[2]_i_4 
       (.I0(adc3_restart_i_reg_0),
        .I1(dac0_restart_i_reg_0),
        .I2(drp_req_dac0_reg_0),
        .I3(adc1_restart_i_reg_0),
        .I4(adc2_restart_i_reg_0),
        .O(\FSM_sequential_tc_sm_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1555551555555555)) 
    \FSM_sequential_tc_sm_state[2]_i_5 
       (.I0(tc_sm_state[1]),
        .I1(\FSM_sequential_tc_sm_state[2]_i_8_n_0 ),
        .I2(\FSM_sequential_tc_sm_state_reg[0]_6 ),
        .I3(tc_gnt_adc3),
        .I4(tc_enable[3]),
        .I5(\FSM_sequential_tc_sm_state_reg[0]_7 ),
        .O(\FSM_sequential_tc_sm_state[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \FSM_sequential_tc_sm_state[2]_i_7 
       (.I0(\data_index_reg_n_0_[3] ),
        .I1(\data_index_reg_n_0_[4] ),
        .I2(\data_index_reg_n_0_[5] ),
        .O(\FSM_sequential_tc_sm_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_tc_sm_state[2]_i_8 
       (.I0(tc_enable[5]),
        .I1(tc_enable[4]),
        .I2(tc_enable[1]),
        .I3(tc_enable[0]),
        .I4(tc_enable[3]),
        .I5(tc_enable[2]),
        .O(\FSM_sequential_tc_sm_state[2]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010" *) 
  FDRE \FSM_sequential_tc_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(ram_n_108),
        .D(tc_sm_state__0[0]),
        .Q(tc_sm_state[0]),
        .R(reset_i));
  (* FSM_ENCODED_STATES = "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010" *) 
  FDRE \FSM_sequential_tc_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(ram_n_108),
        .D(tc_sm_state__0[1]),
        .Q(tc_sm_state[1]),
        .R(reset_i));
  (* FSM_ENCODED_STATES = "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010" *) 
  FDRE \FSM_sequential_tc_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(ram_n_108),
        .D(tc_sm_state__0[2]),
        .Q(tc_sm_state[2]),
        .R(reset_i));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc0_restart_i_i_1
       (.I0(adc0_restart_i_reg_0),
        .I1(adc0_restart_pending),
        .I2(tile_config_done),
        .I3(adc0_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc0_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    adc0_restart_pending_i_1
       (.I0(adc0_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(adc0_restart_pending_reg_0),
        .O(adc0_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc1_restart_i_i_1
       (.I0(adc1_restart_i_reg_0),
        .I1(adc1_restart_pending),
        .I2(tile_config_done),
        .I3(adc1_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc1_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    adc1_restart_pending_i_1
       (.I0(adc1_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(adc1_restart_pending_reg_0),
        .O(adc1_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc2_restart_i_i_1
       (.I0(adc2_restart_i_reg_0),
        .I1(adc2_restart_pending),
        .I2(tile_config_done),
        .I3(adc2_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc2_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    adc2_restart_pending_i_1
       (.I0(adc2_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(adc2_restart_pending_reg_0),
        .O(adc2_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc3_restart_i_i_1
       (.I0(adc3_restart_i_reg_0),
        .I1(adc3_restart_pending),
        .I2(tile_config_done),
        .I3(adc3_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc3_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    adc3_restart_pending_i_1
       (.I0(adc3_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(adc3_restart_pending_reg_0),
        .O(adc3_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    dac0_restart_i_i_1
       (.I0(dac0_restart_i_reg_0),
        .I1(dac0_restart_pending),
        .I2(tile_config_done),
        .I3(E),
        .I4(por_sm_reset),
        .O(dac0_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    dac0_restart_pending_i_1
       (.I0(dac0_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(E),
        .O(dac0_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    dac1_restart_i_i_1
       (.I0(dac1_restart_i_reg_0),
        .I1(dac1_restart_pending),
        .I2(tile_config_done),
        .I3(dac1_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(dac1_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    dac1_restart_pending_i_1
       (.I0(dac1_restart_pending),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(dac1_restart_pending_reg_0),
        .O(dac1_restart_pending_reg));
  LUT6 #(
    .INIT(64'h00420BA8000004E0)) 
    \data[0]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[3] ),
        .I3(\data_index_reg_n_0_[5] ),
        .I4(\data_index_reg_n_0_[4] ),
        .I5(\data_index_reg_n_0_[1] ),
        .O(\data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000800A400084104)) 
    \data[10]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[3] ),
        .I3(\data_index_reg_n_0_[4] ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[1] ),
        .O(\data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0034008000138218)) 
    \data[11]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[1] ),
        .I3(\data_index_reg_n_0_[5] ),
        .I4(\data_index_reg_n_0_[4] ),
        .I5(\data_index_reg_n_0_[3] ),
        .O(\data[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010008000270040)) 
    \data[12]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[1] ),
        .I2(\data_index_reg_n_0_[0] ),
        .I3(\data_index_reg_n_0_[5] ),
        .I4(\data_index_reg_n_0_[4] ),
        .I5(\data_index_reg_n_0_[3] ),
        .O(\data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000004B00)) 
    \data[13]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[3] ),
        .I3(\data_index_reg_n_0_[4] ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[1] ),
        .O(\data[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010008000270220)) 
    \data[14]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[1] ),
        .I2(\data_index_reg_n_0_[0] ),
        .I3(\data_index_reg_n_0_[5] ),
        .I4(\data_index_reg_n_0_[4] ),
        .I5(\data_index_reg_n_0_[3] ),
        .O(\data[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008300084008)) 
    \data[15]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[3] ),
        .I3(\data_index_reg_n_0_[4] ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[1] ),
        .O(\data[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000263901D30920)) 
    \data[16]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[1] ),
        .I3(\data_index_reg_n_0_[3] ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[4] ),
        .O(\data[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000001A2104BAB20)) 
    \data[17]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[1] ),
        .I3(\data_index_reg_n_0_[3] ),
        .I4(\data_index_reg_n_0_[4] ),
        .I5(\data_index_reg_n_0_[5] ),
        .O(\data[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00040D04021FA882)) 
    \data[18]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[5] ),
        .I3(\data_index_reg_n_0_[1] ),
        .I4(\data_index_reg_n_0_[3] ),
        .I5(\data_index_reg_n_0_[4] ),
        .O(\data[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000080058A245D)) 
    \data[19]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[1] ),
        .I3(\data_index_reg_n_0_[3] ),
        .I4(\data_index_reg_n_0_[4] ),
        .I5(\data_index_reg_n_0_[5] ),
        .O(\data[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A08A000000610)) 
    \data[1]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[3] ),
        .I3(\data_index_reg_n_0_[4] ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[1] ),
        .O(\data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000C275004B9100)) 
    \data[20]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[1] ),
        .I3(\data_index_reg_n_0_[3] ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[4] ),
        .O(\data[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CB008000003FFF)) 
    \data[21]_i_1 
       (.I0(\data_index_reg_n_0_[0] ),
        .I1(\data_index_reg_n_0_[2] ),
        .I2(\data_index_reg_n_0_[1] ),
        .I3(\data_index_reg_n_0_[5] ),
        .I4(\data_index_reg_n_0_[3] ),
        .I5(\data_index_reg_n_0_[4] ),
        .O(\data[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000050000000E00)) 
    \data[22]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[3] ),
        .I3(\data_index_reg_n_0_[5] ),
        .I4(\data_index_reg_n_0_[4] ),
        .I5(\data_index_reg_n_0_[1] ),
        .O(\data[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h00003F7F)) 
    \data[24]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[4] ),
        .I2(\data_index_reg_n_0_[3] ),
        .I3(\data_index_reg_n_0_[1] ),
        .I4(\data_index_reg_n_0_[5] ),
        .O(\data[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000F1FFFFFFFFF)) 
    \data[25]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[3] ),
        .I3(\data_index_reg_n_0_[1] ),
        .I4(\data_index_reg_n_0_[4] ),
        .I5(\data_index_reg_n_0_[5] ),
        .O(\data[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF01FFFFE4)) 
    \data[26]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[1] ),
        .I3(\data_index_reg_n_0_[3] ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[4] ),
        .O(\data[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[27]_i_1 
       (.I0(\data_index_reg_n_0_[1] ),
        .I1(\data_index_reg_n_0_[5] ),
        .I2(\data_index_reg_n_0_[4] ),
        .I3(\data_index_reg_n_0_[3] ),
        .I4(\data_index_reg_n_0_[2] ),
        .O(\data[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF01FFFFAA)) 
    \data[28]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[1] ),
        .I3(\data_index_reg_n_0_[3] ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[4] ),
        .O(\data[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h020A02A000010700)) 
    \data[2]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[5] ),
        .I3(\data_index_reg_n_0_[4] ),
        .I4(\data_index_reg_n_0_[3] ),
        .I5(\data_index_reg_n_0_[1] ),
        .O(\data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000806A000110B20)) 
    \data[3]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[5] ),
        .I3(\data_index_reg_n_0_[4] ),
        .I4(\data_index_reg_n_0_[3] ),
        .I5(\data_index_reg_n_0_[1] ),
        .O(\data[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0228000800640238)) 
    \data[4]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[3] ),
        .I2(\data_index_reg_n_0_[4] ),
        .I3(\data_index_reg_n_0_[5] ),
        .I4(\data_index_reg_n_0_[1] ),
        .I5(\data_index_reg_n_0_[0] ),
        .O(\data[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008008008010A00)) 
    \data[5]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[1] ),
        .I2(\data_index_reg_n_0_[5] ),
        .I3(\data_index_reg_n_0_[4] ),
        .I4(\data_index_reg_n_0_[3] ),
        .I5(\data_index_reg_n_0_[0] ),
        .O(\data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000088000400B00)) 
    \data[6]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[3] ),
        .I3(\data_index_reg_n_0_[5] ),
        .I4(\data_index_reg_n_0_[4] ),
        .I5(\data_index_reg_n_0_[1] ),
        .O(\data[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000C4408080119)) 
    \data[7]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[0] ),
        .I2(\data_index_reg_n_0_[4] ),
        .I3(\data_index_reg_n_0_[1] ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[3] ),
        .O(\data[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008209800452028)) 
    \data[8]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[3] ),
        .I2(\data_index_reg_n_0_[0] ),
        .I3(\data_index_reg_n_0_[5] ),
        .I4(\data_index_reg_n_0_[4] ),
        .I5(\data_index_reg_n_0_[1] ),
        .O(\data[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002020100020401D)) 
    \data[9]_i_1 
       (.I0(\data_index_reg_n_0_[2] ),
        .I1(\data_index_reg_n_0_[4] ),
        .I2(\data_index_reg_n_0_[0] ),
        .I3(\data_index_reg_n_0_[3] ),
        .I4(\data_index_reg_n_0_[5] ),
        .I5(\data_index_reg_n_0_[1] ),
        .O(\data[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \data_index[0]_i_1 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\data_index_reg_n_0_[0] ),
        .O(data_index[0]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h00707000)) 
    \data_index[1]_i_1 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\data_index_reg_n_0_[0] ),
        .I4(\data_index_reg_n_0_[1] ),
        .O(data_index[1]));
  LUT6 #(
    .INIT(64'h0070707070000000)) 
    \data_index[2]_i_1 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\data_index_reg_n_0_[0] ),
        .I4(\data_index_reg_n_0_[1] ),
        .I5(\data_index_reg_n_0_[2] ),
        .O(data_index[2]));
  LUT6 #(
    .INIT(64'h0888888880000000)) 
    \data_index[3]_i_1 
       (.I0(\data_index[3]_i_2_n_0 ),
        .I1(tc_sm_state[0]),
        .I2(\data_index_reg_n_0_[1] ),
        .I3(\data_index_reg_n_0_[0] ),
        .I4(\data_index_reg_n_0_[2] ),
        .I5(\data_index_reg_n_0_[3] ),
        .O(data_index[3]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data_index[3]_i_2 
       (.I0(tc_sm_state[2]),
        .I1(tc_sm_state[1]),
        .O(\data_index[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00707000)) 
    \data_index[4]_i_1 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\data_index[5]_i_3_n_0 ),
        .I4(\data_index_reg_n_0_[4] ),
        .O(data_index[4]));
  LUT6 #(
    .INIT(64'h0070707070000000)) 
    \data_index[5]_i_2 
       (.I0(tc_sm_state[1]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[0]),
        .I3(\data_index[5]_i_3_n_0 ),
        .I4(\data_index_reg_n_0_[4] ),
        .I5(\data_index_reg_n_0_[5] ),
        .O(data_index[5]));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_index[5]_i_3 
       (.I0(\data_index_reg_n_0_[3] ),
        .I1(\data_index_reg_n_0_[1] ),
        .I2(\data_index_reg_n_0_[0] ),
        .I3(\data_index_reg_n_0_[2] ),
        .O(\data_index[5]_i_3_n_0 ));
  FDRE \data_index_reg[0] 
       (.C(s_axi_aclk),
        .CE(ram_n_93),
        .D(data_index[0]),
        .Q(\data_index_reg_n_0_[0] ),
        .R(reset_i));
  FDRE \data_index_reg[1] 
       (.C(s_axi_aclk),
        .CE(ram_n_93),
        .D(data_index[1]),
        .Q(\data_index_reg_n_0_[1] ),
        .R(reset_i));
  FDRE \data_index_reg[2] 
       (.C(s_axi_aclk),
        .CE(ram_n_93),
        .D(data_index[2]),
        .Q(\data_index_reg_n_0_[2] ),
        .R(reset_i));
  FDRE \data_index_reg[3] 
       (.C(s_axi_aclk),
        .CE(ram_n_93),
        .D(data_index[3]),
        .Q(\data_index_reg_n_0_[3] ),
        .R(reset_i));
  FDRE \data_index_reg[4] 
       (.C(s_axi_aclk),
        .CE(ram_n_93),
        .D(data_index[4]),
        .Q(\data_index_reg_n_0_[4] ),
        .R(reset_i));
  FDRE \data_index_reg[5] 
       (.C(s_axi_aclk),
        .CE(ram_n_93),
        .D(data_index[5]),
        .Q(\data_index_reg_n_0_[5] ),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h00008A38)) 
    drp_den_i_1
       (.I0(drp_wen),
        .I1(tc_sm_state[0]),
        .I2(tc_sm_state[2]),
        .I3(tc_sm_state[1]),
        .I4(reset_i),
        .O(drp_den_i_1_n_0));
  FDRE drp_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_den_i_1_n_0),
        .Q(drp_wen),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h41)) 
    drp_req_adc0_i_1
       (.I0(tc_sm_state[0]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[1]),
        .O(drp_req_adc0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc0_i_2
       (.I0(tc_enable[0]),
        .I1(tc_sm_state[2]),
        .O(drp_req_adc0_i_2_n_0));
  FDRE drp_req_adc0_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc0_i_2_n_0),
        .Q(tc_req_adc0),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc1_i_1
       (.I0(tc_enable[1]),
        .I1(tc_sm_state[2]),
        .O(drp_req_adc1_i_1_n_0));
  FDRE drp_req_adc1_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc1_i_1_n_0),
        .Q(tc_req_adc1),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc2_i_1
       (.I0(tc_enable[2]),
        .I1(tc_sm_state[2]),
        .O(drp_req_adc2_i_1_n_0));
  FDRE drp_req_adc2_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc2_i_1_n_0),
        .Q(tc_req_adc2),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc3_i_1
       (.I0(tc_enable[3]),
        .I1(tc_sm_state[2]),
        .O(drp_req_adc3_i_1_n_0));
  FDRE drp_req_adc3_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc3_i_1_n_0),
        .Q(tc_req_adc3),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_dac0_i_1
       (.I0(tc_enable[4]),
        .I1(tc_sm_state[2]),
        .O(drp_req_dac0_i_1_n_0));
  FDRE drp_req_dac0_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_dac0_i_1_n_0),
        .Q(tc_req_dac0),
        .R(reset_i));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_dac1_i_1
       (.I0(tc_enable[5]),
        .I1(tc_sm_state[2]),
        .O(drp_req_dac1_i_1_n_0));
  FDRE drp_req_dac1_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_dac1_i_1_n_0),
        .Q(tc_req_dac1),
        .R(reset_i));
  top_level_block_design_usp_rf_data_converter_0_0_top_level_block_design_usp_rf_data_converter_0_0_device_rom ram
       (.D(D),
        .E(ram_n_93),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1]_0 ),
        .\FSM_onehot_state_reg[1]_1 (\FSM_onehot_state_reg[1]_1 ),
        .\FSM_sequential_tc_sm_state_reg[0] (ram_n_108),
        .\FSM_sequential_tc_sm_state_reg[0]_0 (\FSM_sequential_tc_sm_state[2]_i_5_n_0 ),
        .\FSM_sequential_tc_sm_state_reg[2] (tc_sm_state__0[2:1]),
        .\FSM_sequential_tc_sm_state_reg[2]_0 (\FSM_sequential_tc_sm_state[2]_i_8_n_0 ),
        .Q(Q),
        .adc0_daddr_mon(adc0_daddr_mon),
        .\adc0_daddr_mon[10]_INST_0 (\adc0_daddr_mon[10]_INST_0 ),
        .adc0_den_mon_INST_0(adc0_den_mon_INST_0),
        .adc0_den_mon_INST_0_0(adc0_den_mon_INST_0_0),
        .adc0_den_mon_INST_0_1(adc0_den_mon_INST_0_1),
        .adc0_drpaddr_por(adc0_drpaddr_por),
        .adc0_drpaddr_tc(adc0_drpaddr_tc),
        .adc0_drpen_tc(adc0_drpen_tc),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc1_daddr_mon(adc1_daddr_mon),
        .\adc1_daddr_mon[10]_INST_0 (\adc1_daddr_mon[10]_INST_0 ),
        .adc1_den_mon_INST_0(adc1_den_mon_INST_0),
        .adc1_den_mon_INST_0_0(adc1_den_mon_INST_0_0),
        .adc1_den_mon_INST_0_1(adc1_den_mon_INST_0_1),
        .adc1_drpaddr_por(adc1_drpaddr_por),
        .adc1_drpen_tc(adc1_drpen_tc),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc2_daddr_mon(adc2_daddr_mon),
        .\adc2_daddr_mon[10]_INST_0 (\adc2_daddr_mon[10]_INST_0 ),
        .adc2_den_mon_INST_0(adc2_den_mon_INST_0),
        .adc2_den_mon_INST_0_0(adc2_den_mon_INST_0_0),
        .adc2_den_mon_INST_0_1(adc2_den_mon_INST_0_1),
        .adc2_drpaddr_por(adc2_drpaddr_por),
        .adc2_drpdi_tc(adc2_drpdi_tc),
        .adc2_drpen_tc(adc2_drpen_tc),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc3_daddr_mon(adc3_daddr_mon),
        .\adc3_daddr_mon[10]_INST_0 (\adc3_daddr_mon[10]_INST_0 ),
        .adc3_drpaddr_por(adc3_drpaddr_por),
        .adc3_drpaddr_tc(adc3_drpaddr_tc),
        .adc3_drpdi_tc(adc3_drpdi_tc),
        .adc3_drpen_tc(adc3_drpen_tc),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .\dac0_daddr_mon[0]_INST_0 (\dac0_daddr_mon[0]_INST_0 ),
        .\dac0_daddr_mon[0]_INST_0_0 (\dac0_daddr_mon[0]_INST_0_0 ),
        .\dac0_di_mon[15]_INST_0 (\dac0_di_mon[15]_INST_0 ),
        .dac0_drpaddr_tc(dac0_drpaddr_tc),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .\dac1_daddr_mon[10]_INST_0 (\dac1_daddr_mon[10]_INST_0 ),
        .\dac1_daddr_mon[9]_INST_0 (\dac1_daddr_mon[9]_INST_0 ),
        .dac1_drpaddr_tc(dac1_drpaddr_tc),
        .dac1_drpdi_tc(dac1_drpdi_tc),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .\data_index_reg[0] (\FSM_sequential_tc_sm_state[2]_i_7_n_0 ),
        .\data_index_reg[0]_0 (tc_sm_state),
        .\data_reg[17]_0 (\data_reg[17] ),
        .\data_reg[18]_0 (\data_reg[18] ),
        .\data_reg[21]_0 (\data_reg[21] ),
        .\data_reg[22]_0 (\data_reg[22] ),
        .\data_reg[24]_0 (\data_reg[24] ),
        .\data_reg[24]_1 (\data_reg[24]_0 ),
        .\data_reg[24]_2 (\data_reg[24]_1 ),
        .\data_reg[25]_0 (\data_reg[25] ),
        .\data_reg[26]_0 (\data_reg[26] ),
        .\data_reg[26]_1 (\data_reg[26]_0 ),
        .\data_reg[26]_2 (\data_reg[26]_1 ),
        .\data_reg[26]_3 (\data_reg[26]_2 ),
        .\data_reg[26]_4 (\data_reg[26]_3 ),
        .\data_reg[26]_5 (\data_reg[26]_4 ),
        .\data_reg[26]_6 (\data_reg[26]_5 ),
        .\data_reg[26]_7 (\data_reg[26]_6 ),
        .\data_reg[26]_8 (\data_reg[26]_7 ),
        .\data_reg[27]_0 (\data_reg[27] ),
        .\data_reg[27]_1 (\data_reg[27]_0 ),
        .\data_reg[27]_10 (\data_reg[27]_9 ),
        .\data_reg[27]_11 (\data_reg[27]_10 ),
        .\data_reg[27]_12 (\data_reg[27]_11 ),
        .\data_reg[27]_13 (\data_reg[27]_12 ),
        .\data_reg[27]_14 (\data_reg[27]_13 ),
        .\data_reg[27]_15 (\data_reg[27]_14 ),
        .\data_reg[27]_16 (\data_reg[27]_15 ),
        .\data_reg[27]_2 (\data_reg[27]_1 ),
        .\data_reg[27]_3 (\data_reg[27]_2 ),
        .\data_reg[27]_4 (\data_reg[27]_3 ),
        .\data_reg[27]_5 (\data_reg[27]_4 ),
        .\data_reg[27]_6 (\data_reg[27]_5 ),
        .\data_reg[27]_7 (\data_reg[27]_6 ),
        .\data_reg[27]_8 (\data_reg[27]_7 ),
        .\data_reg[27]_9 (\data_reg[27]_8 ),
        .\data_reg[28]_0 (\data_reg[28] ),
        .\data_reg[28]_1 (\data_reg[28]_0 ),
        .\data_reg[28]_10 (\data_reg[28]_9 ),
        .\data_reg[28]_11 (\data_reg[28]_10 ),
        .\data_reg[28]_12 (\data_reg[28]_11 ),
        .\data_reg[28]_13 (\data_reg[28]_12 ),
        .\data_reg[28]_14 (\data_reg[28]_13 ),
        .\data_reg[28]_15 (\data_reg[28]_14 ),
        .\data_reg[28]_16 (\data_reg[28]_15 ),
        .\data_reg[28]_17 (\data_reg[28]_16 ),
        .\data_reg[28]_18 (\data_reg[28]_17 ),
        .\data_reg[28]_19 (\data_reg[28]_18 ),
        .\data_reg[28]_2 (\data_reg[28]_1 ),
        .\data_reg[28]_20 ({\data[28]_i_1_n_0 ,\data[27]_i_1_n_0 ,\data[26]_i_1_n_0 ,\data[25]_i_1_n_0 ,\data[24]_i_1_n_0 ,\data[22]_i_1_n_0 ,\data[21]_i_1_n_0 ,\data[20]_i_1_n_0 ,\data[19]_i_1_n_0 ,\data[18]_i_1_n_0 ,\data[17]_i_1_n_0 ,\data[16]_i_1_n_0 ,\data[15]_i_1_n_0 ,\data[14]_i_1_n_0 ,\data[13]_i_1_n_0 ,\data[12]_i_1_n_0 ,\data[11]_i_1_n_0 ,\data[10]_i_1_n_0 ,\data[9]_i_1_n_0 ,\data[8]_i_1_n_0 ,\data[7]_i_1_n_0 ,\data[6]_i_1_n_0 ,\data[5]_i_1_n_0 ,\data[4]_i_1_n_0 ,\data[3]_i_1_n_0 ,\data[2]_i_1_n_0 ,\data[1]_i_1_n_0 ,\data[0]_i_1_n_0 }),
        .\data_reg[28]_3 (\data_reg[28]_2 ),
        .\data_reg[28]_4 (\data_reg[28]_3 ),
        .\data_reg[28]_5 (\data_reg[28]_4 ),
        .\data_reg[28]_6 (\data_reg[28]_5 ),
        .\data_reg[28]_7 (\data_reg[28]_6 ),
        .\data_reg[28]_8 (\data_reg[28]_7 ),
        .\data_reg[28]_9 (\data_reg[28]_8 ),
        .\drp_addr_reg[0] (\drp_addr_reg[0] ),
        .\drp_addr_reg[10] (\drp_addr_reg[10] ),
        .\drp_addr_reg[1] (\drp_addr_reg[1] ),
        .\drp_addr_reg[3] (\drp_addr_reg[3] ),
        .\drp_addr_reg[5] (\drp_addr_reg[5] ),
        .drp_den_reg(drp_den_reg_0),
        .\drp_di_reg[0] (\drp_di_reg[0] ),
        .\drp_di_reg[10] (\drp_di_reg[10] ),
        .\drp_di_reg[11] (\drp_di_reg[11] ),
        .\drp_di_reg[12] (\drp_di_reg[12] ),
        .\drp_di_reg[13] (\drp_di_reg[13] ),
        .\drp_di_reg[14] (\drp_di_reg[14] ),
        .\drp_di_reg[15] (\drp_di_reg[15] ),
        .\drp_di_reg[1] (\drp_di_reg[1] ),
        .\drp_di_reg[2] (\drp_di_reg[2] ),
        .\drp_di_reg[3] (\drp_di_reg[3] ),
        .\drp_di_reg[4] (\drp_di_reg[4] ),
        .\drp_di_reg[5] (\drp_di_reg[5] ),
        .\drp_di_reg[6] (\drp_di_reg[6] ),
        .\drp_di_reg[7] (\drp_di_reg[7] ),
        .\drp_di_reg[8] (\drp_di_reg[8] ),
        .\drp_di_reg[9] (\drp_di_reg[9] ),
        .\drp_drdy_r_reg[0] (drp_wen),
        .\drp_drdy_r_reg[0]_0 (\drp_drdy_r_reg[0] ),
        .\pll_state_machine.drpaddr_status_reg[10] (\pll_state_machine.drpaddr_status_reg[10] ),
        .\rdata_reg[15] (\rdata_reg[15] ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_0 ),
        .\rdata_reg[15]_1 (\rdata_reg[15]_1 ),
        .\rdata_reg[15]_2 (\rdata_reg[15]_2 ),
        .\rdata_reg[15]_3 (\rdata_reg[15]_3 ),
        .\rdata_reg[15]_4 (\rdata_reg[15]_4 ),
        .\rdata_reg[15]_5 (\rdata_reg[15]_5 ),
        .\rdata_reg[15]_6 (\rdata_reg[15]_6 ),
        .s_axi_aclk(s_axi_aclk),
        .status_drp_arb_gnt_i(status_drp_arb_gnt_i),
        .tc_enable(tc_enable),
        .tile_config_drp_arb_gnt_i(tile_config_drp_arb_gnt_i));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \status[3]_i_3 
       (.I0(tc_sm_state[0]),
        .I1(tc_sm_state[2]),
        .I2(tc_sm_state[1]),
        .O(tile_config_done));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[0]_i_1 
       (.I0(tc_enable_reg026_out),
        .I1(adc0_reset_i),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(tc_enable[0]),
        .O(\FSM_sequential_tc_sm_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[1]_i_1 
       (.I0(tc_enable_reg023_out),
        .I1(p_1_in),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(tc_enable[1]),
        .O(\FSM_sequential_tc_sm_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[2]_i_1 
       (.I0(tc_enable_reg020_out),
        .I1(p_2_in),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(tc_enable[2]),
        .O(\FSM_sequential_tc_sm_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[3]_i_1 
       (.I0(tc_enable_reg017_out),
        .I1(p_3_in),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(tc_enable[3]),
        .O(\FSM_sequential_tc_sm_state_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[4]_i_1 
       (.I0(tc_enable_reg014_out),
        .I1(dac0_reset_i),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(tc_enable[4]),
        .O(\FSM_sequential_tc_sm_state_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hB8BBBBBB88888888)) 
    \tc_enable[5]_i_1 
       (.I0(tc_enable_reg0),
        .I1(p_5_in),
        .I2(tc_sm_state[0]),
        .I3(tc_sm_state[2]),
        .I4(tc_sm_state[1]),
        .I5(tc_enable[5]),
        .O(\FSM_sequential_tc_sm_state_reg[0]_5 ));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__19
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__20
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__21
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__22
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__23
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__24
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__25
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__26
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__27
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__28
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__29
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__30
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__31
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__32
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__33
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__34
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__35
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__36
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__100
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__101
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__102
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__103
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__104
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__105
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__106
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__107
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__108
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__109
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__110
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__111
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__112
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__113
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__114
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__115
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__116
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__117
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__118
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__119
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__120
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__121
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__122
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__123
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__124
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__125
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__126
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__127
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__128
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__129
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__130
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__131
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__132
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__133
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__134
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__135
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__136
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__137
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__138
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__139
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__140
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__141
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__142
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__143
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__144
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__145
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__146
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__147
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__148
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__149
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__150
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__151
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__152
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__153
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__154
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__155
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__156
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__157
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__158
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__80
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__81
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__82
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__83
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__84
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__85
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__86
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__87
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__88
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__89
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__90
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__91
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__92
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__93
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__94
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__95
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__96
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__97
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__98
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module top_level_block_design_usp_rf_data_converter_0_0_xpm_cdc_single__parameterized0__99
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
