m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Andrey/Desktop/FPGA/Week10/ex3/simulation/modelsim
vex2
!s110 1604595041
!i10b 1
!s100 Dz[j?MW>>EeKHS2UHEec61
I?@In<`gzFO34BClzAZRS:2
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1604594628
8C:/Users/Andrey/Desktop/FPGA/Week10/ex3/ex2.v
FC:/Users/Andrey/Desktop/FPGA/Week10/ex3/ex2.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1604595040.000000
!s107 C:/Users/Andrey/Desktop/FPGA/Week10/ex3/ex2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Andrey/Desktop/FPGA/Week10/ex3|C:/Users/Andrey/Desktop/FPGA/Week10/ex3/ex2.v|
!i113 1
Z3 o-vlog01compat -work work
Z4 !s92 -vlog01compat -work work +incdir+C:/Users/Andrey/Desktop/FPGA/Week10/ex3
Z5 tCvgOpt 0
vex3
!s110 1604595040
!i10b 1
!s100 7J4PU]6Y^jHcCF]^;WJ>g1
ISERBNd=94WoVHe^eb=k?e3
R1
R0
w1604594675
8C:/Users/Andrey/Desktop/FPGA/Week10/ex3/ex3.v
FC:/Users/Andrey/Desktop/FPGA/Week10/ex3/ex3.v
L0 1
R2
r1
!s85 0
31
!s108 1604595039.000000
!s107 C:/Users/Andrey/Desktop/FPGA/Week10/ex3/ex3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Andrey/Desktop/FPGA/Week10/ex3|C:/Users/Andrey/Desktop/FPGA/Week10/ex3/ex3.v|
!i113 1
R3
R4
R5
vhard_block
!s110 1604595038
!i10b 1
!s100 BgPC><=]Oe;=EfGfm4bk_3
IXB6jgGGU[zbU:_m_B64WB3
R1
R0
w1604595026
8ex3.vo
Fex3.vo
L0 1478
R2
r1
!s85 0
31
!s108 1604595037.000000
!s107 ex3.vo|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|ex3.vo|
!i113 1
R3
!s92 -vlog01compat -work work +incdir+.
R5
vtestbench
!s110 1604595039
!i10b 1
!s100 P:VPF_mFDJg]c^iFEMUVQ0
I76Xn1`@HWkX_N^6;`Dl<81
R1
R0
w1604594696
8C:/Users/Andrey/Desktop/FPGA/Week10/ex3/testbench.v
FC:/Users/Andrey/Desktop/FPGA/Week10/ex3/testbench.v
L0 1
R2
r1
!s85 0
31
!s108 1604595038.000000
!s107 C:/Users/Andrey/Desktop/FPGA/Week10/ex3/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Andrey/Desktop/FPGA/Week10/ex3|C:/Users/Andrey/Desktop/FPGA/Week10/ex3/testbench.v|
!i113 1
R3
R4
R5
