<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\akita\Documents\FSd1\impl\synthesize\rev_1\FSd1.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\akita\Documents\FSd1\src\TangNano.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.5Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr 19 15:03:10 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1734</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1307</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>18</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>DEFAULT_CLK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">87.198(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Setup</td>
<td>-12.957</td>
<td>18</td>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.468</td>
<td>tx_state_Z[2]/Q</td>
<td>data_b_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.868</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.009</td>
<td>tx_state_Z[2]/Q</td>
<td>data_b_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.409</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.972</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[6]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.372</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.972</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[5]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.372</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.939</td>
<td>lo_cnt[0]_Z[2]/Q</td>
<td>r_lo[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.339</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.927</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>r_lo[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.327</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.919</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[11]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.319</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.919</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[8]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.319</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.919</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[9]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.319</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.860</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.260</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.772</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[7]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.172</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.772</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[4]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.172</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.341</td>
<td>tx_state_Z[5]/Q</td>
<td>data_b_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.741</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.325</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[10]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.725</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.283</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.683</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.221</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.621</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.221</td>
<td>lo_cnt[1]_Z[5]/Q</td>
<td>lo_cnt[1]_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.621</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.118</td>
<td>lo_cnt[2]_Z[6]/Q</td>
<td>r_lo[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.518</td>
</tr>
<tr>
<td>19</td>
<td>0.101</td>
<td>lo_cycle[0]_Z[0]/Q</td>
<td>lo_cnt[0]_Z[8]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.299</td>
</tr>
<tr>
<td>20</td>
<td>0.101</td>
<td>lo_cycle[0]_Z[0]/Q</td>
<td>lo_cnt[0]_Z[5]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.299</td>
</tr>
<tr>
<td>21</td>
<td>0.101</td>
<td>lo_cycle[0]_Z[0]/Q</td>
<td>lo_cnt[0]_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.299</td>
</tr>
<tr>
<td>22</td>
<td>0.101</td>
<td>lo_cycle[0]_Z[0]/Q</td>
<td>lo_cnt[0]_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.299</td>
</tr>
<tr>
<td>23</td>
<td>0.133</td>
<td>tx_state_Z[5]/Q</td>
<td>data_b_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.267</td>
</tr>
<tr>
<td>24</td>
<td>0.150</td>
<td>lo_cycle[0]_Z[0]/Q</td>
<td>lo_cnt[0]_Z[10]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.250</td>
</tr>
<tr>
<td>25</td>
<td>0.150</td>
<td>lo_cycle[0]_Z[0]/Q</td>
<td>lo_cnt[0]_Z[9]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.250</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.571</td>
<td>irx8/rdata_Z[8]/Q</td>
<td>irx8/rdata_Z[7]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>2</td>
<td>0.571</td>
<td>irx8/rdata_Z[5]/Q</td>
<td>irx8/rdata_Z[4]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>3</td>
<td>0.571</td>
<td>sig_cnt_work[1]_Z[2]/Q</td>
<td>sig_cnt[1]_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.571</td>
<td>sig_cnt_work[1]_Z[0]/Q</td>
<td>sig_cnt[1]_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>5</td>
<td>0.572</td>
<td>r_lo_cycle_Z[3]/Q</td>
<td>lo_cycle[1]_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>6</td>
<td>0.572</td>
<td>r_lo_cycle_Z[2]/Q</td>
<td>lo_cycle[1]_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>7</td>
<td>0.576</td>
<td>raw_cnt_work[0]_Z[11]/Q</td>
<td>raw_cnt[0]_Z[11]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>8</td>
<td>0.599</td>
<td>sig_cnt_work[1]_Z[14]/Q</td>
<td>sig_cnt[1]_Z[14]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>9</td>
<td>0.602</td>
<td>raw_cnt_work[0]_Z[8]/Q</td>
<td>raw_cnt[0]_Z[8]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>i0/genblk1[3].d/bcd_Z[0]/Q</td>
<td>i0/genblk1[3].d/bcd_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>i0/genblk1[2].d/bcd_Z[0]/Q</td>
<td>i0/genblk1[2].d/bcd_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>rx_f_receiving_Z[0]/Q</td>
<td>rx_f_receiving_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>i0/genblk1[4].d/bcd_Z[0]/Q</td>
<td>i0/genblk1[4].d/bcd_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>i0/genblk1[1].d/bcd_Z[0]/Q</td>
<td>i0/genblk1[1].d/bcd_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>i0/genblk1[7].d/bcd_Z[0]/Q</td>
<td>i0/genblk1[7].d/bcd_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>itx8/n_bit_Z[0]/Q</td>
<td>itx8/n_bit_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>itx8/n_bit_Z[3]/Q</td>
<td>itx8/n_bit_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>i0/genblk1[6].d/bcd_Z[0]/Q</td>
<td>i0/genblk1[6].d/bcd_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>f_send_Z/Q</td>
<td>f_send_Z/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>i0/genblk1[0].d/bcd_Z[9]/Q</td>
<td>i0/genblk1[0].d/bcd_Z[9]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>itx8/n_bit_Z[2]/Q</td>
<td>itx8/n_bit_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>bcd_state_Z[2]/Q</td>
<td>bcd_state_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>r_lo[0]/Q</td>
<td>r_lo[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>i0/genblk1[5].d/bcd_Z[9]/Q</td>
<td>i0/genblk1[5].d/bcd_Z[9]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>r_lo[1]/Q</td>
<td>r_lo[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>bcd_in_Z</td>
</tr>
<tr>
<td>2</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>bcd_state_Z[0]</td>
</tr>
<tr>
<td>3</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>bcd_out_reg_Z[2]</td>
</tr>
<tr>
<td>4</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>bcd_out_reg_Z[10]</td>
</tr>
<tr>
<td>5</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>bcd_out_reg_Z[26]</td>
</tr>
<tr>
<td>6</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>sig_cnt[1]_Z[2]</td>
</tr>
<tr>
<td>7</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>raw_cnt[1]_Z[6]</td>
</tr>
<tr>
<td>8</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>sig_cnt_work[1]_Z[6]</td>
</tr>
<tr>
<td>9</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>i0/genblk1[7].d/bcd_Z[5]</td>
</tr>
<tr>
<td>10</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>i0/genblk1[7].d/bcd_Z[3]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_state_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_b_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>tx_state_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">tx_state_Z[2]/Q</td>
</tr>
<tr>
<td>4.681</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>g0_5_cZ/I1</td>
</tr>
<tr>
<td>5.713</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">g0_5_cZ/F</td>
</tr>
<tr>
<td>6.533</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>data_b_10_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>7.594</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" background: #97FFFF;">data_b_10_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>data_b_40_m8_47/I2</td>
</tr>
<tr>
<td>9.112</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">data_b_40_m8_47/F</td>
</tr>
<tr>
<td>10.747</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][A]</td>
<td>data_b_40_d_cZ[3]/I1</td>
</tr>
<tr>
<td>11.373</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][A]</td>
<td style=" background: #97FFFF;">data_b_40_d_cZ[3]/F</td>
</tr>
<tr>
<td>12.662</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>data_b_40_cZ[3]/I1</td>
</tr>
<tr>
<td>13.761</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">data_b_40_cZ[3]/F</td>
</tr>
<tr>
<td>13.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td style=" font-weight:bold;">data_b_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>data_b_Z[3]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_b_Z[3]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>data_b_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.917, 45.242%; route: 5.493, 50.540%; tC2Q: 0.458, 4.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_state_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_b_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>tx_state_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">tx_state_Z[2]/Q</td>
</tr>
<tr>
<td>4.681</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>g0_5_cZ/I1</td>
</tr>
<tr>
<td>5.713</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">g0_5_cZ/F</td>
</tr>
<tr>
<td>6.533</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>data_b_10_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>7.594</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" background: #97FFFF;">data_b_10_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[3][A]</td>
<td>data_b_40_m8_47/I2</td>
</tr>
<tr>
<td>9.112</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R3C10[3][A]</td>
<td style=" background: #97FFFF;">data_b_40_m8_47/F</td>
</tr>
<tr>
<td>10.577</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>data_b_40_1_cZ[1]/I1</td>
</tr>
<tr>
<td>11.399</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" background: #97FFFF;">data_b_40_1_cZ[1]/F</td>
</tr>
<tr>
<td>12.203</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>data_b_40_cZ[1]/I1</td>
</tr>
<tr>
<td>13.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">data_b_40_cZ[1]/F</td>
</tr>
<tr>
<td>13.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">data_b_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>data_b_Z[1]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_b_Z[1]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>data_b_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 49.119%; route: 4.838, 46.478%; tC2Q: 0.458, 4.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>12.443</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>lo_cnt[1]_lm_0[6]/I0</td>
</tr>
<tr>
<td>13.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[6]/F</td>
</tr>
<tr>
<td>13.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>lo_cnt[1]_Z[6]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[6]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>lo_cnt[1]_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.940, 37.987%; route: 5.974, 57.595%; tC2Q: 0.458, 4.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>12.443</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_lm_0[5]/I0</td>
</tr>
<tr>
<td>13.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[5]/F</td>
</tr>
<tr>
<td>13.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.940, 37.987%; route: 5.974, 57.595%; tC2Q: 0.458, 4.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[0]_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_lo[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td>lo_cnt[0]_Z[2]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R10C16[0][A]</td>
<td style=" font-weight:bold;">lo_cnt[0]_Z[2]/Q</td>
</tr>
<tr>
<td>5.303</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[2][A]</td>
<td>_l0.un1_lo_cnt[0]_a_4_cry_2_0/I1</td>
</tr>
<tr>
<td>5.853</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">_l0.un1_lo_cnt[0]_a_4_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td>_l0.un1_lo_cnt[0]_a_4_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.910</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">_l0.un1_lo_cnt[0]_a_4_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>_l0.un1_lo_cnt[0]_a_4_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.967</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">_l0.un1_lo_cnt[0]_a_4_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>_l0.un1_lo_cnt[0]_a_4_cry_5_0/CIN</td>
</tr>
<tr>
<td>6.024</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">_l0.un1_lo_cnt[0]_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[1][A]</td>
<td>_l0.un1_lo_cnt[0]_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.081</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">_l0.un1_lo_cnt[0]_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[1][B]</td>
<td>_l0.un1_lo_cnt[0]_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.644</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td style=" background: #97FFFF;">_l0.un1_lo_cnt[0]_a_4_cry_7_0/SUM</td>
</tr>
<tr>
<td>7.933</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>_l0.un1_lo_cnt[0]_0_I_26_cZ/I1</td>
</tr>
<tr>
<td>8.755</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">_l0.un1_lo_cnt[0]_0_I_26_cZ/F</td>
</tr>
<tr>
<td>10.044</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][B]</td>
<td>_l0.un1_lo_cnt[0]_0_I_21_0/I1</td>
</tr>
<tr>
<td>10.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C7[2][B]</td>
<td style=" background: #97FFFF;">_l0.un1_lo_cnt[0]_0_I_21_0/COUT</td>
</tr>
<tr>
<td>10.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C8[0][A]</td>
<td>_l0.un1_lo_cnt[0]_0_I_33_0/CIN</td>
</tr>
<tr>
<td>10.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" background: #97FFFF;">_l0.un1_lo_cnt[0]_0_I_33_0/COUT</td>
</tr>
<tr>
<td>10.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C8[0][B]</td>
<td>_l0.un1_lo_cnt[0]_0_I_9_0/CIN</td>
</tr>
<tr>
<td>10.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C8[0][B]</td>
<td style=" background: #97FFFF;">_l0.un1_lo_cnt[0]_0_I_9_0/COUT</td>
</tr>
<tr>
<td>10.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C8[1][A]</td>
<td>_l0.un1_lo_cnt[0]_0_I_39_0/CIN</td>
</tr>
<tr>
<td>10.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C8[1][A]</td>
<td style=" background: #97FFFF;">_l0.un1_lo_cnt[0]_0_I_39_0/COUT</td>
</tr>
<tr>
<td>12.132</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>r_lo_8_iv[0]/I1</td>
</tr>
<tr>
<td>13.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">r_lo_8_iv[0]/F</td>
</tr>
<tr>
<td>13.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">r_lo[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>r_lo[0]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_lo[0]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>r_lo[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.983, 38.526%; route: 5.897, 57.041%; tC2Q: 0.458, 4.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_lo[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>12.121</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>r_lo_15_iv[1]/I0</td>
</tr>
<tr>
<td>13.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">r_lo_15_iv[1]/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">r_lo[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>r_lo[1]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_lo[1]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>r_lo[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.217, 40.834%; route: 5.652, 54.728%; tC2Q: 0.458, 4.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>12.113</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>lo_cnt[1]_lm_0[11]/I0</td>
</tr>
<tr>
<td>13.212</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[11]/F</td>
</tr>
<tr>
<td>13.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>lo_cnt[1]_Z[11]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[11]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>lo_cnt[1]_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.217, 40.867%; route: 5.644, 54.691%; tC2Q: 0.458, 4.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>12.113</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>lo_cnt[1]_lm_0[8]/I0</td>
</tr>
<tr>
<td>13.212</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[8]/F</td>
</tr>
<tr>
<td>13.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>lo_cnt[1]_Z[8]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[8]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>lo_cnt[1]_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.217, 40.867%; route: 5.644, 54.691%; tC2Q: 0.458, 4.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>12.113</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>lo_cnt[1]_lm_0[9]/I0</td>
</tr>
<tr>
<td>13.212</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[9]/F</td>
</tr>
<tr>
<td>13.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>lo_cnt[1]_Z[9]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[9]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>lo_cnt[1]_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.217, 40.867%; route: 5.644, 54.691%; tC2Q: 0.458, 4.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>12.121</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>lo_cnt[1]_lm_0[3]/I0</td>
</tr>
<tr>
<td>13.153</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[3]/F</td>
</tr>
<tr>
<td>13.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>lo_cnt[1]_Z[3]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[3]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>lo_cnt[1]_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.150, 40.448%; route: 5.652, 55.085%; tC2Q: 0.458, 4.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>11.966</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>lo_cnt[1]_lm_0[7]/I0</td>
</tr>
<tr>
<td>13.065</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[7]/F</td>
</tr>
<tr>
<td>13.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>lo_cnt[1]_Z[7]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[7]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>lo_cnt[1]_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.217, 41.455%; route: 5.497, 54.039%; tC2Q: 0.458, 4.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>11.966</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>lo_cnt[1]_lm_0[4]/I0</td>
</tr>
<tr>
<td>13.065</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[4]/F</td>
</tr>
<tr>
<td>13.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>lo_cnt[1]_Z[4]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[4]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>lo_cnt[1]_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.217, 41.455%; route: 5.497, 54.039%; tC2Q: 0.458, 4.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_state_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_b_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>tx_state_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">tx_state_Z[5]/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td>g0_17/I3</td>
</tr>
<tr>
<td>5.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C7[3][B]</td>
<td style=" background: #97FFFF;">g0_17/F</td>
</tr>
<tr>
<td>5.900</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>g0_14/I3</td>
</tr>
<tr>
<td>6.932</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C7[1][B]</td>
<td style=" background: #97FFFF;">g0_14/F</td>
</tr>
<tr>
<td>7.907</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>data_b_40_m5s2/I1</td>
</tr>
<tr>
<td>8.939</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">data_b_40_m5s2/F</td>
</tr>
<tr>
<td>9.765</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>data_b_40_m5_cZ[2]/I2</td>
</tr>
<tr>
<td>10.797</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">data_b_40_m5_cZ[2]/F</td>
</tr>
<tr>
<td>11.602</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>data_b_40_cZ[2]/I3</td>
</tr>
<tr>
<td>12.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">data_b_40_cZ[2]/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" font-weight:bold;">data_b_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>data_b_Z[2]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_b_Z[2]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>data_b_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.160, 52.973%; route: 4.122, 42.321%; tC2Q: 0.458, 4.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>11.795</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>lo_cnt[1]_lm_0[10]/I0</td>
</tr>
<tr>
<td>12.617</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[10]/F</td>
</tr>
<tr>
<td>12.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>lo_cnt[1]_Z[10]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[10]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>lo_cnt[1]_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.940, 40.516%; route: 5.326, 54.771%; tC2Q: 0.458, 4.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>11.477</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>lo_cnt[1]_lm_0[0]/I0</td>
</tr>
<tr>
<td>12.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[0]/F</td>
</tr>
<tr>
<td>12.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>lo_cnt[1]_Z[0]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[0]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>lo_cnt[1]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.217, 43.549%; route: 5.008, 51.717%; tC2Q: 0.458, 4.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>11.482</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>lo_cnt[1]_lm_0[2]/I0</td>
</tr>
<tr>
<td>12.514</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[2]/F</td>
</tr>
<tr>
<td>12.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>lo_cnt[1]_Z[2]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[2]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>lo_cnt[1]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.150, 43.136%; route: 5.012, 52.100%; tC2Q: 0.458, 4.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[1]_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[1]_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lo_cnt[1]_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[5]/Q</td>
</tr>
<tr>
<td>5.477</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>_l1.r_lo23_a_4_cry_5_0/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>_l1.r_lo23_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.084</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>_l1.r_lo23_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>_l1.r_lo23_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>_l1.r_lo23_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>8.381</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td>_l1.r_lo23_NE_1_cZ/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C11[3][A]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_1_cZ/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>_l1.r_lo23_NE_cZ/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">_l1.r_lo23_NE_cZ/F</td>
</tr>
<tr>
<td>11.482</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>lo_cnt[1]_lm_0[1]/I0</td>
</tr>
<tr>
<td>12.514</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">lo_cnt[1]_lm_0[1]/F</td>
</tr>
<tr>
<td>12.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[1]_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>lo_cnt[1]_Z[1]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[1]_Z[1]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>lo_cnt[1]_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.150, 43.136%; route: 5.012, 52.100%; tC2Q: 0.458, 4.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cnt[2]_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_lo[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[2][A]</td>
<td>lo_cnt[2]_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R10C8[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[2]_Z[6]/Q</td>
</tr>
<tr>
<td>5.292</td>
<td>1.941</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>_l2.un1_lo_cnt[2]_a_4_cry_6_0/I1</td>
</tr>
<tr>
<td>5.842</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">_l2.un1_lo_cnt[2]_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>5.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>_l2.un1_lo_cnt[2]_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.370</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">_l2.un1_lo_cnt[2]_a_4_cry_7_0/SUM</td>
</tr>
<tr>
<td>6.789</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>_l2.un1_lo_cnt[2]_0_I_26_cZ/I1</td>
</tr>
<tr>
<td>7.821</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">_l2.un1_lo_cnt[2]_0_I_26_cZ/F</td>
</tr>
<tr>
<td>8.642</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[2][B]</td>
<td>_l2.un1_lo_cnt[2]_0_I_21_0/I1</td>
</tr>
<tr>
<td>9.192</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">_l2.un1_lo_cnt[2]_0_I_21_0/COUT</td>
</tr>
<tr>
<td>9.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C11[0][A]</td>
<td>_l2.un1_lo_cnt[2]_0_I_33_0/CIN</td>
</tr>
<tr>
<td>9.249</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">_l2.un1_lo_cnt[2]_0_I_33_0/COUT</td>
</tr>
<tr>
<td>9.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C11[0][B]</td>
<td>_l2.un1_lo_cnt[2]_0_I_9_0/CIN</td>
</tr>
<tr>
<td>9.306</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">_l2.un1_lo_cnt[2]_0_I_9_0/COUT</td>
</tr>
<tr>
<td>9.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C11[1][A]</td>
<td>_l2.un1_lo_cnt[2]_0_I_39_0/CIN</td>
</tr>
<tr>
<td>9.363</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">_l2.un1_lo_cnt[2]_0_I_39_0/COUT</td>
</tr>
<tr>
<td>11.379</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>r_lo_22_iv[2]/I1</td>
</tr>
<tr>
<td>12.411</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">r_lo_22_iv[2]/F</td>
</tr>
<tr>
<td>12.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" font-weight:bold;">r_lo[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>r_lo[2]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_lo[2]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>r_lo[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.863, 40.585%; route: 5.197, 54.600%; tC2Q: 0.458, 4.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cycle[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[0]_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>lo_cycle[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">lo_cycle[0]_Z[0]/Q</td>
</tr>
<tr>
<td>4.973</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>_l0.r_lo9_a_4_cry_0_0/I0</td>
</tr>
<tr>
<td>5.931</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_0_0/COUT</td>
</tr>
<tr>
<td>5.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>_l0.r_lo9_a_4_cry_1_0/CIN</td>
</tr>
<tr>
<td>5.988</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>_l0.r_lo9_a_4_cry_2_0/CIN</td>
</tr>
<tr>
<td>6.045</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_2_0/COUT</td>
</tr>
<tr>
<td>6.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>_l0.r_lo9_a_4_cry_3_0/CIN</td>
</tr>
<tr>
<td>6.102</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_3_0/COUT</td>
</tr>
<tr>
<td>6.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>_l0.r_lo9_a_4_cry_4_0/CIN</td>
</tr>
<tr>
<td>6.159</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_4_0/COUT</td>
</tr>
<tr>
<td>6.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>_l0.r_lo9_a_4_cry_5_0/CIN</td>
</tr>
<tr>
<td>6.216</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>_l0.r_lo9_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.273</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>_l0.r_lo9_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.330</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>_l0.r_lo9_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>_l0.r_lo9_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.950</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>7.771</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>_l0.r_lo9_NE_1_cZ/I1</td>
</tr>
<tr>
<td>8.573</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_1_cZ/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>_l0.r_lo9_NE_cZ/I0</td>
</tr>
<tr>
<td>9.618</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_cZ/F</td>
</tr>
<tr>
<td>11.093</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[0][B]</td>
<td>lo_cnt[0]_lm_0[8]/I0</td>
</tr>
<tr>
<td>12.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C16[0][B]</td>
<td style=" background: #97FFFF;">lo_cnt[0]_lm_0[8]/F</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[0][B]</td>
<td style=" font-weight:bold;">lo_cnt[0]_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[0][B]</td>
<td>lo_cnt[0]_Z[8]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[0]_Z[8]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C16[0][B]</td>
<td>lo_cnt[0]_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.504, 48.436%; route: 4.337, 46.635%; tC2Q: 0.458, 4.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cycle[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[0]_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>lo_cycle[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">lo_cycle[0]_Z[0]/Q</td>
</tr>
<tr>
<td>4.973</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>_l0.r_lo9_a_4_cry_0_0/I0</td>
</tr>
<tr>
<td>5.931</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_0_0/COUT</td>
</tr>
<tr>
<td>5.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>_l0.r_lo9_a_4_cry_1_0/CIN</td>
</tr>
<tr>
<td>5.988</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>_l0.r_lo9_a_4_cry_2_0/CIN</td>
</tr>
<tr>
<td>6.045</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_2_0/COUT</td>
</tr>
<tr>
<td>6.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>_l0.r_lo9_a_4_cry_3_0/CIN</td>
</tr>
<tr>
<td>6.102</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_3_0/COUT</td>
</tr>
<tr>
<td>6.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>_l0.r_lo9_a_4_cry_4_0/CIN</td>
</tr>
<tr>
<td>6.159</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_4_0/COUT</td>
</tr>
<tr>
<td>6.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>_l0.r_lo9_a_4_cry_5_0/CIN</td>
</tr>
<tr>
<td>6.216</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>_l0.r_lo9_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.273</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>_l0.r_lo9_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.330</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>_l0.r_lo9_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>_l0.r_lo9_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.950</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>7.771</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>_l0.r_lo9_NE_1_cZ/I1</td>
</tr>
<tr>
<td>8.573</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_1_cZ/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>_l0.r_lo9_NE_cZ/I0</td>
</tr>
<tr>
<td>9.618</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_cZ/F</td>
</tr>
<tr>
<td>11.093</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lo_cnt[0]_lm_0[5]/I0</td>
</tr>
<tr>
<td>12.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">lo_cnt[0]_lm_0[5]/F</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" font-weight:bold;">lo_cnt[0]_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lo_cnt[0]_Z[5]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[0]_Z[5]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lo_cnt[0]_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.504, 48.436%; route: 4.337, 46.635%; tC2Q: 0.458, 4.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cycle[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[0]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>lo_cycle[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">lo_cycle[0]_Z[0]/Q</td>
</tr>
<tr>
<td>4.973</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>_l0.r_lo9_a_4_cry_0_0/I0</td>
</tr>
<tr>
<td>5.931</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_0_0/COUT</td>
</tr>
<tr>
<td>5.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>_l0.r_lo9_a_4_cry_1_0/CIN</td>
</tr>
<tr>
<td>5.988</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>_l0.r_lo9_a_4_cry_2_0/CIN</td>
</tr>
<tr>
<td>6.045</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_2_0/COUT</td>
</tr>
<tr>
<td>6.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>_l0.r_lo9_a_4_cry_3_0/CIN</td>
</tr>
<tr>
<td>6.102</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_3_0/COUT</td>
</tr>
<tr>
<td>6.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>_l0.r_lo9_a_4_cry_4_0/CIN</td>
</tr>
<tr>
<td>6.159</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_4_0/COUT</td>
</tr>
<tr>
<td>6.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>_l0.r_lo9_a_4_cry_5_0/CIN</td>
</tr>
<tr>
<td>6.216</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>_l0.r_lo9_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.273</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>_l0.r_lo9_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.330</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>_l0.r_lo9_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>_l0.r_lo9_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.950</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>7.771</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>_l0.r_lo9_NE_1_cZ/I1</td>
</tr>
<tr>
<td>8.573</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_1_cZ/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>_l0.r_lo9_NE_cZ/I0</td>
</tr>
<tr>
<td>9.618</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_cZ/F</td>
</tr>
<tr>
<td>11.093</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td>lo_cnt[0]_lm_0[2]/I0</td>
</tr>
<tr>
<td>12.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td style=" background: #97FFFF;">lo_cnt[0]_lm_0[2]/F</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td style=" font-weight:bold;">lo_cnt[0]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td>lo_cnt[0]_Z[2]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[0]_Z[2]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C16[0][A]</td>
<td>lo_cnt[0]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.504, 48.436%; route: 4.337, 46.635%; tC2Q: 0.458, 4.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cycle[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[0]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>lo_cycle[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">lo_cycle[0]_Z[0]/Q</td>
</tr>
<tr>
<td>4.973</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>_l0.r_lo9_a_4_cry_0_0/I0</td>
</tr>
<tr>
<td>5.931</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_0_0/COUT</td>
</tr>
<tr>
<td>5.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>_l0.r_lo9_a_4_cry_1_0/CIN</td>
</tr>
<tr>
<td>5.988</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>_l0.r_lo9_a_4_cry_2_0/CIN</td>
</tr>
<tr>
<td>6.045</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_2_0/COUT</td>
</tr>
<tr>
<td>6.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>_l0.r_lo9_a_4_cry_3_0/CIN</td>
</tr>
<tr>
<td>6.102</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_3_0/COUT</td>
</tr>
<tr>
<td>6.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>_l0.r_lo9_a_4_cry_4_0/CIN</td>
</tr>
<tr>
<td>6.159</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_4_0/COUT</td>
</tr>
<tr>
<td>6.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>_l0.r_lo9_a_4_cry_5_0/CIN</td>
</tr>
<tr>
<td>6.216</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>_l0.r_lo9_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.273</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>_l0.r_lo9_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.330</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>_l0.r_lo9_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>_l0.r_lo9_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.950</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>7.771</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>_l0.r_lo9_NE_1_cZ/I1</td>
</tr>
<tr>
<td>8.573</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_1_cZ/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>_l0.r_lo9_NE_cZ/I0</td>
</tr>
<tr>
<td>9.618</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_cZ/F</td>
</tr>
<tr>
<td>11.093</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>lo_cnt[0]_lm_0[0]/I0</td>
</tr>
<tr>
<td>12.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">lo_cnt[0]_lm_0[0]/F</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[0]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>lo_cnt[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[0]_Z[0]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>lo_cnt[0]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.504, 48.436%; route: 4.337, 46.635%; tC2Q: 0.458, 4.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_state_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_b_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>tx_state_Z[5]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">tx_state_Z[5]/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[3][B]</td>
<td>g0_17/I3</td>
</tr>
<tr>
<td>5.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C7[3][B]</td>
<td style=" background: #97FFFF;">g0_17/F</td>
</tr>
<tr>
<td>6.704</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>g0_7_5_sx_cZ/I3</td>
</tr>
<tr>
<td>7.803</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">g0_7_5_sx_cZ/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>g0_0_sx_cZ/I1</td>
</tr>
<tr>
<td>9.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">g0_0_sx_cZ/F</td>
</tr>
<tr>
<td>9.712</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>g0_0_cZ/I1</td>
</tr>
<tr>
<td>10.811</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">g0_0_cZ/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>data_b_40_cZ[0]/S0</td>
</tr>
<tr>
<td>12.145</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td style=" background: #97FFFF;">data_b_40_cZ[0]/O</td>
</tr>
<tr>
<td>12.160</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td style=" font-weight:bold;">data_b_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>data_b_Z[0]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_b_Z[0]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>data_b_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.831, 52.132%; route: 3.978, 42.922%; tC2Q: 0.458, 4.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cycle[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[0]_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>lo_cycle[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">lo_cycle[0]_Z[0]/Q</td>
</tr>
<tr>
<td>4.973</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>_l0.r_lo9_a_4_cry_0_0/I0</td>
</tr>
<tr>
<td>5.931</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_0_0/COUT</td>
</tr>
<tr>
<td>5.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>_l0.r_lo9_a_4_cry_1_0/CIN</td>
</tr>
<tr>
<td>5.988</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>_l0.r_lo9_a_4_cry_2_0/CIN</td>
</tr>
<tr>
<td>6.045</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_2_0/COUT</td>
</tr>
<tr>
<td>6.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>_l0.r_lo9_a_4_cry_3_0/CIN</td>
</tr>
<tr>
<td>6.102</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_3_0/COUT</td>
</tr>
<tr>
<td>6.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>_l0.r_lo9_a_4_cry_4_0/CIN</td>
</tr>
<tr>
<td>6.159</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_4_0/COUT</td>
</tr>
<tr>
<td>6.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>_l0.r_lo9_a_4_cry_5_0/CIN</td>
</tr>
<tr>
<td>6.216</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>_l0.r_lo9_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.273</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>_l0.r_lo9_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.330</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>_l0.r_lo9_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>_l0.r_lo9_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.950</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>7.771</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>_l0.r_lo9_NE_1_cZ/I1</td>
</tr>
<tr>
<td>8.573</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_1_cZ/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>_l0.r_lo9_NE_cZ/I0</td>
</tr>
<tr>
<td>9.618</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_cZ/F</td>
</tr>
<tr>
<td>11.111</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>lo_cnt[0]_lm_0[10]/I0</td>
</tr>
<tr>
<td>12.143</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td style=" background: #97FFFF;">lo_cnt[0]_lm_0[10]/F</td>
</tr>
<tr>
<td>12.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td style=" font-weight:bold;">lo_cnt[0]_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>lo_cnt[0]_Z[10]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[0]_Z[10]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>lo_cnt[0]_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.437, 47.967%; route: 4.355, 47.078%; tC2Q: 0.458, 4.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>lo_cycle[0]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cnt[0]_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>lo_cycle[0]_Z[0]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">lo_cycle[0]_Z[0]/Q</td>
</tr>
<tr>
<td>4.973</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>_l0.r_lo9_a_4_cry_0_0/I0</td>
</tr>
<tr>
<td>5.931</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_0_0/COUT</td>
</tr>
<tr>
<td>5.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>_l0.r_lo9_a_4_cry_1_0/CIN</td>
</tr>
<tr>
<td>5.988</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>_l0.r_lo9_a_4_cry_2_0/CIN</td>
</tr>
<tr>
<td>6.045</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_2_0/COUT</td>
</tr>
<tr>
<td>6.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>_l0.r_lo9_a_4_cry_3_0/CIN</td>
</tr>
<tr>
<td>6.102</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_3_0/COUT</td>
</tr>
<tr>
<td>6.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>_l0.r_lo9_a_4_cry_4_0/CIN</td>
</tr>
<tr>
<td>6.159</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_4_0/COUT</td>
</tr>
<tr>
<td>6.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>_l0.r_lo9_a_4_cry_5_0/CIN</td>
</tr>
<tr>
<td>6.216</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>_l0.r_lo9_a_4_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.273</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>_l0.r_lo9_a_4_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.330</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>_l0.r_lo9_a_4_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>_l0.r_lo9_a_4_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.950</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_a_4_cry_9_0/SUM</td>
</tr>
<tr>
<td>7.771</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>_l0.r_lo9_NE_1_cZ/I1</td>
</tr>
<tr>
<td>8.573</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_1_cZ/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>_l0.r_lo9_NE_cZ/I0</td>
</tr>
<tr>
<td>9.618</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">_l0.r_lo9_NE_cZ/F</td>
</tr>
<tr>
<td>11.111</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td>lo_cnt[0]_lm_0[9]/I0</td>
</tr>
<tr>
<td>12.143</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td style=" background: #97FFFF;">lo_cnt[0]_lm_0[9]/F</td>
</tr>
<tr>
<td>12.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td style=" font-weight:bold;">lo_cnt[0]_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td>lo_cnt[0]_Z[9]/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cnt[0]_Z[9]</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C14[2][A]</td>
<td>lo_cnt[0]_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.437, 47.967%; route: 4.355, 47.078%; tC2Q: 0.458, 4.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>irx8/rdata_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>irx8/rdata_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>irx8/rdata_Z[8]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td style=" font-weight:bold;">irx8/rdata_Z[8]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">irx8/rdata_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>irx8/rdata_Z[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>irx8/rdata_Z[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>irx8/rdata_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>irx8/rdata_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>irx8/rdata_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>irx8/rdata_Z[5]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">irx8/rdata_Z[5]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">irx8/rdata_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>irx8/rdata_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>irx8/rdata_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>irx8/rdata_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>sig_cnt_work[1]_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>sig_cnt[1]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>sig_cnt_work[1]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">sig_cnt_work[1]_Z[2]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">sig_cnt[1]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>sig_cnt[1]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sig_cnt[1]_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>sig_cnt[1]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>sig_cnt_work[1]_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>sig_cnt[1]_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>sig_cnt_work[1]_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">sig_cnt_work[1]_Z[0]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">sig_cnt[1]_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>sig_cnt[1]_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sig_cnt[1]_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>sig_cnt[1]_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_lo_cycle_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cycle[1]_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[1][A]</td>
<td>r_lo_cycle_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C9[1][A]</td>
<td style=" font-weight:bold;">r_lo_cycle_Z[3]/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][A]</td>
<td style=" font-weight:bold;">lo_cycle[1]_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][A]</td>
<td>lo_cycle[1]_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cycle[1]_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C9[2][A]</td>
<td>lo_cycle[1]_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_lo_cycle_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lo_cycle[1]_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[1][B]</td>
<td>r_lo_cycle_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C9[1][B]</td>
<td style=" font-weight:bold;">r_lo_cycle_Z[2]/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][B]</td>
<td style=" font-weight:bold;">lo_cycle[1]_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][B]</td>
<td>lo_cycle[1]_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lo_cycle[1]_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C9[2][B]</td>
<td>lo_cycle[1]_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>raw_cnt_work[0]_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>raw_cnt[0]_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>raw_cnt_work[0]_Z[11]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" font-weight:bold;">raw_cnt_work[0]_Z[11]/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td style=" font-weight:bold;">raw_cnt[0]_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>raw_cnt[0]_Z[11]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>raw_cnt[0]_Z[11]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>raw_cnt[0]_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>sig_cnt_work[1]_Z[14]</td>
</tr>
<tr>
<td class="label">To</td>
<td>sig_cnt[1]_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>sig_cnt_work[1]_Z[14]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">sig_cnt_work[1]_Z[14]/Q</td>
</tr>
<tr>
<td>2.879</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" font-weight:bold;">sig_cnt[1]_Z[14]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>sig_cnt[1]_Z[14]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sig_cnt[1]_Z[14]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>sig_cnt[1]_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>raw_cnt_work[0]_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>raw_cnt[0]_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>raw_cnt_work[0]_Z[8]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C18[2][A]</td>
<td style=" font-weight:bold;">raw_cnt_work[0]_Z[8]/Q</td>
</tr>
<tr>
<td>2.882</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" font-weight:bold;">raw_cnt[0]_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>raw_cnt[0]_Z[8]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>raw_cnt[0]_Z[8]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>raw_cnt[0]_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 44.630%; tC2Q: 0.333, 55.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>i0/genblk1[3].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>i0/genblk1[3].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>i0/genblk1[3].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">i0/genblk1[3].d/bcd_Z[0]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>i0/genblk1[3].d/bcd_srsts_0_0[0]/I1</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" background: #97FFFF;">i0/genblk1[3].d/bcd_srsts_0_0[0]/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">i0/genblk1[3].d/bcd_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>i0/genblk1[3].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i0/genblk1[3].d/bcd_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>i0/genblk1[3].d/bcd_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>i0/genblk1[2].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>i0/genblk1[2].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td>i0/genblk1[2].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C5[1][A]</td>
<td style=" font-weight:bold;">i0/genblk1[2].d/bcd_Z[0]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td>i0/genblk1[2].d/bcd_srsts_0_0[0]/I1</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td style=" background: #97FFFF;">i0/genblk1[2].d/bcd_srsts_0_0[0]/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td style=" font-weight:bold;">i0/genblk1[2].d/bcd_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td>i0/genblk1[2].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i0/genblk1[2].d/bcd_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C5[1][A]</td>
<td>i0/genblk1[2].d/bcd_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_f_receiving_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_f_receiving_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>rx_f_receiving_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">rx_f_receiving_Z[0]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>rx_f_receiving10_cZ/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">rx_f_receiving10_cZ/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">rx_f_receiving_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>rx_f_receiving_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rx_f_receiving_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>rx_f_receiving_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>i0/genblk1[4].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>i0/genblk1[4].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>i0/genblk1[4].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">i0/genblk1[4].d/bcd_Z[0]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>i0/genblk1[4].d/bcd_srsts_0_0[0]/I1</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">i0/genblk1[4].d/bcd_srsts_0_0[0]/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">i0/genblk1[4].d/bcd_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>i0/genblk1[4].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i0/genblk1[4].d/bcd_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>i0/genblk1[4].d/bcd_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>i0/genblk1[1].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>i0/genblk1[1].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>i0/genblk1[1].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">i0/genblk1[1].d/bcd_Z[0]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>i0/genblk1[1].d/bcd_srsts_0_0[0]/I1</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">i0/genblk1[1].d/bcd_srsts_0_0[0]/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">i0/genblk1[1].d/bcd_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>i0/genblk1[1].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i0/genblk1[1].d/bcd_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>i0/genblk1[1].d/bcd_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>i0/genblk1[7].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>i0/genblk1[7].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>i0/genblk1[7].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">i0/genblk1[7].d/bcd_Z[0]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>i0/genblk1[7].d/bcd_srsts_0_0[0]/I1</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" background: #97FFFF;">i0/genblk1[7].d/bcd_srsts_0_0[0]/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">i0/genblk1[7].d/bcd_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>i0/genblk1[7].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i0/genblk1[7].d/bcd_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>i0/genblk1[7].d/bcd_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>itx8/n_bit_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>itx8/n_bit_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>itx8/n_bit_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">itx8/n_bit_Z[0]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>itx8/un1_n_bit_2_axbxc0_cZ/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">itx8/un1_n_bit_2_axbxc0_cZ/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">itx8/n_bit_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>itx8/n_bit_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>itx8/n_bit_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>itx8/n_bit_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>itx8/n_bit_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>itx8/n_bit_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>itx8/n_bit_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">itx8/n_bit_Z[3]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>itx8/n_bit_0_cZ[3]/I1</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">itx8/n_bit_0_cZ[3]/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">itx8/n_bit_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>itx8/n_bit_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>itx8/n_bit_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>itx8/n_bit_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>i0/genblk1[6].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>i0/genblk1[6].d/bcd_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>i0/genblk1[6].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">i0/genblk1[6].d/bcd_Z[0]/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>i0/genblk1[6].d/bcd_srsts_0_0[0]/I1</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">i0/genblk1[6].d/bcd_srsts_0_0[0]/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">i0/genblk1[6].d/bcd_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>i0/genblk1[6].d/bcd_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i0/genblk1[6].d/bcd_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>i0/genblk1[6].d/bcd_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>f_send_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>f_send_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>f_send_Z/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">f_send_Z/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>f_send_6_cZ/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">f_send_6_cZ/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">f_send_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>f_send_Z/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f_send_Z</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>f_send_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>i0/genblk1[0].d/bcd_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>i0/genblk1[0].d/bcd_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>i0/genblk1[0].d/bcd_Z[9]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">i0/genblk1[0].d/bcd_Z[9]/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>i0/genblk1[0].d/N_76_i_cZ/I3</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">i0/genblk1[0].d/N_76_i_cZ/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">i0/genblk1[0].d/bcd_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>i0/genblk1[0].d/bcd_Z[9]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i0/genblk1[0].d/bcd_Z[9]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>i0/genblk1[0].d/bcd_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>itx8/n_bit_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>itx8/n_bit_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>itx8/n_bit_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">itx8/n_bit_Z[2]/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>itx8/un1_n_bit_2_axbxc2_cZ/I0</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" background: #97FFFF;">itx8/un1_n_bit_2_axbxc2_cZ/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">itx8/n_bit_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>itx8/n_bit_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>itx8/n_bit_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>itx8/n_bit_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_state_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd_state_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>bcd_state_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">bcd_state_Z[2]/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>bcd_state_6_0[2]/I2</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">bcd_state_6_0[2]/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">bcd_state_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>bcd_state_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bcd_state_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>bcd_state_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_lo[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_lo[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>r_lo[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">r_lo[0]/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>r_lo_8_iv[0]/I2</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">r_lo_8_iv[0]/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">r_lo[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>r_lo[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_lo[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>r_lo[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>i0/genblk1[5].d/bcd_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>i0/genblk1[5].d/bcd_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>i0/genblk1[5].d/bcd_Z[9]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">i0/genblk1[5].d/bcd_Z[9]/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>i0/genblk1[5].d/N_76_i_0_cZ/I2</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">i0/genblk1[5].d/N_76_i_0_cZ/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">i0/genblk1[5].d/bcd_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>i0/genblk1[5].d/bcd_Z[9]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i0/genblk1[5].d/bcd_Z[9]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>i0/genblk1[5].d/bcd_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_lo[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_lo[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>r_lo[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">r_lo[1]/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>r_lo_15_iv[1]/I2</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">r_lo_15_iv[1]/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">r_lo[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>552</td>
<td>IOR5[A]</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>r_lo[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_lo[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>r_lo[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bcd_in_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>bcd_in_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>bcd_in_Z/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bcd_state_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>bcd_state_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>bcd_state_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bcd_out_reg_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>bcd_out_reg_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>bcd_out_reg_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bcd_out_reg_Z[10]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>bcd_out_reg_Z[10]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>bcd_out_reg_Z[10]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bcd_out_reg_Z[26]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>bcd_out_reg_Z[26]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>bcd_out_reg_Z[26]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sig_cnt[1]_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>sig_cnt[1]_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>sig_cnt[1]_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>raw_cnt[1]_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>raw_cnt[1]_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>raw_cnt[1]_Z[6]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sig_cnt_work[1]_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>sig_cnt_work[1]_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>sig_cnt_work[1]_Z[6]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i0/genblk1[7].d/bcd_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>i0/genblk1[7].d/bcd_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>i0/genblk1[7].d/bcd_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i0/genblk1[7].d/bcd_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>i0/genblk1[7].d/bcd_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk24M_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk24M_ibuf/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>i0/genblk1[7].d/bcd_Z[3]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>552</td>
<td>clk24M_c</td>
<td>-1.468</td>
<td>1.958</td>
</tr>
<tr>
<td>48</td>
<td>_l0.sig_cnt[0]2</td>
<td>1.322</td>
<td>4.003</td>
</tr>
<tr>
<td>48</td>
<td>_l1.sig_cnt[1]2</td>
<td>1.330</td>
<td>3.813</td>
</tr>
<tr>
<td>48</td>
<td>_l2.sig_cnt[2]2</td>
<td>0.958</td>
<td>4.145</td>
</tr>
<tr>
<td>47</td>
<td>tx_state[2]</td>
<td>-1.468</td>
<td>1.982</td>
</tr>
<tr>
<td>40</td>
<td>bcd_state[0]</td>
<td>3.407</td>
<td>2.313</td>
</tr>
<tr>
<td>38</td>
<td>tx_state[3]</td>
<td>-1.412</td>
<td>1.801</td>
</tr>
<tr>
<td>36</td>
<td>tx_state[1]</td>
<td>-0.754</td>
<td>1.351</td>
</tr>
<tr>
<td>35</td>
<td>N_453_i</td>
<td>2.112</td>
<td>2.178</td>
</tr>
<tr>
<td>35</td>
<td>tx_state[4]</td>
<td>-1.332</td>
<td>1.815</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R10C10</td>
<td>0.639</td>
</tr>
<tr>
<td>R3C15</td>
<td>0.611</td>
</tr>
<tr>
<td>R4C9</td>
<td>0.597</td>
</tr>
<tr>
<td>R7C9</td>
<td>0.569</td>
</tr>
<tr>
<td>R8C8</td>
<td>0.556</td>
</tr>
<tr>
<td>R10C9</td>
<td>0.556</td>
</tr>
<tr>
<td>R8C9</td>
<td>0.556</td>
</tr>
<tr>
<td>R2C14</td>
<td>0.542</td>
</tr>
<tr>
<td>R7C6</td>
<td>0.542</td>
</tr>
<tr>
<td>R10C11</td>
<td>0.542</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
